#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 14 20:07:02 2020
# Process ID: 41228
# Current directory: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41324 G:\V2020\S02\02_example_mig_ddr-35t\01_mig_ddr_test\mig_ddr_test\mig_ddr.xpr
# Log file: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/vivado.log
# Journal file: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.xpr
INFO: [Project 1-313] Project file moved from 'G:/V2020/S02/02_example_mig_ddr/01_mig_ddr_test/back/mig_ddr_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 902.824 ; gain = 246.223
update_compile_order -fileset sources_1
set_property part xc7a35tfgg484-2 [current_project]
WARNING: [IP_Flow 19-2162] IP 'mig_7series_0' is locked:
* Current project part 'xc7a35tfgg484-2' and the part 'xc7a100tfgg484-2' used to customize the IP 'mig_7series_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7a35tfgg484-2' and the part 'xc7a100tfgg484-2' used to customize the IP 'clk_wiz_0' do not match.
report_ip_status -name ip_status 
upgrade_ip -srcset clk_wiz_0 [get_ips  {clk_wiz_0 mig_7series_0}] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3420] Updated clk_wiz_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
Upgrading 'mig_7series_0'
INFO: [Project 1-386] Moving file 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' from fileset 'mig_7series_0' to fileset 'sources_1'.
ERROR: [xilinx.com:ip:mig_7series:4.2-0] mig_7series_0: Target FPGA device 'xc7a100t' provided in the mig project did not match with the selected FPGA device 'xc7a35t' in project settings. Please cross check the mig project loaded or review the project settings
INFO: [IP_Flow 19-3420] Updated mig_7series_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
ERROR: [xilinx.com:ip:mig_7series:4.2-0] mig_7series_0: Target FPGA device 'xc7a100t' provided in the mig project did not match with the selected FPGA device 'xc7a35t' in project settings. Please cross check the mig project loaded or review the project settings
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1633.262 ; gain = 128.078
export_ip_user_files -of_objects [get_ips {clk_wiz_0 mig_7series_0}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -reset -force -quiet
remove_files  G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci
file delete -force G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig_7series_0
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_7series_0]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'mig7series_init' failed due to earlier errors.
ERROR: [IP_Flow 19-3475] Tcl error in ::ipgui_mig_7series_0_1::updateAllModelParams procedure for IP 'mig_7series_0'. ERROR: [Common 17-39] 'mig7series_init' failed due to earlier errors.

INFO: [IP_Flow 19-3438] Customization errors found on 'mig_7series_0'. Restoring to previous valid configuration.
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_7series_0]'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
ERROR: [xilinx.com:ip:mig_7series:4.2-0] mig_7series_0: Code generation aborted: Unconfigured MIG instance
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2/xit/synthesis.xit': 
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Synthesis' outputs: 
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
ERROR: [xilinx.com:ip:mig_7series:4.2-0] mig_7series_0: Code generation aborted: Unconfigured MIG instance
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2/xit/synthesis.xit': 
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Synthesis' outputs: 
reset_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
export_ip_user_files -of_objects  [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -sync -no_script -force -quiet
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
ERROR: [xilinx.com:ip:mig_7series:4.2-0] mig_7series_0: Code generation aborted: Unconfigured MIG instance
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2/xit/synthesis.xit': 
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Synthesis' outputs: 
set_property generate_synth_checkpoint false [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
ERROR: [xilinx.com:ip:mig_7series:4.2-0] mig_7series_0: Code generation aborted: Unconfigured MIG instance
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2/xit/instantiation_template.xit': 
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Verilog Instantiation Template' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Verilog Instantiation Template' outputs: 
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
set_property generate_synth_checkpoint true [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2293.828 ; gain = 294.254
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
launch_runs -jobs 8 mig_7series_0_synth_1
[Wed Oct 14 20:23:31 2020] Launched mig_7series_0_synth_1...
Run output will be captured here: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/mig_7series_0_synth_1/runme.log
export_simulation -of_objects [get_files g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files/sim_scripts -ip_user_files_dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files -ipstatic_source_dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/modelsim} {questa=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/questa} {riviera=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/riviera} {activehdl=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
set_property PROGRAM.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
open_example_project -force -dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test [get_ips  mig_7series_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'mig_7series_0'...
open_example_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3732.004 ; gain = 97.336
generate_target all [get_files G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files/sim_scripts -ip_user_files_dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files -ipstatic_source_dir G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/modelsim} {questa=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/questa} {riviera=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/riviera} {activehdl=G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset clk_wiz_0
set_property top clk_wiz_0 [get_fileset clk_wiz_0]
move_files -fileset [get_fileset clk_wiz_0] [get_files -of_objects [get_fileset sources_1] G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_run clk_wiz_0_synth_1
[Wed Oct 14 21:07:43 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/clk_wiz_0_synth_1/runme.log
wait_on_run clk_wiz_0_synth_1

[Wed Oct 14 21:07:43 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Oct 14 21:07:48 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Oct 14 21:07:53 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Oct 14 21:07:58 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Oct 14 21:08:08 2020] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Oct 14 21:08:18 2020] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
Command: synth_design -top clk_wiz_0 -part xc7a35tfgg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 951.387 ; gain = 236.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 36 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (3#1) [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.090 ; gain = 310.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.090 ; gain = 310.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.090 ; gain = 310.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1025.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [g:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Parsing XDC File [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1035.324 ; gain = 10.234
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.324 ; gain = 320.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.324 ; gain = 320.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.324 ; gain = 320.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.324 ; gain = 320.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1035.324 ; gain = 320.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.445 ; gain = 359.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.445 ; gain = 359.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1084.000 ; gain = 369.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.801 ; gain = 385.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.801 ; gain = 385.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.801 ; gain = 385.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.801 ; gain = 385.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.801 ; gain = 385.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.801 ; gain = 385.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     4|
|2     |  inst   |clk_wiz_0_clk_wiz |     4|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.801 ; gain = 385.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.801 ; gain = 374.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1099.801 ; gain = 385.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1099.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1120.109 ; gain = 677.063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = 02cb3e40328a6fc1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 14 21:08:20 2020...
[Wed Oct 14 21:08:23 2020] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3760.805 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1094]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1098]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1099]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_ddr_test
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tg_compare_error' is not allowed [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/02_sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/02_sim/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/02_sim/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3770.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
"xelab -wto 2a96f3c9076d4b04bc66da5f2a7a6934 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2a96f3c9076d4b04bc66da5f2a7a6934 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'ddr3_dq' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/02_sim/sim_tb_top.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'ddr3_dq' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:169]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 128 for port 'app_wdf_data' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:180]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 128 for port 'app_rd_data' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'app_wdf_mask' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:196]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_phase_locked_lanes' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(BANDWIDTH="HIGH")
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKOUT1_DIVIDE=2,CLKOU...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.mig_ddr_test_default
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim/xsim.dir/sim_tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim/xsim.dir/sim_tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 14 21:09:11 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 79.945 ; gain = 10.691
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 14 21:09:11 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3770.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_top_behav -key {Behavioral:sim_1:Functional:sim_tb_top} -tclbatch {sim_tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 fs
source sim_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 3 BYTE_LANES_B1 = f DATA_CTL_B0 = 3 DATA_CTL_B1 = 0
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance sim_tb_top.mig_ddr_test_inst.clk_wiz_inst.inst.plle2_adv_inst are not same.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_ddr3_infrastructure.plle2_i are not same.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_ddr3_infrastructure.gen_mmcm.mmcm_i 
Warning: Invalid average CLKIN frequency detected = 3189.801 MHz
    on PHASER_REF instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.ddr_phy_4lanes_0.u_ddr_phy_4lanes.phaser_ref_i at time 860936.0 ps ps.
    The valid CLKIN frequency range is:
        Minimum = 400.000 MHz
        Maximum = 1066.000 MHz
Warning: Invalid average CLKIN frequency detected = 3189.801 MHz
    on PHASER_REF instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.ddr_phy_4lanes_1.u_ddr_phy_4lanes.phaser_ref_i at time 860936.0 ps ps.
    The valid CLKIN frequency range is:
        Minimum = 400.000 MHz
        Maximum = 1066.000 MHz
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3872.875 ; gain = 99.219
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3872.875 ; gain = 112.070
run all
run: Time (s): cpu = 00:01:20 ; elapsed = 00:09:36 . Memory (MB): peak = 4139.578 ; gain = 261.938
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sim_tb_top/mig_ddr_test_inst/ddr3_dq}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_dqs_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_dqs_p}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_addr}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_ba}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_ras_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_cas_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_we_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_reset_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_ck_p}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_ck_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_cke}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_cs_n}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_dm}} {{/sim_tb_top/mig_ddr_test_inst/ddr3_odt}} {{/sim_tb_top/mig_ddr_test_inst/sysclk_i}} {{/sim_tb_top/mig_ddr_test_inst/tg_compare_error}} {{/sim_tb_top/mig_ddr_test_inst/init_calib_complete}} {{/sim_tb_top/mig_ddr_test_inst/sys_rst}} {{/sim_tb_top/mig_ddr_test_inst/clk_200m}} {{/sim_tb_top/mig_ddr_test_inst/locked}} {{/sim_tb_top/mig_ddr_test_inst/app_addr}} {{/sim_tb_top/mig_ddr_test_inst/app_cmd}} {{/sim_tb_top/mig_ddr_test_inst/app_en}} {{/sim_tb_top/mig_ddr_test_inst/app_rdy}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data_end}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data_valid}} {{/sim_tb_top/mig_ddr_test_inst/app_wdf_data}} {{/sim_tb_top/mig_ddr_test_inst/app_wdf_end}} {{/sim_tb_top/mig_ddr_test_inst/app_wdf_rdy}} {{/sim_tb_top/mig_ddr_test_inst/app_sr_active}} {{/sim_tb_top/mig_ddr_test_inst/app_ref_ack}} {{/sim_tb_top/mig_ddr_test_inst/app_zq_ack}} {{/sim_tb_top/mig_ddr_test_inst/app_wdf_wren}} {{/sim_tb_top/mig_ddr_test_inst/device_temp}} {{/sim_tb_top/mig_ddr_test_inst/ui_clk}} {{/sim_tb_top/mig_ddr_test_inst/ui_rst}} {{/sim_tb_top/mig_ddr_test_inst/state}} {{/sim_tb_top/mig_ddr_test_inst/Count_64}} {{/sim_tb_top/mig_ddr_test_inst/app_addr_begin}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data_r}} {{/sim_tb_top/mig_ddr_test_inst/app_rd_data_valid_r}} {{/sim_tb_top/mig_ddr_test_inst/count_temp}} {{/sim_tb_top/mig_ddr_test_inst/cm_data}} {{/sim_tb_top/mig_ddr_test_inst/ADDR_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/DATA_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/PAYLOAD_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/BURST_LENGTH}} {{/sim_tb_top/mig_ddr_test_inst/APP_DATA_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/APP_MASK_WIDTH}} {{/sim_tb_top/mig_ddr_test_inst/IDLE}} {{/sim_tb_top/mig_ddr_test_inst/WRITE}} {{/sim_tb_top/mig_ddr_test_inst/WAIT}} {{/sim_tb_top/mig_ddr_test_inst/READ}} {{/sim_tb_top/mig_ddr_test_inst/CMD_WRITE}} {{/sim_tb_top/mig_ddr_test_inst/CMD_READ}} {{/sim_tb_top/mig_ddr_test_inst/TEST_DATA_RANGE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 3 BYTE_LANES_B1 = f DATA_CTL_B0 = 3 DATA_CTL_B1 = 0
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance sim_tb_top.mig_ddr_test_inst.clk_wiz_inst.inst.plle2_adv_inst are not same.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_ddr3_infrastructure.plle2_i are not same.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_ddr3_infrastructure.gen_mmcm.mmcm_i 
Warning: Invalid average CLKIN frequency detected = 3189.801 MHz
    on PHASER_REF instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.ddr_phy_4lanes_0.u_ddr_phy_4lanes.phaser_ref_i at time 860936.0 ps ps.
    The valid CLKIN frequency range is:
        Minimum = 400.000 MHz
        Maximum = 1066.000 MHz
Warning: Invalid average CLKIN frequency detected = 3189.801 MHz
    on PHASER_REF instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.ddr_phy_4lanes_1.u_ddr_phy_4lanes.phaser_ref_i at time 860936.0 ps ps.
    The valid CLKIN frequency range is:
        Minimum = 400.000 MHz
        Maximum = 1066.000 MHz
run: Time (s): cpu = 00:01:29 ; elapsed = 00:10:40 . Memory (MB): peak = 4139.578 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 14 21:33:10 2020] Launched synth_1...
Run output will be captured here: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/synth_1/runme.log
[Wed Oct 14 21:33:10 2020] Launched impl_1...
Run output will be captured here: G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.runs/impl_1/mig_ddr_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-14 22:32:21
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-Oct-14 22:32:23
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-14 22:32:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-14 22:32:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4139.578 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1094]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1098]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1099]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1100]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_ddr_test
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tg_compare_error' is not allowed [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/02_sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/02_sim/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4139.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4139.578 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.sim/sim_1/behav/xsim'
"xelab -wto 2a96f3c9076d4b04bc66da5f2a7a6934 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2a96f3c9076d4b04bc66da5f2a7a6934 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'app_wdf_mask' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/uisrc/01_rtl/mig_ddr_test.v:194]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_phase_locked_lanes' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(BANDWIDTH="HIGH")
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKOUT1_DIVIDE=2,CLKOU...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.mig_ddr_test_default
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 4139.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 4139.578 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 3 BYTE_LANES_B1 = f DATA_CTL_B0 = 3 DATA_CTL_B1 = 0
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.mig_ddr_test_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 4139.578 ; gain = 0.000
run all
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 3736363.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 3802059.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4114582.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4114582.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4114582.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4114582.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4114582.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4114582.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
run all
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5414582.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5414582.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5414582.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6714582.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6714582.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6714582.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6714582.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6714582.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6714582.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6714582.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6714582.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8014582.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8014582.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8014582.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8014582.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8014582.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8014582.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8014582.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9314582.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9314582.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 11786353.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11894582.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13194582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13204559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13208318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13209568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13210818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13212083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13213332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13214582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13214582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13215831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13217085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13218335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13219585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13220835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13222059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13223309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13224559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13224559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13225809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13227068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13228318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13229568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13230818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13232083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13233332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13234582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13234582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13235831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13237085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13238335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13239585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13240835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13242059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13243309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13244559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13244559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13245809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13247068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13248318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13249568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13250818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13252083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13253332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13254582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13254582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13255831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13257085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13258335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13259585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13260835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13262059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13263309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13264559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13264559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13265809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13267068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13268318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13269568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13270818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13272083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13273332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13274582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13274582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13275831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13277085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13278335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13279585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13280835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13282059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13283309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13284559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13284559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13285809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13287068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13288318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13289568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13290818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13292083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13293332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13294582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13294582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13295831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13297085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13298335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13299585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13302059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13303309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13304559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13304559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13305809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13307068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13308318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13309568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13310818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13312083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13313332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13314582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13314582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13315831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13317085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13318335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13319585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13320835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13322059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13323309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13324559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13324559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13325809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 13326353.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13327068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13328318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13329568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13330818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13332083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13333332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13334582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13334582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13335831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13337085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13338335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13339585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13342059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13343309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13344559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13344559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13345809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13347068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13348318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13349568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13350818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13352083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13353332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13354582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13354582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13355831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13357085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13358335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13359585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13360835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13362059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13363309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13364559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13364559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13365809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13367068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13368318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13369568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13370818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13372083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13373332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13374582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13374582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13375831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13377085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13378335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13379585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13380835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13382059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13383309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13384559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13384559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13385809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13387068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13388318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13389568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13390818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13392083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13393332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13394582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13394582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13395831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13397085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13398335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13399585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13400835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13402059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13403309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13404559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13405809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13407068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13408318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13409568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13410818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13412083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13413332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13414582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13415831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13417085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14694582.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14694582.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15994582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17294582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18594582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 19894582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21194582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22494582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 23794582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25094582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26394582.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27694582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27704559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27708318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27709568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27710818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27712083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27713332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27714582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27714582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27715831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27717085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27718335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27719585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27720835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27722059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27723309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27724559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27724559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27725809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27727068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27728318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27729568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27730818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27732083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27733332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27734582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27735831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27737085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27738335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27739585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27740835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27742059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27743309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27744559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27745809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 27747068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29024559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29034582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29038335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29039585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29040835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29042059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29043309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29044559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29044559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29045809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29047068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29048318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29049568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29050818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29052083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29053332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29054582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29054582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29055831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29057085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29059585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29060835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29062059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29063309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29064559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29065809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29067068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29068318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29069568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29070818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29072083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29073332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29074582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29075831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29077085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30354582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30364559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30368318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30369568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30370818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30372083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30373332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30374582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30374582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30375831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30377085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30378335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30379585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30380835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30382059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30383309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30384559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30384559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30385809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30387068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30388318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30389568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30390818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30392083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30393332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30394582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30395831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30397085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30398335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30399585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30400835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30402059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30403309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30404559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30405809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30407068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31684559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31694582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31698335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31699585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31700835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31702059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31703309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31704559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31704559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31705809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31707068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31708318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31709568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31710818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31712083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31713332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31714582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31714582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31715831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31717085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31718335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31719585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31720835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31722059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31723309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31724559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31725809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31727068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31728318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31729568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31730818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31732083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31733332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31734582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31735831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 31737085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33014582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33024559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33028318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33029568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33030818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33032083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33033332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33034582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33034582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33035831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33037085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33038335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33039585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33040835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33042059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33043309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33044559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33044559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33045809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33047068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33048318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33049568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33050818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33052083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33053332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33054582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33055831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33057085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33059585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33060835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33062059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33063309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33064559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33065809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33067068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34344559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34354582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34358335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34359585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34360835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34362059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34363309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34364559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34364559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34365809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34367068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34368318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34369568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34370818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34372083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34373332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34374582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34374582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34375831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34377085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34378335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34379585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34380835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34382059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34383309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34384559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34385809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34387068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34388318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34389568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34390818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34392083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34393332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34394582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34395831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34397085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35674582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35684559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35688318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35689568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35690818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35692083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35693332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35694582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35694582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35695831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35697085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35698335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35699585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35700835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35702059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35703309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35704559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35704559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35705809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35707068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35708318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35709568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35710818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35712083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35713332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35714582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35715831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35717085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35718335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35719585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35720835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35722059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35723309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35724559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35725809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 35727068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37004559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37014582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37018335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37019585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37020835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37022059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37023309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37024559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37024559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37025809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37027068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37028318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37029568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37030818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37032083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37033332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37034582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37034582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37035831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37037085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37038335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37039585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37040835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37042059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37043309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37044559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37045809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37047068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37048318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37049568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37050818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37052083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37053332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37054582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37055831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 37057085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 37146353.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38334582.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38334582.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 39634582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40934582.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40934582.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40934582.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40934582.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40934582.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40934582.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40934582.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40934582.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 41069568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41333504.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41333504.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41333504.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41333504.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41336003.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41336003.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41336003.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41336003.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41338507.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41338507.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41338507.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41338507.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41341007.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41341007.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41341007.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41341007.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41343481.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41343481.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41343481.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41343481.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41463481.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41463481.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41463481.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41463481.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41465981.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41465981.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41465981.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41465981.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41468490.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41468490.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41468490.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41468490.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41470990.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41470990.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41470990.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41470990.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41473504.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41473504.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41473504.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41473504.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41593504.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41593504.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41593504.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41593504.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41596003.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41596003.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41596003.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41596003.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41598507.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41598507.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41598507.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41598507.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41601007.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41601007.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41601007.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41601007.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41603481.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41603481.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41603481.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41603481.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41723500.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41723500.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41723500.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41723500.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41726000.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41726000.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41726000.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41726000.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41728519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41728519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41731019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41731019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41733533.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41733533.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41853591.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41853591.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41856090.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41856090.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41858594.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41858594.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41861094.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41861094.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41863568.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41863568.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41983627.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41983627.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41986127.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41986127.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41988636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41988636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41991146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41991146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41993660.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 41993660.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42113718.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42113718.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42116217.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42116217.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42118721.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42118721.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42121221.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42121221.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42123695.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42123695.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42243754.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42243754.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42246254.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42246254.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42248773.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42248773.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42251273.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42251273.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42253787.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42253787.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42373845.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42373845.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42376344.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42376344.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42378848.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42378848.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42381348.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42381348.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42383822.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42383822.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42503881.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42503881.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42506381.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42506381.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42508890.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42508890.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42511400.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42511400.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42513914.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42513914.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42634266.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42634266.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42636765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42636765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42639269.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42639269.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42641769.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42641769.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42644243.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42644243.0 ps Write Leveling @ DQS ck = 0
PHY_INIT: Write Leveling completed at 42726353.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42764243.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42764243.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42766743.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42766743.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42769252.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42769252.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42771752.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42771752.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42774266.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 42774266.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 42799585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42854582.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42854582.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42854582.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42854582.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42854582.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42854582.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42854582.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42854582.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44154582.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44154582.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44154582.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44154582.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44154582.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44154582.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46734582.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48034582.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49334582.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50634582.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 50639585.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50644559.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50654582.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50664559.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51964559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 51969568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51978335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51979585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51980835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51982059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51983309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51984559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51985809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51987068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53264559.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53264559.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54564559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55864559.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 57256363.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58444559.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58444559.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59744559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61044559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62344559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63644559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64944559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66244559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67544559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68844559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70144559.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71444559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 71449568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71454582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71464559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71474582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 72779585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74284559.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74284559.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75584559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76884559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78184559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79484559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80784559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82084559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83384559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84684559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85984559.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 87366353.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 87366353.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 87366353.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 89844559.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 89844559.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91144559.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91144559.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91144559.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91144559.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91144559.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91144559.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91144559.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 92444559.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 93744559.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 95044559.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 95044559.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96344559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 97644559.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98944559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 98949568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98954582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98964559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98974582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 100274582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 100279585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100288318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100289568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100290818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100292083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100293332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100294582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100295831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100297085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 100724559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100738335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100739585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100740835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100742059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100743309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100744559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100745809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 100747068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 102024559.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 102024559.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 103324559.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 104624559.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 106176363.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107204559.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107204559.0 ps INFO: Precharge bank   0
Calibration Done
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108602059.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108762059.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108824559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108834582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108838335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108839585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108840835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108842059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108843309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108844559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108845809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108847068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108848318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108849568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108850818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108852083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108853332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108854582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108855831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108857085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108864559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 108869568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108874582.0 ps INFO: Write     bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 108899585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 108912083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108942059.0 ps INFO: ZQ        long = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109102059.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109124559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 109129568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109134582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109144559.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109154582.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109164559.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109174582.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109184559.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109194582.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109204559.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109214582.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109224559.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109234582.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109244559.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109254582.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109264559.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109274582.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109284559.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109294582.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109304559.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109314582.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109324559.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109334582.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109344559.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109354582.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109364559.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109374582.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109384559.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109394582.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109404559.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109414582.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109424559.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109434582.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109444559.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109454582.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109464559.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109474582.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109484559.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109494582.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109504559.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109514582.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109524559.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109534582.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109544559.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109554582.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109564559.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109574582.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109584559.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109594582.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109604559.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109614582.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109624559.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109634582.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109644559.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109654582.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109664559.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109674582.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109684559.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109694582.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109704559.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109714582.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109724559.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109734582.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109744559.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109754582.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109764559.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109774582.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109784559.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109794582.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109804559.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109814582.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109824559.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109834582.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109844559.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109854582.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109864559.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109874582.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109884559.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109894582.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109904559.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109914582.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109924559.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109934582.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109944559.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109954582.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109964559.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109974582.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109984559.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109994582.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110004559.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110014582.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110024559.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110034582.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110044559.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110054582.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110064559.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110074582.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110084559.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110094582.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110104559.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110114582.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110124559.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110134582.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110144559.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110154582.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110164559.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110174582.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110184559.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110194582.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110204559.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110214582.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110224559.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110234582.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110244559.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110254582.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110264559.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110274582.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110284559.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110294582.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110304559.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110314582.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110324559.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110334582.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110344559.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110354582.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110364559.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110374582.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 110399585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 110412083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110442059.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110464559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 110469568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110474582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110484559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110494582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110504559.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110514582.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110524559.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110534582.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110544559.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110554582.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000040 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000041 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000042 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000043 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000044 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000045 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110564559.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000046 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000047 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000048 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000049 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004a data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004b data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004c data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004d data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110574582.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004e data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004f data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000050 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000051 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000052 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000053 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000054 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000055 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110584559.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000056 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000057 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000058 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000059 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005a data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005b data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005c data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005d data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110594582.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005e data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005f data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000060 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000061 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000062 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000063 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000064 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000065 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110604559.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000066 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000067 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000068 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000069 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006a data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006b data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006c data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006d data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110614582.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006e data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006f data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000070 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000071 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000072 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000073 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000074 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000075 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110624559.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000076 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000077 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000078 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000079 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007a data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007b data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007c data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007d data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110634582.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007e data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007f data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000080 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000081 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000082 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000083 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000084 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000085 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110644559.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000086 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000087 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000088 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000089 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008a data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008b data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008c data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008d data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110654582.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008e data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008f data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000090 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000091 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000092 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000093 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000094 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000095 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110664559.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000096 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000097 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000098 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000099 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009a data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009b data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009c data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009d data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110674582.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009e data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009f data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a0 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a1 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a2 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a3 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a4 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a5 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110684559.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a6 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a7 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a8 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a9 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000aa data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ab data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ac data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ad data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110694582.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ae data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000af data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b0 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b1 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b2 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b3 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b4 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b5 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110704559.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b6 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b7 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b8 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b9 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ba data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bb data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bc data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bd data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110714582.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000be data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bf data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c0 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c1 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c2 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c3 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c4 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c5 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110724559.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c6 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c7 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c8 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c9 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ca data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cb data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cc data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cd data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110734582.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ce data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cf data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d0 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d1 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d2 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d3 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d4 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d5 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110744559.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d6 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d7 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d8 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d9 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000da data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000db data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000dc data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000dd data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110754582.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000de data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000df data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e0 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e1 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e2 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e3 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e4 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e5 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110764559.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e6 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e7 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e8 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e9 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ea data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000eb data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ec data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ed data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110774582.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ee data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ef data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f0 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f1 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f2 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f3 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f4 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f5 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110784559.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f6 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f7 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f8 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f9 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fa data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fb data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fc data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fd data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110794582.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fe data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ff data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110804559.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110814582.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110824559.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110834582.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000120 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000121 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000122 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000123 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000124 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000125 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110844559.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000126 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000127 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000128 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000129 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012b data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012d data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110854582.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012f data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000130 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000131 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000132 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000133 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000134 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000135 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110864559.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000136 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000137 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000138 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000139 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013a data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013b data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013c data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013d data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110874582.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013e data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013f data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000140 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000141 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000142 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000143 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000144 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000145 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110884559.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000146 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000147 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000148 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000149 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014a data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014b data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014c data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014d data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110894582.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014e data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014f data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000150 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000151 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000152 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000153 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000154 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000155 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110904559.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000156 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000157 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000158 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000159 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015a data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015b data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015c data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015d data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110914582.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015e data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015f data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000160 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000161 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000162 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000163 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000164 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000165 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110924559.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000166 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000167 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000168 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000169 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016a data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016b data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016c data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016d data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110934582.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016e data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016f data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000170 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000171 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000172 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000173 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000174 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000175 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110944559.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000176 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000177 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000178 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000179 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017a data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017b data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017c data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017d data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110954582.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017e data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017f data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000180 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000181 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000182 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000183 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000184 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000185 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110964559.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000186 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000187 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000188 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000189 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018a data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018b data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018c data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018d data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110974582.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018e data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018f data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000190 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000191 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000192 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000193 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000194 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000195 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110984559.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000196 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000197 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000198 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000199 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019a data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019b data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019c data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019d data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110994582.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019e data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019f data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a0 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a1 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a2 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a3 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a4 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a5 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111004559.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a6 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a7 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a8 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a9 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001aa data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ab data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ac data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ad data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111014582.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ae data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001af data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b0 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b1 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b2 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b3 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b4 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b5 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111024559.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b6 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b7 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b8 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b9 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ba data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bb data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bc data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bd data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111034582.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001be data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bf data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c0 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c1 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c2 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c3 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c4 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c5 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111044559.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c6 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c7 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c8 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c9 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ca data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cb data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cc data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cd data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111054582.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ce data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cf data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d0 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d1 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d2 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d3 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d4 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d5 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111064559.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d6 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d7 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d8 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d9 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001da data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001db data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001dc data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001dd data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111074582.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001de data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001df data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e0 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e1 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e2 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e3 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e4 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e5 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111084559.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e6 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e7 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e8 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e9 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ea data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001eb data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ec data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ed data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111094582.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ee data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ef data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f0 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f1 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f2 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f3 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f4 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f5 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111104559.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f6 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f7 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f8 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f9 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fa data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fb data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fc data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fd data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111114582.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fe data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ff data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111124559.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111134582.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111144559.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111154582.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111164559.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111174582.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111184559.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111194582.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000240 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000241 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000242 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000243 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000244 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000245 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111204559.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000246 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000247 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000248 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000249 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024a data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024b data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024c data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024d data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111214582.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024e data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024f data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000250 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000251 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000252 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000253 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000254 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000255 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111224559.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000256 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000257 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000258 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000259 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025a data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025b data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025c data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025d data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111234582.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025e data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025f data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000260 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000261 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000262 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000263 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000264 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000265 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111244559.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000266 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000267 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000268 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000269 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026a data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026b data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026c data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026d data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111254582.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026e data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026f data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000270 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000271 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000272 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000273 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000274 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000275 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111264559.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000276 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000277 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000278 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000279 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027a data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027b data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027c data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027d data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111274582.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027e data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027f data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000280 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000281 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000282 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000283 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000284 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000285 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111284559.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000286 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000287 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000288 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000289 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028a data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028b data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028c data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028d data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111294582.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028e data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028f data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000290 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000291 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000292 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000293 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000294 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000295 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111304559.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000296 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000297 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000298 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000299 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029a data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029b data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029c data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029d data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111314582.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029e data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029f data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a0 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a1 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a2 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a3 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a4 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a5 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111324559.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a6 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a7 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a8 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a9 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002aa data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ab data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ac data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ad data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111334582.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ae data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002af data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b0 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b1 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b2 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b3 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b4 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b5 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111344559.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b6 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b7 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b8 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b9 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ba data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bb data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bc data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bd data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111354582.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002be data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bf data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c0 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c1 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c2 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c3 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c4 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c5 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111364559.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c6 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c7 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c8 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c9 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ca data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cb data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cc data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cd data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111374582.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ce data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cf data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d0 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d1 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d2 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d3 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d4 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d5 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111384559.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d6 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d7 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d8 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d9 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002da data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002db data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002dc data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002dd data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111394582.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002de data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002df data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e0 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e1 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e2 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e3 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e4 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e5 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111404559.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e6 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e7 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e8 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e9 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ea data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002eb data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ec data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ed data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111414582.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ee data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ef data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f0 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f1 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f2 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f3 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f4 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f5 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111424559.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f6 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f7 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f8 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f9 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fa data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fb data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fc data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fd data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111434582.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fe data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ff data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111444559.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111454582.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111464559.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111474582.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000320 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000321 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000322 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000323 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000324 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000325 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111484559.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000326 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000327 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000328 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000329 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032a data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032b data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032c data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032d data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111494582.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032e data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032f data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000330 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000331 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000332 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000333 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000334 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000335 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111504559.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000336 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000337 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000338 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000339 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033a data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033b data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033c data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033d data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111514582.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033e data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033f data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000340 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000341 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000342 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000343 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000344 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000345 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111524559.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000346 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000347 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000348 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000349 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034a data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034b data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034c data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034d data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111534582.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034e data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034f data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000350 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000351 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000352 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000353 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000354 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000355 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111544559.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000356 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000357 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000358 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000359 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035a data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035b data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035c data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035d data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111554582.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035e data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035f data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000360 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000361 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000362 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000363 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000364 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000365 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111564559.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000366 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000367 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000368 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000369 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036a data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036b data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036c data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036d data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111574582.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036e data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036f data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000370 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000371 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000372 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000373 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000374 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000375 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111584559.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000376 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000377 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000378 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000379 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037a data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037b data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037c data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037d data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111594582.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037e data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037f data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000380 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000381 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000382 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000383 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000384 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000385 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111604559.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000386 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000387 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000388 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000389 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038a data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038b data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038c data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038d data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111614582.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038e data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038f data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000390 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000391 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000392 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000393 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000394 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000395 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111624559.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000396 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000397 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000398 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000399 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039a data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039b data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039c data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039d data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111634582.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039e data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039f data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a0 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a1 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a2 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a3 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a4 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a5 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111644559.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a6 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a7 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a8 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a9 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003aa data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ab data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ac data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ad data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111654582.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ae data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003af data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b0 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b1 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b2 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b3 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b4 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b5 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111664559.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b6 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b7 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b8 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b9 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ba data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bb data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bc data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bd data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111674582.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003be data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bf data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c0 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c1 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c2 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c3 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c4 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c5 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111684559.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c6 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c7 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c8 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c9 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ca data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cb data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cc data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cd data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111694582.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ce data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cf data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d0 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d1 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d2 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d3 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d4 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d5 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111704559.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d6 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d7 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d8 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d9 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003da data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003db data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003dc data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003dd data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111714582.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003de data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003df data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e0 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e1 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e2 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e3 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e4 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e5 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111724559.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e6 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e7 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e8 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e9 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ea data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003eb data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ec data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ed data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111734582.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ee data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ef data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f0 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f1 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f2 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f3 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f4 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f5 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f6 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f7 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 111759585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 111772083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111802059.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111824559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 111829568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111834582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111844559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111854582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111864559.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111874582.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111884559.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111894582.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111904559.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111914582.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000040 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000041 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000042 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000043 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000044 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000045 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111924559.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000046 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000047 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000048 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000049 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004a data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004b data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004c data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004d data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111934582.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004e data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004f data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000050 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000051 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000052 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000053 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000054 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000055 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111944559.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000056 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000057 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000058 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000059 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005a data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005b data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005c data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005d data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111954582.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005e data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005f data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000060 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000061 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000062 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000063 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000064 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000065 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111964559.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000066 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000067 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000068 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000069 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006a data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006b data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006c data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006d data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111974582.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006e data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006f data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000070 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000071 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000072 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000073 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000074 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000075 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111984559.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000076 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000077 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000078 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000079 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007a data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007b data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007c data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007d data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111994582.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007e data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007f data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000080 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000081 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000082 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000083 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000084 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000085 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112004559.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000086 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000087 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000088 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000089 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008a data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008b data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008c data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008d data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112014582.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008e data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008f data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000090 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000091 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000092 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000093 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000094 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000095 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112024559.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000096 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000097 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000098 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000099 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009a data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009b data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009c data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009d data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112034582.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009e data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009f data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a0 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a1 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a2 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a3 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a4 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a5 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112044559.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a6 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a7 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a8 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a9 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000aa data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ab data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ac data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ad data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112054582.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ae data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000af data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b0 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b1 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b2 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b3 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b4 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b5 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112064559.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b6 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b7 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b8 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b9 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ba data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bb data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bc data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bd data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112074582.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000be data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bf data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c0 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c1 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c2 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c3 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c4 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c5 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112084559.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c6 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c7 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c8 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c9 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ca data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cb data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cc data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cd data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112094582.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ce data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cf data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d0 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d1 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d2 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d3 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d4 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d5 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112104559.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d6 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d7 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d8 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d9 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000da data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000db data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000dc data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000dd data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112114582.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000de data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000df data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e0 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e1 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e2 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e3 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e4 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e5 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112124559.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e6 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e7 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e8 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e9 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ea data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000eb data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ec data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ed data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112134582.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ee data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ef data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f0 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f1 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f2 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f3 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f4 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f5 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112144559.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f6 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f7 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f8 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f9 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fa data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fb data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fc data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fd data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112154582.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fe data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ff data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000100 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000101 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000102 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000103 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000104 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000105 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112164559.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000106 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000107 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000108 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000109 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010a data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010b data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010c data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010d data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112174582.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010e data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010f data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000110 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000111 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000112 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000113 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000114 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000115 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112184559.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000116 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000117 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000118 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000119 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011a data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011b data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011c data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011d data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112194582.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011e data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011f data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000120 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000121 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000122 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000123 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000124 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000125 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112204559.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000126 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000127 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000128 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000129 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012a data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012b data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012c data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012d data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112214582.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012e data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012f data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000130 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000131 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000132 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000133 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000134 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000135 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112224559.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000136 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000137 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000138 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000139 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013a data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013b data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013c data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013d data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112234582.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013e data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013f data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000140 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000141 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000142 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000143 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000144 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000145 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112244559.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000146 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000147 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000148 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000149 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014a data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014b data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014c data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014d data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112254582.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014e data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014f data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000150 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000151 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000152 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000153 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000154 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000155 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112264559.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000156 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000157 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000158 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000159 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015a data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015b data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015c data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015d data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112274582.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015e data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015f data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000160 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000161 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000162 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000163 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000164 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000165 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112284559.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000166 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000167 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000168 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000169 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016a data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016b data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016c data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016d data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112294582.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016e data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016f data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000170 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000171 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000172 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000173 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000174 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000175 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112304559.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000176 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000177 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000178 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000179 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017a data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017b data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017c data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017d data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112314582.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017e data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017f data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000180 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000181 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000182 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000183 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000184 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000185 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112324559.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000186 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000187 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000188 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000189 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018a data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018b data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018c data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018d data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112334582.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018e data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018f data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000190 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000191 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000192 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000193 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000194 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000195 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112344559.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000196 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000197 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000198 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000199 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019a data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019b data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019c data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019d data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112354582.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019e data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019f data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a0 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a1 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a2 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a3 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a4 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a5 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112364559.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a6 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a7 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a8 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a9 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001aa data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ab data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ac data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ad data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112374582.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ae data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001af data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b0 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b1 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b2 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b3 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b4 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b5 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112384559.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b6 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b7 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b8 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b9 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ba data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bb data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bc data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bd data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112394582.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001be data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bf data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c0 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c1 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c2 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c3 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c4 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c5 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112404559.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c6 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c7 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c8 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c9 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ca data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cb data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cc data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cd data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112414582.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ce data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cf data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d0 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d1 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d2 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d3 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d4 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d5 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112424559.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d6 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d7 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d8 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d9 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001da data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001db data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001dc data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001dd data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112434582.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001de data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001df data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e0 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e1 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e2 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e3 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e4 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e5 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112444559.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e6 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e7 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e8 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e9 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ea data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001eb data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ec data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ed data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112454582.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ee data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ef data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f0 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f1 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f2 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f3 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f4 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f5 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112464559.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f6 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f7 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f8 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f9 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fa data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fb data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fc data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fd data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112474582.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fe data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ff data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112484559.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112494582.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112504559.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112514582.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112524559.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112534582.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112544559.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112554582.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000240 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000241 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000242 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000243 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000244 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000245 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112564559.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000246 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000247 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000248 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000249 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024a data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024b data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024c data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024d data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112574582.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024e data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024f data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000250 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000251 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000252 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000253 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000254 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000255 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112584559.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000256 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000257 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000258 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000259 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025a data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025b data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025c data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025d data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112594582.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025e data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025f data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000260 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000261 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000262 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000263 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000264 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000265 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112604559.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000266 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000267 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000268 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000269 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026a data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026b data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026c data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026d data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112614582.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026e data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026f data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000270 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000271 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000272 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000273 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000274 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000275 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112624559.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000276 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000277 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000278 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000279 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027a data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027b data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027c data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027d data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112634582.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027e data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027f data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000280 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000281 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000282 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000283 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000284 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000285 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112644559.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000286 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000287 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000288 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000289 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028a data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028b data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028c data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028d data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112654582.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028e data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028f data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000290 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000291 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000292 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000293 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000294 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000295 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112664559.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000296 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000297 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000298 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000299 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029a data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029b data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029c data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029d data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112674582.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029e data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029f data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a0 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a1 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a2 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a3 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a4 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a5 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112684559.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a6 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a7 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a8 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a9 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002aa data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ab data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ac data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ad data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112694582.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ae data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002af data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b0 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b1 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b2 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b3 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b4 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b5 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112704559.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b6 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b7 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b8 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b9 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ba data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bb data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bc data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bd data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112714582.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002be data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bf data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c0 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c1 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c2 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c3 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c4 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c5 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112724559.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c6 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c7 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c8 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c9 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ca data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cb data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cc data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cd data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112734582.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ce data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cf data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d0 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d1 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d2 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d3 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d4 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d5 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112744559.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d6 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d7 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d8 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d9 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002da data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002db data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002dc data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002dd data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112754582.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002de data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002df data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e0 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e1 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e2 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e3 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e4 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e5 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112764559.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e6 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e7 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e8 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e9 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ea data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002eb data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ec data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ed data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112774582.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ee data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ef data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f0 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f1 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f2 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f3 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f4 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f5 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112784559.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f6 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f7 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f8 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f9 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fa data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fb data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fc data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fd data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112794582.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fe data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ff data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000300 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000301 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000302 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000303 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000304 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000305 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112804559.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000306 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000307 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000308 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000309 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030a data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030b data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030c data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030d data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112814582.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030e data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030f data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000310 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000311 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000312 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000313 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000314 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000315 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112824559.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000316 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000317 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000318 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000319 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031a data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031b data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031c data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031d data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112834582.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031e data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031f data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000320 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000321 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000322 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000323 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000324 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000325 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112844559.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000326 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000327 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000328 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000329 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032a data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032b data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032c data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032d data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112854582.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032e data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032f data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000330 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000331 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000332 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000333 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000334 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000335 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112864559.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000336 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000337 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000338 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000339 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033a data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033b data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033c data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033d data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112874582.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033e data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033f data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000340 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000341 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000342 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000343 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000344 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000345 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112884559.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000346 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000347 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000348 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000349 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034a data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034b data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034c data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034d data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112894582.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034e data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034f data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000350 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000351 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000352 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000353 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000354 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000355 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112904559.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000356 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000357 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000358 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000359 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035a data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035b data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035c data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035d data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112914582.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035e data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035f data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000360 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000361 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000362 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000363 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000364 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000365 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112924559.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000366 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000367 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000368 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000369 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036a data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036b data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036c data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036d data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112934582.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036e data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036f data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000370 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000371 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000372 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000373 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000374 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000375 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112944559.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000376 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000377 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000378 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000379 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037a data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037b data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037c data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037d data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112954582.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037e data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037f data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000380 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000381 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000382 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000383 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000384 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000385 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112964559.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000386 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000387 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000388 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000389 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038a data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038b data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038c data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038d data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112974582.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038e data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038f data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000390 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000391 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000392 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000393 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000394 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000395 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112984559.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000396 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000397 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000398 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000399 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039a data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039b data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039c data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039d data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112994582.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039e data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039f data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a0 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a1 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a2 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a3 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a4 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a5 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113004559.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a6 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a7 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a8 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a9 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003aa data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ab data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ac data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ad data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113014582.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ae data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003af data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b0 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b1 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b2 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b3 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b4 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b5 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113024559.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b6 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b7 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b8 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b9 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ba data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bb data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bc data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bd data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113034582.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003be data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bf data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c0 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c1 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c2 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c3 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c4 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c5 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113044559.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c6 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c7 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c8 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c9 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ca data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cb data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cc data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cd data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113054582.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ce data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cf data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d0 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d1 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d2 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d3 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d4 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d5 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113064559.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d6 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d7 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d8 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d9 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003da data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003db data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003dc data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003dd data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113074582.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003de data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003df data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e0 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e1 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e2 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e3 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e4 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e5 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113084559.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e6 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e7 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e8 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e9 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ea data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003eb data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ec data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ed data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113094582.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ee data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ef data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f0 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f1 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f2 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f3 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f4 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f5 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f6 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f7 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f8 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f9 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fa data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fb data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fc data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fd data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fe data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ff data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 113119585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 113132083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113162059.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113184559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 113189568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113194582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113204559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113214582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113224559.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113234582.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113244559.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113254582.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113264559.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113274582.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000040 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000041 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000042 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000043 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000044 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000045 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113284559.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000046 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000047 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000048 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000049 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004a data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004b data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004c data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004d data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113294582.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004e data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004f data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000050 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000051 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000052 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000053 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000054 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000055 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113304559.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000056 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000057 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000058 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000059 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005a data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005b data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005c data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005d data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113314582.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005e data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005f data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000060 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000061 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000062 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000063 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000064 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000065 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113324559.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000066 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000067 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000068 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000069 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006a data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006b data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006c data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006d data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113334582.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006e data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006f data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000070 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000071 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000072 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000073 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000074 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000075 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113344559.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000076 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000077 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000078 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000079 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007a data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007b data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007c data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007d data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113354582.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007e data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007f data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000080 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000081 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000082 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000083 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000084 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000085 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113364559.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000086 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000087 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000088 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000089 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008a data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008b data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008c data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008d data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113374582.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008e data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008f data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000090 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000091 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000092 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000093 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000094 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000095 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113384559.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000096 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000097 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000098 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000099 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009a data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009b data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009c data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009d data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113394582.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009e data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009f data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a0 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a1 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a2 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a3 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a4 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a5 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113404559.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a6 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a7 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a8 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a9 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000aa data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ab data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ac data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ad data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113414582.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ae data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000af data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b0 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b1 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b2 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b3 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b4 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b5 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113424559.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b6 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b7 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b8 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b9 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ba data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bb data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bc data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bd data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113434582.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000be data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bf data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c0 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c1 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c2 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c3 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c4 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c5 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113444559.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c6 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c7 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c8 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c9 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ca data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cb data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cc data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cd data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113454582.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ce data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cf data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d0 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d1 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d2 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d3 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d4 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d5 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113464559.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d6 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d7 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d8 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d9 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000da data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000db data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000dc data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000dd data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113474582.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000de data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000df data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e0 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e1 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e2 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e3 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e4 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e5 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113484559.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e6 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e7 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e8 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e9 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ea data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000eb data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ec data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ed data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113494582.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ee data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ef data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f0 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f1 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f2 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f3 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f4 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f5 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113504559.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f6 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f7 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f8 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f9 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fa data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fb data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fc data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fd data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113514582.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fe data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ff data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000100 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000101 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000102 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000103 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000104 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000105 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113524559.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000106 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000107 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000108 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000109 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010a data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010b data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010c data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010d data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113534582.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010e data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010f data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000110 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000111 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000112 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000113 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000114 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000115 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113544559.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000116 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000117 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000118 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000119 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011a data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011b data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011c data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011d data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113554582.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011e data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011f data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000120 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000121 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000122 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000123 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000124 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000125 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113564559.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000126 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000127 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000128 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000129 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012b data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012d data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113574582.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012f data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000130 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000131 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000132 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000133 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000134 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000135 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113584559.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000136 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000137 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000138 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000139 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013a data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013b data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013c data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013d data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113594582.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013e data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013f data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000140 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000141 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000142 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000143 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000144 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000145 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113604559.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000146 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000147 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000148 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000149 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014a data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014b data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014c data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014d data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113614582.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014e data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014f data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000150 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000151 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000152 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000153 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000154 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000155 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113624559.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000156 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000157 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000158 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000159 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015a data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015b data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015c data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015d data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113634582.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015e data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015f data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000160 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000161 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000162 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000163 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000164 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000165 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113644559.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000166 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000167 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000168 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000169 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016a data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016b data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016c data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016d data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113654582.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016e data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016f data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000170 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000171 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000172 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000173 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000174 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000175 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113664559.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000176 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000177 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000178 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000179 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017a data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017b data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017c data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017d data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113674582.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017e data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017f data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000180 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000181 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000182 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000183 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000184 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000185 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113684559.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000186 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000187 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000188 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000189 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018a data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018b data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018c data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018d data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113694582.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018e data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018f data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000190 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000191 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000192 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000193 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000194 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000195 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113704559.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000196 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000197 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000198 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000199 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019a data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019b data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019c data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019d data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113714582.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019e data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019f data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a0 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a1 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a2 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a3 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a4 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a5 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113724559.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a6 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a7 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a8 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a9 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001aa data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ab data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ac data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ad data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113734582.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ae data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001af data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b0 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b1 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b2 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b3 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b4 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b5 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113744559.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b6 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b7 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b8 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b9 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ba data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bb data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bc data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bd data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113754582.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001be data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bf data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c0 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c1 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c2 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c3 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c4 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c5 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113764559.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c6 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c7 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c8 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c9 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ca data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cb data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cc data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cd data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113774582.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ce data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cf data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d0 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d1 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d2 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d3 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d4 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d5 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113784559.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d6 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d7 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d8 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d9 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001da data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001db data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001dc data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001dd data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113794582.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001de data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001df data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e0 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e1 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e2 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e3 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e4 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e5 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113804559.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e6 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e7 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e8 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e9 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ea data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001eb data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ec data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ed data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113814582.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ee data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ef data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f0 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f1 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f2 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f3 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f4 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f5 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113824559.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f6 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f7 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f8 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f9 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fa data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fb data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fc data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fd data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113834582.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fe data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ff data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113844559.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113854582.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113864559.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113874582.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113884559.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113894582.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113904559.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113914582.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000240 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000241 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000242 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000243 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000244 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000245 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113924559.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000246 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000247 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000248 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000249 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024a data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024b data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024c data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024d data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113934582.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024e data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024f data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000250 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000251 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000252 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000253 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000254 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000255 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113944559.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000256 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000257 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000258 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000259 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025a data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025b data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025c data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025d data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113954582.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025e data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025f data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000260 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000261 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000262 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000263 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000264 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000265 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113964559.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000266 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000267 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000268 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000269 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026a data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026b data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026c data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026d data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113974582.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026e data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026f data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000270 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000271 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000272 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000273 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000274 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000275 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113984559.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000276 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000277 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000278 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000279 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027a data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027b data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027c data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027d data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113994582.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027e data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027f data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000280 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000281 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000282 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000283 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000284 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000285 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114004559.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000286 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000287 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000288 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000289 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028a data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028b data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028c data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028d data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114014582.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028e data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028f data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000290 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000291 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000292 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000293 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000294 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000295 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114024559.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000296 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000297 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000298 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000299 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029a data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029b data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029c data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029d data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114034582.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029e data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029f data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a0 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a1 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a2 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a3 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a4 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a5 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114044559.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a6 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a7 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a8 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a9 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002aa data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ab data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ac data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ad data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114054582.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ae data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002af data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b0 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b1 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b2 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b3 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b4 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b5 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114064559.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b6 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b7 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b8 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b9 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ba data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bb data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bc data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bd data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114074582.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002be data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bf data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c0 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c1 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c2 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c3 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c4 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c5 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114084559.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c6 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c7 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c8 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c9 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ca data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cb data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cc data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cd data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114094582.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ce data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cf data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d0 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d1 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d2 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d3 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d4 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d5 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114104559.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d6 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d7 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d8 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d9 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002da data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002db data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002dc data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002dd data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114114582.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002de data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002df data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e0 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e1 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e2 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e3 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e4 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e5 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114124559.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e6 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e7 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e8 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e9 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ea data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002eb data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ec data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ed data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114134582.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ee data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ef data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f0 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f1 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f2 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f3 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f4 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f5 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114144559.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f6 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f7 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f8 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f9 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fa data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fb data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fc data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fd data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114154582.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fe data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ff data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000300 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000301 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000302 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000303 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000304 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000305 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114164559.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000306 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000307 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000308 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000309 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030a data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030b data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030c data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030d data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114174582.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030e data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030f data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000310 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000311 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000312 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000313 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000314 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000315 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114184559.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000316 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000317 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000318 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000319 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031a data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031b data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031c data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031d data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114194582.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031e data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031f data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000320 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000321 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000322 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000323 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000324 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000325 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114204559.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000326 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000327 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000328 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000329 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032a data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032b data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032c data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032d data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114214582.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032e data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032f data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000330 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000331 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000332 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000333 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000334 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000335 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114224559.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000336 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000337 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000338 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000339 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033a data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033b data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033c data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033d data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114234582.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033e data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033f data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000340 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000341 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000342 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000343 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000344 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000345 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114244559.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000346 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000347 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000348 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000349 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034a data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034b data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034c data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034d data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114254582.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034e data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034f data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000350 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000351 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000352 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000353 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000354 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000355 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114264559.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000356 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000357 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000358 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000359 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035a data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035b data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035c data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035d data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114274582.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035e data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035f data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000360 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000361 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000362 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000363 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000364 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000365 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114284559.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000366 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000367 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000368 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000369 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036a data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036b data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036c data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036d data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114294582.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036e data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036f data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000370 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000371 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000372 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000373 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000374 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000375 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114304559.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000376 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000377 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000378 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000379 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037a data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037b data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037c data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037d data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114314582.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037e data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037f data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000380 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000381 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000382 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000383 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000384 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000385 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114324559.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000386 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000387 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000388 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000389 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038a data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038b data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038c data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038d data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114334582.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038e data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038f data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000390 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000391 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000392 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000393 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000394 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000395 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114344559.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000396 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000397 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000398 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000399 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039a data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039b data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039c data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039d data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114354582.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039e data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039f data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a0 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a1 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a2 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a3 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a4 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a5 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114364559.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a6 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a7 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a8 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a9 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003aa data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ab data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ac data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ad data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114374582.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ae data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003af data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b0 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b1 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b2 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b3 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b4 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b5 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114384559.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b6 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b7 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b8 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b9 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ba data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bb data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bc data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bd data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114394582.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003be data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bf data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c0 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c1 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c2 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c3 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c4 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c5 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114404559.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c6 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c7 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c8 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c9 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ca data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cb data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cc data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cd data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114414582.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ce data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cf data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d0 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d1 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d2 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d3 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d4 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d5 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114424559.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d6 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d7 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d8 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d9 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003da data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003db data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003dc data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003dd data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114434582.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003de data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003df data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e0 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e1 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e2 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e3 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e4 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e5 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114444559.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e6 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e7 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e8 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e9 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ea data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003eb data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ec data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ed data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114454582.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ee data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ef data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f0 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f1 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f2 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f3 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f4 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f5 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f6 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f7 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 114479585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 114492083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114522059.0 ps INFO: Activate  bank 0 row 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114544559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 114549568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114554582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114564559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000008 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000009 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000000a data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000000b data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000000c data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000000d data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114574582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000000e data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000000f data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000010 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000011 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000012 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000013 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000014 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000015 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114584559.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000016 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000017 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000018 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000019 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000001a data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000001b data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000001c data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000001d data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114594582.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000001e data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000001f data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000020 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000021 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000022 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000023 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000024 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000025 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114604559.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000026 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000027 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000028 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000029 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000002a data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000002b data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000002c data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000002d data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114614582.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000002e data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000002f data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000030 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000031 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000032 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000033 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000034 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000035 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114624559.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000036 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000037 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000038 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000039 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000003a data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000003b data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000003c data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000003d data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114634582.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000003e data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000003f data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000040 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000041 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000042 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000043 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000044 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000045 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114644559.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000046 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000047 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000048 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000049 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000004a data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000004b data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000004c data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000004d data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114654582.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000004e data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000004f data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000050 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000051 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000052 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000053 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000054 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000055 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114664559.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000056 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000057 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000058 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000059 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000005a data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000005b data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000005c data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000005d data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114674582.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000005e data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000005f data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000060 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000061 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000062 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000063 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000064 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000065 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114684559.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000066 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000067 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000068 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000069 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000006a data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000006b data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000006c data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000006d data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114694582.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000006e data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000006f data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000070 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000071 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000072 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000073 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000074 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000075 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114704559.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000076 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000077 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000078 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000079 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000007a data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000007b data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000007c data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000007d data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114714582.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000007e data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000007f data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000080 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000081 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000082 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000083 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000084 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000085 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114724559.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000086 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000087 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000088 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000089 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000008a data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000008b data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000008c data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000008d data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114734582.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000008e data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000008f data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000090 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000091 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000092 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000093 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000094 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000095 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114744559.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000096 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000097 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000098 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000099 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000009a data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000009b data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000009c data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000009d data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114754582.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000009e data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000009f data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a0 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a1 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a2 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a3 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a4 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a5 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114764559.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a6 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a7 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a8 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000a9 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000aa data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ab data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ac data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ad data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114774582.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ae data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000af data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b0 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b1 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b2 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b3 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b4 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b5 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114784559.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b6 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b7 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b8 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000b9 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ba data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000bb data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000bc data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000bd data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114794582.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000be data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000bf data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c0 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c1 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c2 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c3 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c4 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c5 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114804559.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c6 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c7 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c8 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000c9 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ca data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000cb data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000cc data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000cd data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114814582.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ce data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000cf data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d0 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d1 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d2 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d3 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d4 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d5 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114824559.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d6 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d7 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d8 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000d9 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000da data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000db data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000dc data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000dd data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114834582.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000de data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000df data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e0 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e1 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e2 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e3 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e4 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e5 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114844559.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e6 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e7 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e8 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000e9 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ea data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000eb data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ec data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ed data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114854582.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ee data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ef data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f0 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f1 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f2 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f3 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f4 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f5 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114864559.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f6 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f7 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f8 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000f9 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000fa data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000fb data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000fc data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000fd data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114874582.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000fe data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000000ff data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000100 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000101 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000102 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000103 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000104 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000105 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114884559.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000106 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000107 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000108 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000109 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000010a data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000010b data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000010c data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000010d data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114894582.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000010e data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000010f data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000110 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000111 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000112 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000113 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000114 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000115 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114904559.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000116 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000117 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000118 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000119 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000011a data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000011b data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000011c data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000011d data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114914582.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000011e data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000011f data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000120 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000121 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000122 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000123 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000124 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000125 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114924559.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000126 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000127 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000128 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000129 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000012a data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000012b data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000012c data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000012d data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114934582.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000012e data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000012f data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000130 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000131 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000132 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000133 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000134 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000135 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114944559.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000136 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000137 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000138 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000139 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000013a data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000013b data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000013c data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000013d data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114954582.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000013e data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000013f data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000140 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000141 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000142 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000143 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000144 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000145 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114964559.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000146 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000147 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000148 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000149 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000014a data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000014b data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000014c data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000014d data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114974582.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000014e data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000014f data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000150 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000151 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000152 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000153 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000154 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000155 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114984559.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000156 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000157 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000158 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000159 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000015a data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000015b data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000015c data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000015d data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114994582.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000015e data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000015f data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000160 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000161 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000162 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000163 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000164 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000165 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115004559.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000166 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000167 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000168 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000169 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000016a data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000016b data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000016c data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000016d data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115014582.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000016e data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000016f data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000170 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000171 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000172 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000173 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000174 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000175 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115024559.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000176 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000177 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000178 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000179 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000017a data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000017b data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000017c data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000017d data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115034582.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000017e data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000017f data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000180 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000181 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000182 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000183 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000184 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000185 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115044559.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000186 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000187 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000188 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000189 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000018a data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000018b data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000018c data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000018d data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115054582.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000018e data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000018f data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000190 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000191 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000192 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000193 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000194 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000195 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115064559.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000196 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000197 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000198 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000199 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000019a data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000019b data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000019c data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000019d data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115074582.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000019e data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000019f data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a0 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a1 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a2 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a3 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a4 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a5 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115084559.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a6 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a7 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a8 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001a9 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001aa data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ab data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ac data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ad data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115094582.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ae data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001af data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b0 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b1 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b2 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b3 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b4 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b5 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115104559.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b6 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b7 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b8 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001b9 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ba data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001bb data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001bc data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001bd data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115114582.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001be data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001bf data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c0 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c1 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c2 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c3 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c4 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c5 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115124559.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c6 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c7 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c8 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001c9 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ca data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001cb data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001cc data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001cd data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115134582.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ce data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001cf data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d0 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d1 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d2 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d3 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d4 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d5 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115144559.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d6 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d7 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d8 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001d9 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001da data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001db data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001dc data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001dd data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115154582.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001de data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001df data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e0 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e1 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e2 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e3 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e4 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e5 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115164559.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e6 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e7 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e8 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001e9 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ea data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001eb data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ec data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ed data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115174582.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ee data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ef data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f0 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f1 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f2 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f3 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f4 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f5 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115184559.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f6 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f7 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f8 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001f9 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001fa data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001fb data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001fc data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001fd data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115194582.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001fe data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000001ff data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000200 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000201 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000202 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000203 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000204 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000205 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115204559.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000206 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000207 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000208 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000209 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000020a data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000020b data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000020c data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000020d data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115214582.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000020e data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000020f data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000210 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000211 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000212 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000213 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000214 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000215 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115224559.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000216 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000217 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000218 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000219 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000021a data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000021b data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000021c data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000021d data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115234582.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000021e data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000021f data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000220 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000221 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000222 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000223 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000224 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000225 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115244559.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000226 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000227 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000228 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000229 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000022a data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000022b data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000022c data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000022d data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115254582.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000022e data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000022f data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000230 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000231 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000232 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000233 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000234 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000235 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115264559.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000236 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000237 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000238 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000239 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000023a data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000023b data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000023c data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000023d data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115274582.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000023e data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000023f data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000240 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000241 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000242 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000243 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000244 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000245 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115284559.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000246 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000247 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000248 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000249 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000024a data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000024b data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000024c data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000024d data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115294582.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000024e data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000024f data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000250 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000251 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000252 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000253 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000254 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000255 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115304559.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000256 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000257 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000258 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000259 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000025a data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000025b data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000025c data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000025d data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115314582.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000025e data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000025f data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000260 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000261 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000262 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000263 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000264 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000265 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115324559.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000266 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000267 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000268 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000269 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000026a data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000026b data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000026c data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000026d data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115334582.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000026e data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000026f data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000270 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000271 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000272 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000273 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000274 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000275 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115344559.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000276 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000277 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000278 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000279 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000027a data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000027b data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000027c data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000027d data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115354582.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000027e data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000027f data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000280 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000281 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000282 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000283 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000284 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000285 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115364559.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000286 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000287 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000288 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000289 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000028a data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000028b data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000028c data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000028d data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115374582.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000028e data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000028f data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000290 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000291 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000292 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000293 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000294 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000295 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115384559.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000296 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000297 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000298 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000299 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000029a data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000029b data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000029c data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000029d data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115394582.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000029e data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000029f data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a0 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a1 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a2 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a3 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a4 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a5 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115404559.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a6 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a7 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a8 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002a9 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002aa data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ab data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ac data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ad data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115414582.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ae data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002af data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b0 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b1 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b2 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b3 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b4 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b5 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115424559.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b6 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b7 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b8 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002b9 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ba data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002bb data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002bc data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002bd data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115434582.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002be data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002bf data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c0 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c1 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c2 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c3 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c4 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c5 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115444559.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c6 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c7 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c8 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002c9 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ca data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002cb data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002cc data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002cd data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115454582.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ce data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002cf data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d0 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d1 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d2 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d3 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d4 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d5 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115464559.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d6 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d7 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d8 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002d9 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002da data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002db data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002dc data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002dd data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115474582.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002de data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002df data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e0 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e1 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e2 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e3 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e4 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e5 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115484559.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e6 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e7 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e8 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002e9 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ea data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002eb data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ec data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ed data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115494582.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ee data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ef data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f0 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f1 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f2 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f3 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f4 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f5 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115504559.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f6 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f7 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f8 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002f9 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002fa data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002fb data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002fc data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002fd data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115514582.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002fe data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000002ff data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000300 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000301 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000302 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000303 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000304 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000305 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115524559.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000306 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000307 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000308 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000309 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000030a data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000030b data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000030c data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000030d data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115534582.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000030e data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000030f data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000310 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000311 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000312 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000313 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000314 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000315 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115544559.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000316 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000317 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000318 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000319 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000031a data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000031b data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000031c data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000031d data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115554582.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000031e data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000031f data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000320 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000321 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000322 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000323 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000324 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000325 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115564559.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000326 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000327 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000328 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000329 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000032a data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000032b data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000032c data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000032d data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115574582.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000032e data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000032f data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000330 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000331 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000332 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000333 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000334 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000335 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115584559.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000336 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000337 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000338 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000339 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000033a data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000033b data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000033c data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000033d data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115594582.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000033e data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000033f data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000340 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000341 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000342 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000343 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000344 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000345 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115604559.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000346 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000347 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000348 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000349 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000034a data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000034b data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000034c data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000034d data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115614582.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000034e data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000034f data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000350 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000351 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000352 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000353 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000354 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000355 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115624559.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000356 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000357 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000358 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000359 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000035a data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000035b data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000035c data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000035d data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115634582.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000035e data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000035f data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000360 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000361 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000362 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000363 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000364 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000365 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115644559.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000366 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000367 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000368 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000369 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000036a data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000036b data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000036c data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000036d data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115654582.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000036e data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000036f data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000370 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000371 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000372 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000373 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000374 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000375 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115664559.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000376 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000377 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000378 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000379 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000037a data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000037b data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000037c data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000037d data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115674582.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000037e data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000037f data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000380 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000381 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000382 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000383 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000384 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000385 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115684559.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000386 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000387 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000388 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000389 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000038a data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000038b data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000038c data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000038d data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115694582.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000038e data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000038f data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000390 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000391 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000392 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000393 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000394 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000395 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115704559.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000396 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000397 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000398 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 00000399 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000039a data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000039b data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000039c data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000039d data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115714582.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000039e data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 0000039f data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a0 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a1 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a2 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a3 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a4 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a5 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115724559.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a6 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a7 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a8 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003a9 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003aa data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ab data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ac data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ad data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115734582.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ae data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003af data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b0 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b1 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b2 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b3 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b4 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b5 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115744559.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b6 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b7 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b8 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003b9 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ba data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003bb data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003bc data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003bd data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115754582.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003be data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003bf data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c0 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c1 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c2 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c3 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c4 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c5 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115764559.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c6 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c7 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c8 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003c9 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ca data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003cb data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003cc data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003cd data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115774582.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ce data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003cf data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d0 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d1 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d2 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d3 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d4 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d5 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115784559.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d6 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d7 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d8 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003d9 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003da data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003db data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003dc data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003dd data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115794582.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003de data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003df data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e0 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e1 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e2 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e3 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e4 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e5 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115804559.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e6 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e7 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e8 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003e9 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ea data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003eb data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ec data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ed data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115814582.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ee data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ef data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f0 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f1 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f2 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f3 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f4 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f5 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f6 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f7 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f8 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003f9 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003fa data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003fb data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003fc data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003fd data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003fe data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0004 col = 000003ff data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115839585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115852083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115882059.0 ps INFO: Activate  bank 0 row 0005
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115904559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115909568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115914582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000000 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000001 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000002 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000003 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000004 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000005 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115924559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000006 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000007 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000008 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000009 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000000a data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000000b data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000000c data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000000d data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115934582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000000e data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000000f data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000010 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000011 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000012 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000013 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000014 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000015 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115944559.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000016 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000017 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000018 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000019 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000001a data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000001b data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000001c data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000001d data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115954582.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000001e data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000001f data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000020 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000021 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000022 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000023 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000024 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000025 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115964559.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000026 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000027 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000028 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000029 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000002a data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000002b data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000002c data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000002d data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115974582.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000002e data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000002f data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000030 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000031 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000032 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000033 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000034 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000035 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115984559.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000036 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000037 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000038 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000039 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000003a data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000003b data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000003c data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000003d data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115994582.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000003e data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000003f data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000040 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000041 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000042 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000043 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000044 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000045 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116004559.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000046 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000047 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000048 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000049 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000004a data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000004b data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000004c data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000004d data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116014582.0 ps INFO: Write     bank 0 col 058, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000004e data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000004f data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000050 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000051 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000052 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000053 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000054 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000055 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000056 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000057 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000058 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000059 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000005a data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000005b data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000005c data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000005d data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000005e data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000005f data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 116039585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 116052083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116082059.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116242059.0 ps INFO: Activate  bank 0 row 0005
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116264559.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 116269568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116274582.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000060 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000061 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000062 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000063 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000064 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000065 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116284559.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000066 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000067 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000068 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000069 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000006a data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000006b data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000006c data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000006d data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116294582.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000006e data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000006f data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000070 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000071 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000072 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000073 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000074 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000075 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116304559.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000076 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000077 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000078 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000079 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000007a data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000007b data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000007c data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000007d data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116314582.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000007e data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000007f data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000080 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000081 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000082 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000083 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000084 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000085 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116324559.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000086 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000087 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000088 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000089 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000008a data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000008b data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000008c data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000008d data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116334582.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000008e data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000008f data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000090 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000091 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000092 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000093 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000094 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000095 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116344559.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000096 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000097 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000098 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000099 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000009a data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000009b data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000009c data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000009d data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116354582.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000009e data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000009f data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a0 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a1 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a2 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a3 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a4 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a5 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116364559.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a6 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a7 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a8 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000a9 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000aa data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ab data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ac data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ad data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116374582.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ae data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000af data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b0 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b1 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b2 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b3 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b4 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b5 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116384559.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b6 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b7 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b8 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000b9 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ba data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000bb data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000bc data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000bd data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116394582.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000be data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000bf data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c0 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c1 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c2 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c3 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c4 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c5 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116404559.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c6 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c7 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c8 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000c9 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ca data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000cb data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000cc data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000cd data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116414582.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ce data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000cf data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d0 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d1 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d2 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d3 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d4 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d5 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116424559.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d6 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d7 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d8 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000d9 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000da data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000db data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000dc data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000dd data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116434582.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000de data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000df data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e0 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e1 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e2 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e3 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e4 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e5 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116444559.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e6 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e7 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e8 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000e9 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ea data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000eb data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ec data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ed data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116454582.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ee data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ef data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f0 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f1 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f2 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f3 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f4 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f5 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116464559.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f6 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f7 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f8 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000f9 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000fa data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000fb data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000fc data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000fd data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116474582.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000fe data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000000ff data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000100 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000101 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000102 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000103 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000104 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000105 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116484559.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000106 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000107 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000108 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000109 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000010a data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000010b data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000010c data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000010d data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116494582.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000010e data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000010f data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000110 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000111 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000112 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000113 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000114 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000115 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116504559.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000116 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000117 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000118 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000119 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000011a data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000011b data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000011c data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000011d data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116514582.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000011e data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000011f data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000120 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000121 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000122 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000123 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000124 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000125 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116524559.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000126 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000127 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000128 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000129 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000012a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000012b data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000012c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000012d data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116534582.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000012e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000012f data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000130 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000131 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000132 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000133 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000134 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000135 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116544559.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000136 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000137 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000138 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000139 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000013a data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000013b data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000013c data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000013d data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116554582.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000013e data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000013f data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000140 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000141 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000142 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000143 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000144 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000145 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116564559.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000146 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000147 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000148 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000149 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000014a data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000014b data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000014c data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000014d data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116574582.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000014e data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000014f data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000150 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000151 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000152 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000153 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000154 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000155 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116584559.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000156 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000157 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000158 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000159 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000015a data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000015b data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000015c data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000015d data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116594582.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000015e data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000015f data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000160 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000161 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000162 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000163 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000164 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000165 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116604559.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000166 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000167 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000168 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000169 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000016a data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000016b data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000016c data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000016d data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116614582.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000016e data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000016f data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000170 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000171 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000172 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000173 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000174 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000175 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116624559.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000176 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000177 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000178 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000179 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000017a data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000017b data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000017c data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000017d data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116634582.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000017e data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000017f data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000180 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000181 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000182 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000183 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000184 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000185 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116644559.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000186 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000187 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000188 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000189 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000018a data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000018b data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000018c data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000018d data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116654582.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000018e data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000018f data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000190 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000191 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000192 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000193 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000194 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000195 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116664559.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000196 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000197 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000198 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000199 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000019a data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000019b data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000019c data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000019d data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116674582.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000019e data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000019f data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a0 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a1 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a2 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a3 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a4 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a5 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116684559.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a6 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a7 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a8 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001a9 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001aa data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ab data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ac data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ad data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116694582.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ae data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001af data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b0 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b1 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b2 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b3 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b4 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b5 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116704559.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b6 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b7 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b8 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001b9 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ba data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001bb data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001bc data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001bd data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116714582.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001be data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001bf data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c0 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c1 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c2 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c3 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c4 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c5 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116724559.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c6 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c7 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c8 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001c9 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ca data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001cb data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001cc data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001cd data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116734582.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ce data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001cf data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d0 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d1 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d2 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d3 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d4 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d5 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116744559.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d6 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d7 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d8 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001d9 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001da data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001db data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001dc data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001dd data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116754582.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001de data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001df data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e0 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e1 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e2 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e3 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e4 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e5 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116764559.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e6 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e7 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e8 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001e9 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ea data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001eb data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ec data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ed data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116774582.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ee data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ef data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f0 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f1 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f2 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f3 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f4 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f5 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116784559.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f6 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f7 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f8 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001f9 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001fa data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001fb data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001fc data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001fd data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116794582.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001fe data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000001ff data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000200 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000201 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000202 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000203 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000204 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000205 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116804559.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000206 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000207 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000208 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000209 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000020a data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000020b data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000020c data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000020d data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116814582.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000020e data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000020f data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000210 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000211 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000212 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000213 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000214 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000215 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116824559.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000216 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000217 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000218 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000219 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000021a data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000021b data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000021c data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000021d data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116834582.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000021e data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000021f data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000220 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000221 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000222 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000223 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000224 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000225 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116844559.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000226 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000227 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000228 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000229 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000022a data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000022b data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000022c data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000022d data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116854582.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000022e data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000022f data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000230 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000231 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000232 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000233 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000234 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000235 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116864559.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000236 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000237 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000238 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000239 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000023a data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000023b data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000023c data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000023d data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116874582.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000023e data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000023f data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000240 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000241 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000242 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000243 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000244 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000245 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116884559.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000246 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000247 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000248 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000249 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000024a data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000024b data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000024c data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000024d data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116894582.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000024e data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000024f data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000250 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000251 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000252 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000253 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000254 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000255 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116904559.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000256 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000257 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000258 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000259 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000025a data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000025b data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000025c data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000025d data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116914582.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000025e data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000025f data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000260 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000261 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000262 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000263 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000264 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000265 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116924559.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000266 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000267 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000268 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000269 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000026a data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000026b data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000026c data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000026d data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116934582.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000026e data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000026f data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000270 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000271 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000272 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000273 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000274 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000275 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116944559.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000276 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000277 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000278 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000279 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000027a data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000027b data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000027c data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000027d data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116954582.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000027e data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000027f data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000280 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000281 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000282 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000283 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000284 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000285 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116964559.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000286 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000287 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000288 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000289 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000028a data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000028b data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000028c data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000028d data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116974582.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000028e data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000028f data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000290 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000291 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000292 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000293 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000294 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000295 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116984559.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000296 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000297 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000298 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000299 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000029a data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000029b data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000029c data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000029d data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116994582.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000029e data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000029f data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a0 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a1 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a2 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a3 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a4 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a5 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117004559.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a6 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a7 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a8 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002a9 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002aa data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ab data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ac data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ad data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117014582.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ae data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002af data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b0 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b1 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b2 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b3 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b4 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b5 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117024559.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b6 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b7 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b8 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002b9 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ba data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002bb data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002bc data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002bd data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117034582.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002be data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002bf data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c0 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c1 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c2 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c3 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c4 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c5 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117044559.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c6 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c7 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c8 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002c9 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ca data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002cb data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002cc data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002cd data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117054582.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ce data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002cf data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d0 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d1 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d2 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d3 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d4 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d5 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117064559.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d6 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d7 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d8 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002d9 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002da data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002db data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002dc data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002dd data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117074582.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002de data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002df data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e0 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e1 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e2 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e3 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e4 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e5 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117084559.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e6 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e7 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e8 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002e9 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ea data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002eb data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ec data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ed data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117094582.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ee data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ef data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f0 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f1 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f2 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f3 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f4 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f5 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117104559.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f6 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f7 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f8 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002f9 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002fa data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002fb data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002fc data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002fd data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117114582.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002fe data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000002ff data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000300 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000301 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000302 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000303 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000304 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000305 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117124559.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000306 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000307 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000308 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000309 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000030a data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000030b data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000030c data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000030d data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117134582.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000030e data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000030f data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000310 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000311 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000312 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000313 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000314 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000315 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117144559.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000316 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000317 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000318 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000319 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000031a data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000031b data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000031c data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000031d data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117154582.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000031e data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000031f data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000320 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000321 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000322 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000323 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000324 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000325 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117164559.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000326 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000327 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000328 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000329 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000032a data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000032b data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000032c data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000032d data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117174582.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000032e data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000032f data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000330 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000331 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000332 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000333 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000334 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000335 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117184559.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000336 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000337 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000338 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000339 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000033a data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000033b data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000033c data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000033d data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117194582.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000033e data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000033f data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000340 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000341 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000342 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000343 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000344 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000345 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117204559.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000346 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000347 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000348 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000349 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000034a data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000034b data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000034c data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000034d data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117214582.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000034e data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000034f data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000350 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000351 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000352 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000353 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000354 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000355 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117224559.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000356 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000357 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000358 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000359 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000035a data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000035b data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000035c data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000035d data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117234582.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000035e data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000035f data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000360 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000361 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000362 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000363 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000364 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000365 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117244559.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000366 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000367 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000368 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000369 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000036a data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000036b data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000036c data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000036d data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117254582.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000036e data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000036f data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000370 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000371 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000372 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000373 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000374 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000375 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117264559.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000376 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000377 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000378 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000379 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000037a data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000037b data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000037c data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000037d data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117274582.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000037e data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000037f data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000380 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000381 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000382 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000383 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000384 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000385 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117284559.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000386 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000387 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000388 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000389 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000038a data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000038b data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000038c data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000038d data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117294582.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000038e data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000038f data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000390 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000391 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000392 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000393 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000394 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000395 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117304559.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000396 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000397 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000398 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 00000399 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000039a data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000039b data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000039c data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000039d data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117314582.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000039e data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 0000039f data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a0 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a1 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a2 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a3 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a4 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a5 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117324559.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a6 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a7 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a8 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003a9 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003aa data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ab data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ac data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ad data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117334582.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ae data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003af data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b0 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b1 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b2 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b3 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b4 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b5 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117344559.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b6 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b7 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b8 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003b9 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ba data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003bb data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003bc data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003bd data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117354582.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003be data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003bf data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c0 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c1 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c2 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c3 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c4 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c5 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117364559.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c6 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c7 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c8 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003c9 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ca data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003cb data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003cc data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003cd data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117374582.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ce data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003cf data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d0 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d1 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d2 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d3 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d4 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d5 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117384559.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d6 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d7 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d8 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003d9 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003da data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003db data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003dc data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003dd data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117394582.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003de data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003df data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e0 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e1 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e2 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e3 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e4 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e5 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117404559.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e6 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e7 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e8 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003e9 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ea data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003eb data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ec data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ed data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117414582.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ee data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ef data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f0 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f1 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f2 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f3 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f4 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f5 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f6 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f7 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0005 col = 000003ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117439585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117452083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117482059.0 ps INFO: Activate  bank 0 row 0006
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117504559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117509568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117514582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117524559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000008 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000009 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000000a data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000000b data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000000c data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000000d data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117534582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000000e data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000000f data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000010 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000011 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000012 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000013 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000014 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000015 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117544559.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000016 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000017 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000018 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000019 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000001a data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000001b data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000001c data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000001d data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117554582.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000001e data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000001f data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000020 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000021 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000022 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000023 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000024 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000025 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117564559.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000026 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000027 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000028 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000029 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000002a data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000002b data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000002c data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000002d data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117574582.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000002e data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000002f data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000030 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000031 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000032 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000033 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000034 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000035 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117584559.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000036 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000037 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000038 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000039 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000003a data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000003b data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000003c data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000003d data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117594582.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000003e data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000003f data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000040 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000041 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000042 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000043 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000044 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000045 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117604559.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000046 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000047 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000048 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000049 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000004a data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000004b data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000004c data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000004d data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117614582.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000004e data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000004f data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000050 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000051 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000052 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000053 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000054 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000055 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117624559.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000056 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000057 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000058 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000059 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000005a data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000005b data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000005c data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000005d data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117634582.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000005e data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000005f data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000060 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000061 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000062 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000063 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000064 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000065 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117644559.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000066 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000067 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000068 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000069 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000006a data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000006b data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000006c data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000006d data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117654582.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000006e data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000006f data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000070 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000071 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000072 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000073 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000074 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000075 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117664559.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000076 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000077 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000078 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000079 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000007a data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000007b data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000007c data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000007d data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117674582.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000007e data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000007f data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000080 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000081 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000082 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000083 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000084 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000085 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117684559.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000086 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000087 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000088 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000089 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000008a data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000008b data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000008c data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000008d data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117694582.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000008e data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000008f data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000090 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000091 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000092 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000093 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000094 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000095 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117704559.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000096 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000097 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000098 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000099 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000009a data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000009b data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000009c data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000009d data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117714582.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000009e data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000009f data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a0 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a1 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a2 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a3 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a4 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a5 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117724559.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a6 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a7 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a8 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000a9 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000aa data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ab data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ac data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ad data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117734582.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ae data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000af data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b0 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b1 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b2 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b3 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b4 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b5 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117744559.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b6 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b7 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b8 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000b9 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ba data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000bb data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000bc data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000bd data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117754582.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000be data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000bf data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c0 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c1 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c2 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c3 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c4 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c5 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117764559.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c6 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c7 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c8 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000c9 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ca data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000cb data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000cc data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000cd data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117774582.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ce data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000cf data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d0 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d1 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d2 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d3 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d4 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d5 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117784559.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d6 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d7 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d8 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000d9 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000da data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000db data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000dc data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000dd data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117794582.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000de data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000df data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e0 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e1 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e2 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e3 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e4 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e5 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117804559.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e6 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e7 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e8 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000e9 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ea data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000eb data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ec data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ed data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117814582.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ee data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ef data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f0 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f1 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f2 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f3 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f4 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f5 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117824559.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f6 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f7 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f8 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000f9 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000fa data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000fb data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000fc data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000fd data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117834582.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000fe data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000000ff data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000100 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000101 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000102 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000103 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000104 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000105 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117844559.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000106 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000107 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000108 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000109 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000010a data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000010b data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000010c data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000010d data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117854582.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000010e data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000010f data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000110 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000111 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000112 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000113 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000114 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000115 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117864559.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000116 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000117 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000118 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000119 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000011a data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000011b data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000011c data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000011d data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117874582.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000011e data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000011f data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000120 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000121 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000122 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000123 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000124 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000125 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117884559.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000126 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000127 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000128 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000129 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000012a data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000012b data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000012c data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000012d data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117894582.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000012e data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000012f data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000130 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000131 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000132 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000133 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000134 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000135 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117904559.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000136 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000137 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000138 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000139 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000013a data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000013b data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000013c data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000013d data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117914582.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000013e data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000013f data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000140 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000141 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000142 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000143 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000144 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000145 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117924559.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000146 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000147 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000148 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000149 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000014a data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000014b data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000014c data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000014d data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117934582.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000014e data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000014f data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000150 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000151 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000152 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000153 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000154 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000155 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117944559.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000156 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000157 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000158 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000159 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000015a data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000015b data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000015c data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000015d data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117954582.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000015e data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000015f data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000160 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000161 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000162 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000163 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000164 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000165 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117964559.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000166 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000167 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000168 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000169 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000016a data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000016b data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000016c data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000016d data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117974582.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000016e data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000016f data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000170 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000171 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000172 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000173 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000174 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000175 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117984559.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000176 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000177 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000178 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000179 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000017a data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000017b data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000017c data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000017d data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117994582.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000017e data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000017f data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000180 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000181 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000182 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000183 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000184 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000185 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118004559.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000186 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000187 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000188 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000189 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000018a data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000018b data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000018c data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000018d data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118014582.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000018e data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000018f data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000190 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000191 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000192 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000193 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000194 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000195 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118024559.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000196 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000197 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000198 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000199 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000019a data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000019b data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000019c data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000019d data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118034582.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000019e data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000019f data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a0 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a1 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a2 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a3 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a4 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a5 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118044559.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a6 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a7 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a8 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001a9 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001aa data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ab data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ac data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ad data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118054582.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ae data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001af data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b0 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b1 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b2 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b3 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b4 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b5 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118064559.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b6 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b7 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b8 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001b9 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ba data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001bb data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001bc data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001bd data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118074582.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001be data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001bf data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c0 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c1 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c2 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c3 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c4 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c5 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118084559.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c6 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c7 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c8 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001c9 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ca data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001cb data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001cc data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001cd data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118094582.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ce data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001cf data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d0 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d1 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d2 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d3 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d4 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d5 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118104559.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d6 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d7 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d8 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001d9 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001da data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001db data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001dc data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001dd data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118114582.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001de data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001df data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e0 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e1 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e2 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e3 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e4 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e5 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118124559.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e6 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e7 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e8 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001e9 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ea data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001eb data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ec data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ed data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118134582.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ee data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ef data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f0 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f1 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f2 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f3 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f4 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f5 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118144559.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f6 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f7 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f8 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001f9 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001fa data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001fb data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001fc data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001fd data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118154582.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001fe data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000001ff data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000200 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000201 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000202 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000203 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000204 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000205 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118164559.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000206 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000207 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000208 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000209 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000020a data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000020b data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000020c data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000020d data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118174582.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000020e data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000020f data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000210 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000211 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000212 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000213 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000214 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000215 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118184559.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000216 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000217 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000218 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000219 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000021a data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000021b data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000021c data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000021d data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118194582.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000021e data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000021f data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000220 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000221 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000222 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000223 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000224 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000225 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118204559.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000226 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000227 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000228 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000229 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000022a data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000022b data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000022c data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000022d data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118214582.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000022e data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000022f data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000230 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000231 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000232 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000233 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000234 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000235 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118224559.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000236 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000237 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000238 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000239 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000023a data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000023b data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000023c data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000023d data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118234582.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000023e data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000023f data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000240 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000241 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000242 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000243 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000244 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000245 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118244559.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000246 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000247 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000248 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000249 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000024a data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000024b data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000024c data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000024d data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118254582.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000024e data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000024f data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000250 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000251 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000252 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000253 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000254 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000255 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118264559.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000256 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000257 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000258 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000259 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000025a data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000025b data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000025c data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000025d data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118274582.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000025e data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000025f data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000260 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000261 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000262 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000263 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000264 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000265 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118284559.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000266 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000267 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000268 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000269 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000026a data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000026b data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000026c data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000026d data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118294582.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000026e data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000026f data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000270 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000271 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000272 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000273 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000274 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000275 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118304559.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000276 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000277 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000278 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000279 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000027a data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000027b data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000027c data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000027d data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118314582.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000027e data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000027f data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000280 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000281 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000282 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000283 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000284 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000285 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118324559.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000286 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000287 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000288 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000289 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000028a data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000028b data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000028c data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000028d data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118334582.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000028e data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000028f data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000290 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000291 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000292 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000293 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000294 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000295 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118344559.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000296 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000297 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000298 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000299 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000029a data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000029b data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000029c data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000029d data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118354582.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000029e data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000029f data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a0 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a1 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a2 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a3 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a4 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a5 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118364559.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a6 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a7 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a8 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002a9 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002aa data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ab data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ac data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ad data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118374582.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ae data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002af data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b0 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b1 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b2 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b3 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b4 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b5 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118384559.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b6 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b7 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b8 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002b9 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ba data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002bb data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002bc data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002bd data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118394582.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002be data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002bf data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c0 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c1 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c2 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c3 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c4 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c5 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118404559.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c6 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c7 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c8 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002c9 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ca data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002cb data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002cc data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002cd data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118414582.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ce data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002cf data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d0 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d1 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d2 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d3 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d4 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d5 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118424559.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d6 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d7 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d8 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002d9 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002da data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002db data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002dc data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002dd data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118434582.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002de data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002df data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e0 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e1 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e2 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e3 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e4 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e5 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118444559.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e6 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e7 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e8 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002e9 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ea data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002eb data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ec data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ed data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118454582.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ee data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ef data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f0 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f1 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f2 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f3 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f4 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f5 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118464559.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f6 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f7 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f8 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002f9 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002fa data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002fb data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002fc data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002fd data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118474582.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002fe data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000002ff data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000300 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000301 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000302 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000303 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000304 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000305 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118484559.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000306 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000307 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000308 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000309 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000030a data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000030b data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000030c data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000030d data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118494582.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000030e data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000030f data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000310 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000311 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000312 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000313 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000314 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000315 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118504559.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000316 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000317 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000318 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000319 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000031a data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000031b data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000031c data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000031d data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118514582.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000031e data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000031f data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000320 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000321 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000322 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000323 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000324 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000325 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118524559.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000326 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000327 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000328 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000329 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000032a data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000032b data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000032c data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000032d data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118534582.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000032e data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000032f data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000330 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000331 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000332 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000333 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000334 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000335 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118544559.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000336 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000337 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000338 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000339 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000033a data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000033b data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000033c data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000033d data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118554582.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000033e data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000033f data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000340 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000341 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000342 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000343 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000344 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000345 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118564559.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000346 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000347 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000348 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000349 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000034a data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000034b data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000034c data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000034d data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118574582.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000034e data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000034f data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000350 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000351 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000352 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000353 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000354 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000355 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118584559.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000356 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000357 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000358 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000359 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000035a data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000035b data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000035c data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000035d data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118594582.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000035e data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000035f data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000360 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000361 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000362 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000363 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000364 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000365 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118604559.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000366 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000367 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000368 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000369 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000036a data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000036b data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000036c data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000036d data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118614582.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000036e data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000036f data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000370 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000371 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000372 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000373 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000374 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000375 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118624559.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000376 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000377 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000378 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000379 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000037a data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000037b data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000037c data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000037d data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118634582.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000037e data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000037f data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000380 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000381 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000382 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000383 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000384 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000385 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118644559.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000386 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000387 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000388 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000389 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000038a data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000038b data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000038c data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000038d data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118654582.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000038e data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000038f data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000390 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000391 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000392 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000393 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000394 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000395 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118664559.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000396 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000397 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000398 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 00000399 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000039a data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000039b data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000039c data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000039d data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118674582.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000039e data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 0000039f data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a0 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a1 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a2 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a3 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a4 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a5 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118684559.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a6 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a7 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a8 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003a9 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003aa data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ab data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ac data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ad data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118694582.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ae data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003af data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b0 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b1 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b2 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b3 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b4 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b5 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118704559.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b6 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b7 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b8 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003b9 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ba data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003bb data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003bc data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003bd data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118714582.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003be data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003bf data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c0 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c1 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c2 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c3 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c4 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c5 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118724559.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c6 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c7 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c8 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003c9 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ca data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003cb data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003cc data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003cd data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118734582.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ce data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003cf data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d0 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d1 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d2 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d3 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d4 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d5 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118744559.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d6 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d7 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d8 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003d9 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003da data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003db data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003dc data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003dd data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118754582.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003de data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003df data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e0 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e1 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e2 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e3 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e4 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e5 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118764559.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e6 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e7 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e8 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003e9 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ea data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003eb data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ec data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ed data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118774582.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ee data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ef data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f0 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f1 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f2 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f3 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f4 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f5 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f6 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f7 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f8 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003f9 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003fa data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003fb data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003fc data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003fd data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003fe data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0006 col = 000003ff data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 118799585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 118812083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118842059.0 ps INFO: Activate  bank 0 row 0007
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118864559.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 118869568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118874582.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000000 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000001 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000002 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000003 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000004 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000005 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118884559.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000006 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000007 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000008 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000009 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000000a data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000000b data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000000c data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000000d data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118894582.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000000e data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000000f data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000010 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000011 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000012 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000013 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000014 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000015 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118904559.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000016 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000017 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000018 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000019 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000001a data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000001b data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000001c data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000001d data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118914582.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000001e data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000001f data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000020 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000021 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000022 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000023 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000024 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000025 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118924559.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000026 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000027 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000028 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000029 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000002a data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000002b data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000002c data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000002d data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118934582.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000002e data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000002f data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000030 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000031 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000032 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000033 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000034 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000035 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118944559.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000036 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000037 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000038 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000039 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000003a data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000003b data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000003c data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000003d data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118954582.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000003e data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000003f data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000040 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000041 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000042 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000043 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000044 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000045 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118964559.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000046 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000047 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000048 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000049 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000004a data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000004b data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000004c data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000004d data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118974582.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000004e data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000004f data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000050 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000051 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000052 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000053 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000054 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000055 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118984559.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000056 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000057 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000058 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000059 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000005a data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000005b data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000005c data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000005d data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118994582.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000005e data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000005f data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000060 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000061 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000062 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000063 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000064 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000065 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119004559.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000066 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000067 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000068 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000069 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000006a data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000006b data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000006c data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000006d data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119014582.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000006e data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000006f data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000070 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000071 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000072 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000073 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000074 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000075 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119024559.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000076 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000077 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000078 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000079 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000007a data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000007b data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000007c data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000007d data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119034582.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000007e data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000007f data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000080 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000081 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000082 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000083 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000084 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000085 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119044559.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000086 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000087 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000088 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000089 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000008a data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000008b data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000008c data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000008d data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119054582.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000008e data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000008f data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000090 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000091 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000092 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000093 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000094 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000095 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119064559.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000096 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000097 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000098 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000099 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000009a data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000009b data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000009c data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000009d data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119074582.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000009e data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000009f data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a0 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a1 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a2 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a3 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a4 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a5 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119084559.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a6 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a7 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a8 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000a9 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000aa data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ab data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ac data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ad data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119094582.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ae data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000af data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b0 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b1 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b2 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b3 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b4 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b5 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119104559.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b6 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b7 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b8 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000b9 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ba data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000bb data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000bc data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000bd data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119114582.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000be data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000bf data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c0 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c1 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c2 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c3 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c4 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c5 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119124559.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c6 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c7 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c8 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000c9 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ca data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000cb data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000cc data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000cd data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119134582.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ce data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000cf data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d0 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d1 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d2 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d3 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d4 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d5 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119144559.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d6 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d7 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d8 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000d9 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000da data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000db data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000dc data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000dd data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119154582.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000de data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000df data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e0 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e1 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e2 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e3 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e4 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e5 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119164559.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e6 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e7 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e8 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000e9 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ea data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000eb data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ec data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ed data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119174582.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ee data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ef data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f0 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f1 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f2 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f3 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f4 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f5 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119184559.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f6 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f7 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f8 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000f9 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000fa data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000fb data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000fc data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000fd data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119194582.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000fe data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000000ff data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000100 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000101 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000102 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000103 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000104 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000105 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119204559.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000106 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000107 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000108 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000109 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000010a data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000010b data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000010c data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000010d data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119214582.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000010e data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000010f data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000110 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000111 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000112 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000113 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000114 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000115 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119224559.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000116 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000117 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000118 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000119 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000011a data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000011b data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000011c data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000011d data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119234582.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000011e data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000011f data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000120 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000121 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000122 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000123 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000124 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000125 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119244559.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000126 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000127 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000128 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000129 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000012a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000012b data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000012c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000012d data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119254582.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000012e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000012f data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000130 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000131 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000132 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000133 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000134 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000135 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119264559.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000136 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000137 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000138 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000139 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000013a data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000013b data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000013c data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000013d data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119274582.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000013e data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000013f data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000140 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000141 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000142 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000143 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000144 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000145 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119284559.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000146 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000147 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000148 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000149 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000014a data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000014b data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000014c data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000014d data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119294582.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000014e data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000014f data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000150 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000151 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000152 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000153 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000154 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000155 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119304559.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000156 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000157 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000158 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000159 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000015a data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000015b data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000015c data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000015d data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119314582.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000015e data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000015f data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000160 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000161 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000162 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000163 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000164 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000165 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119324559.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000166 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000167 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000168 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000169 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000016a data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000016b data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000016c data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000016d data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119334582.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000016e data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000016f data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000170 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000171 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000172 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000173 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000174 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000175 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119344559.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000176 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000177 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000178 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000179 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000017a data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000017b data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000017c data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000017d data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119354582.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000017e data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000017f data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000180 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000181 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000182 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000183 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000184 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000185 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119364559.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000186 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000187 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000188 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000189 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000018a data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000018b data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000018c data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000018d data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119374582.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000018e data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000018f data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000190 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000191 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000192 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000193 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000194 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000195 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119384559.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000196 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000197 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000198 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000199 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000019a data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000019b data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000019c data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000019d data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119394582.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000019e data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000019f data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a0 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a1 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a2 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a3 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a4 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a5 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119404559.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a6 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a7 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a8 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001a9 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001aa data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ab data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ac data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ad data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119414582.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ae data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001af data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b0 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b1 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b2 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b3 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b4 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b5 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119424559.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b6 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b7 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b8 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001b9 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ba data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001bb data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001bc data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001bd data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119434582.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001be data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001bf data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c0 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c1 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c2 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c3 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c4 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c5 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119444559.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c6 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c7 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c8 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001c9 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ca data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001cb data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001cc data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001cd data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119454582.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ce data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001cf data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d0 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d1 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d2 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d3 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d4 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d5 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119464559.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d6 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d7 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d8 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001d9 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001da data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001db data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001dc data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001dd data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119474582.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001de data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001df data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e0 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e1 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e2 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e3 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e4 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e5 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119484559.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e6 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e7 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e8 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001e9 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ea data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001eb data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ec data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ed data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119494582.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ee data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ef data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f0 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f1 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f2 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f3 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f4 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f5 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119504559.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f6 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f7 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f8 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001f9 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001fa data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001fb data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001fc data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001fd data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119514582.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001fe data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000001ff data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000200 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000201 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000202 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000203 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000204 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000205 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119524559.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000206 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000207 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000208 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000209 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000020a data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000020b data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000020c data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000020d data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119534582.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000020e data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000020f data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000210 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000211 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000212 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000213 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000214 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000215 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119544559.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000216 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000217 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000218 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000219 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000021a data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000021b data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000021c data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000021d data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119554582.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000021e data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000021f data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000220 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000221 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000222 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000223 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000224 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000225 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119564559.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000226 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000227 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000228 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000229 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000022a data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000022b data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000022c data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000022d data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119574582.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000022e data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000022f data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000230 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000231 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000232 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000233 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000234 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000235 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119584559.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000236 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000237 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000238 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000239 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000023a data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000023b data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000023c data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000023d data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119594582.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000023e data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000023f data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000240 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000241 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000242 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000243 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000244 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000245 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119604559.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000246 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000247 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000248 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000249 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000024a data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000024b data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000024c data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000024d data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119614582.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000024e data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000024f data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000250 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000251 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000252 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000253 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000254 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000255 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119624559.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000256 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000257 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000258 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000259 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000025a data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000025b data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000025c data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000025d data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119634582.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000025e data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000025f data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000260 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000261 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000262 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000263 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000264 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000265 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119644559.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000266 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000267 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000268 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000269 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000026a data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000026b data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000026c data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000026d data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119654582.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000026e data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000026f data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000270 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000271 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000272 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000273 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000274 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000275 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119664559.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000276 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000277 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000278 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000279 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000027a data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000027b data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000027c data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000027d data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119674582.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000027e data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000027f data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000280 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000281 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000282 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000283 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000284 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000285 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119684559.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000286 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000287 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000288 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000289 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000028a data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000028b data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000028c data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000028d data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119694582.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000028e data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000028f data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000290 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000291 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000292 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000293 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000294 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000295 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119704559.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000296 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000297 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000298 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000299 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000029a data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000029b data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000029c data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000029d data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119714582.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000029e data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000029f data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a0 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a1 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a2 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a3 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a4 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a5 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119724559.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a6 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a7 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a8 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002a9 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002aa data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ab data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ac data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ad data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119734582.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ae data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002af data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b0 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b1 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b2 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b3 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b4 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b5 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119744559.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b6 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b7 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b8 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002b9 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ba data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002bb data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002bc data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002bd data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119754582.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002be data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002bf data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c0 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c1 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c2 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c3 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c4 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c5 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119764559.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c6 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c7 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c8 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002c9 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ca data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002cb data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002cc data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002cd data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119774582.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ce data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002cf data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d0 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d1 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d2 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d3 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d4 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d5 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119784559.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d6 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d7 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d8 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002d9 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002da data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002db data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002dc data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002dd data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119794582.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002de data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002df data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e0 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e1 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e2 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e3 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e4 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e5 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119804559.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e6 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e7 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e8 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002e9 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ea data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002eb data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ec data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ed data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119814582.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ee data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ef data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f0 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f1 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f2 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f3 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f4 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f5 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119824559.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f6 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f7 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f8 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002f9 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002fa data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002fb data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002fc data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002fd data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119834582.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002fe data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000002ff data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000300 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000301 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000302 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000303 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000304 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000305 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119844559.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000306 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000307 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000308 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000309 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000030a data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000030b data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000030c data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000030d data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119854582.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000030e data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000030f data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000310 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000311 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000312 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000313 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000314 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000315 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119864559.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000316 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000317 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000318 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000319 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000031a data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000031b data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000031c data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000031d data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119874582.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000031e data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000031f data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000320 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000321 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000322 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000323 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000324 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000325 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119884559.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000326 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000327 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000328 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000329 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000032a data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000032b data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000032c data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000032d data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119894582.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000032e data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000032f data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000330 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000331 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000332 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000333 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000334 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000335 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119904559.0 ps INFO: Write     bank 0 col 340, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000336 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000337 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000338 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000339 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000033a data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000033b data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000033c data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000033d data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000033e data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000033f data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000340 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000341 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000342 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000343 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000344 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000345 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000346 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000347 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 119929568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 119942059.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119972083.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119994582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120004559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120008318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120009568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120010818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120012083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120013332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120014582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120014582.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120015831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120017085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120018335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120019585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120020835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120022059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120023309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120024559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120024559.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120025809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120027068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120028318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120029568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120030818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120032083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120033332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120034582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120034582.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120035831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120037085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120038335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120039585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120040835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120042059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120043309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120044559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120044559.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120045809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120047068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120048318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120049568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120050818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120052083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120053332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120054582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120054582.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120055831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120057085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120059585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120060835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120062059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120063309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120064559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120064559.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120065809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120067068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120068318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120069568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120070818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120072083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120073332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120074582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120074582.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120075831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120077085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120078335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120079585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120080835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120082059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120083309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120084559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120084559.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120085809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120087068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120088318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120089568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120090818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120092083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120093332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120094582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120094582.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120095831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120097085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120098335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120099585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120100835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120102059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120103309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120104559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120104559.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120105809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120107068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120108318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120109568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120110818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120112083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120113332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120114582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120114582.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120115831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120117085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120118335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120119585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120120835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120122059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120123309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120124559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120124559.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120125809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120127068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120128318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120129568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120130818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120132083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120133332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120134582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120134582.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120135831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120137085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120138335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120139585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120142059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120143309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120144559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120144559.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120145809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120147068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120148318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120149568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120150818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120152083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120153332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120154582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120154582.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120155831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120157085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120159585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120160835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120162059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120163309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120164559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120164559.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120165809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120167068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120168318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120169568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120170818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120172083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120173332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120174582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120174582.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120175831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120177085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120178335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120179585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120180835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120182059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120183309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120184559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120184559.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120185809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120187068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120188318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120189568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120190818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120192083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120193332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120194582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120194582.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120195831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120197085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120198335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120199585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120200835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120202059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120203309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120204559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120204559.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120205809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120207068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120208318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120209568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120210818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120212083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120213332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120214582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120214582.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120215831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120217085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120218335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120219585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120220835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120222059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120223309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120224559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120224559.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120225809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120227068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120228318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120229568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120230818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120232083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120233332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120234582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120234582.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120235831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120237085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120238335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120239585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120240835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120242059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120243309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120244559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120244559.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120245809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120247068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120248318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120249568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120250818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120252083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120253332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120254582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120254582.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120255831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120257085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120258335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120259585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120260835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120262059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120263309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120264559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120264559.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120265809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120267068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120268318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120269568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120270818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120272083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120273332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120274582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120274582.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120275831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120277085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120278335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120279585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120280835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120282059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120283309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120284559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120284559.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120285809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120287068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120288318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120289568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120290818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120292083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120293332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120294582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120294582.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120295831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120297085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120298335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120299585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120302059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120303309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120304559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120304559.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120305809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120307068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120308318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120309568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120310818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120312083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120313332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120314582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120314582.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120315831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120317085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120318335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120319585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120320835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120322059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120323309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120324559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120324559.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120325809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120327068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120328318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120329568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120330818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120332083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120333332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120334582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120334582.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120335831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120337085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120338335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120339585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120342059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120343309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120344559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120344559.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120345809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120347068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120348318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120349568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120350818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120352083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120353332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120354582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120354582.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120355831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120357085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120358335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120359585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120360835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120362059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120363309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120364559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120364559.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120365809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120367068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120368318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120369568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120370818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120372083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120373332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120374582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120374582.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120375831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120377085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120378335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120379585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120380835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120382059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120383309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120384559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120384559.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120385809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120387068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120388318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120389568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120390818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120392083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120393332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120394582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120394582.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120395831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120397085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120398335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120399585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120400835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120402059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120403309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120404559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120404559.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120405809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120407068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120408318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120409568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120410818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120412083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120413332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120414582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120414582.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120415831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120417085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120418335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120419585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120420835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120422059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120423309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120424559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120424559.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120425809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120427068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120428318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120429568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120430818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120432083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120433332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120434582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120434582.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120435831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120437085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120438335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120439585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120440835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120442059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120443309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120444559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120444559.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120445809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120447068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120448318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120449568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120450818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120452083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120453332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120454582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120454582.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120455831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120457085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120458335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120459585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120460835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120462059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120463309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120464559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120464559.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120465809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120467068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120468318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120469568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120470818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120472083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120473332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120474582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120474582.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120475831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120477085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120478335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120479585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120480835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120482059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120483309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120484559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120484559.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120485809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120487068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120488318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120489568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120490818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120492083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120493332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120494582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120494582.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120495831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120497085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120498335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120499585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120500835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120502059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120503309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120504559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120504559.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120505809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120507068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120508318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120509568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120510818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120512083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120513332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120514582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120514582.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120515831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120517085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120518335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120519585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120520835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120522059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120523309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120524559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120524559.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120525809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120527068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120528318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120529568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120530818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120532083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120533332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120534582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120534582.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120535831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120537085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120538335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120539585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120540835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120542059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120543309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120544559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120544559.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120545809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120547068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120548318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120549568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120550818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120552083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120553332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120554582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120554582.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120555831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120557085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120558335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120559585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120560835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120562059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120563309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120564559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120564559.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120565809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120567068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120568318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120569568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120570818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120572083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120573332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120574582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120574582.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120575831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120577085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120578335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120579585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120580835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120582059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120583309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120584559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120584559.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120585809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120587068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120588318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120589568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120590818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120592083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120593332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120594582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120594582.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120595831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120597085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120598335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120599585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120600835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120602059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120603309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120604559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120604559.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120605809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120607068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120608318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120609568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120610818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120612083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120613332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120614582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120614582.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120615831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120617085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120618335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120619585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120620835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120622059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120623309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120624559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120624559.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120625809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120627068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120628318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120629568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120630818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120632083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120633332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120634582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120634582.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120635831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120637085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120638335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120639585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120640835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120642059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120643309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120644559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120644559.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120645809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120647068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120648318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120649568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120650818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120652083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120653332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120654582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120654582.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120655831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120657085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120658335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120659585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120660835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120662059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120663309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120664559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120664559.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120665809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120667068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120668318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120669568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120670818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120672083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120673332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120674582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120674582.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120675831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120677085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120678335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120679585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120680835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120682059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120683309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120684559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120684559.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120685809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120687068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120688318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120689568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120690818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120692083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120693332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120694582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120694582.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120695831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120697085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120698335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120699585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120700835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120702059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120703309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120704559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120704559.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120705809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120707068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120708318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120709568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120710818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120712083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120713332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120714582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120714582.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120715831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120717085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120718335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120719585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120720835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120722059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120723309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120724559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120724559.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120725809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120727068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120728318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120729568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120730818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120732083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120733332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120734582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120734582.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120735831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120737085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120738335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120739585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120740835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120742059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120743309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120744559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120744559.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120745809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120747068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120748318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120749568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120750818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120752083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120753332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120754582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120754582.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120755831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120757085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120758335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120759585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120760835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120762059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120763309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120764559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120764559.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120765809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120767068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120768318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120769568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120770818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120772083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120773332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120774582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120774582.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120775831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120777085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120778335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120779585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120780835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120782059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120783309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120784559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120784559.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120785809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120787068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120788318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120789568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120790818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120792083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120793332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120794582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120794582.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120795831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120797085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120798335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120799585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120800835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120802059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120803309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120804559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120804559.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120805809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120807068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120808318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000280 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120809568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000281 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120810818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000282 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120812083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000283 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120813332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000284 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120814582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000285 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120814582.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120815831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000286 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120817085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000287 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120818335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000288 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120819585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000289 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120820835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028a data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120822059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028b data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120823309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028c data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120824559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028d data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120824559.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120825809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028e data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120827068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028f data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120828318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000290 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120829568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000291 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120830818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000292 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120832083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000293 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120833332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000294 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120834582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000295 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120834582.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120835831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000296 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120837085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000297 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120838335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000298 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120839585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000299 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120840835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029a data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120842059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029b data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120843309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029c data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120844559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029d data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120844559.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120845809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029e data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120847068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029f data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120848318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a0 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120849568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a1 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120850818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a2 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120852083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a3 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120853332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a4 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120854582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a5 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120854582.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120855831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a6 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120857085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a7 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120858335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a8 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120859585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a9 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120860835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002aa data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120862059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ab data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120863309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ac data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120864559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ad data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120864559.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120865809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ae data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120867068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002af data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120868318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b0 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120869568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b1 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120870818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b2 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120872083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b3 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120873332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b4 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120874582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b5 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120874582.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120875831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b6 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120877085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b7 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120878335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b8 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120879585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b9 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120880835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ba data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120882059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bb data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120883309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bc data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120884559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bd data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120884559.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120885809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002be data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120887068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bf data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120888318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c0 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120889568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c1 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120890818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c2 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120892083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c3 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120893332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c4 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120894582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c5 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120894582.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120895831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c6 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120897085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c7 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120898335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c8 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120899585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c9 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120900835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ca data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120902059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cb data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120903309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cc data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120904559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cd data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120904559.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120905809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ce data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120907068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cf data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120908318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d0 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120909568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d1 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120910818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d2 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120912083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d3 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120913332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d4 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120914582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d5 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120914582.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120915831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d6 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120917085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d7 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120918335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d8 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120919585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d9 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120920835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002da data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120922059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002db data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120923309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dc data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120924559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dd data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120924559.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120925809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002de data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120927068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002df data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120928318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e0 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120929568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e1 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120930818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e2 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120932083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e3 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120933332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e4 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120934582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e5 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120934582.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120935831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e6 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120937085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e7 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e8 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120939585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e9 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120940835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ea data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120942059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002eb data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120943309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ec data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120944559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ed data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120944559.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120945809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ee data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120947068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ef data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120948318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f0 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120949568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f1 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120950818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f2 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120952083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f3 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120953332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f4 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120954582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f5 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120954582.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120955831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f6 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120957085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f7 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120958335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f8 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120959585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f9 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120960835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fa data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120962059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fb data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120963309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fc data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120964559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fd data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120964559.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120965809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fe data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120967068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ff data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120968318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120969568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120970818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120972083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120973332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120974582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120974582.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120975831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120977085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120978335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120979585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120980835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120982059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120983309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120984559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120984559.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120985809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120987068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120988318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120989568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120990818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120992083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120993332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120994582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120994582.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120995831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120997085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120998335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120999585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121000835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121002059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121003309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121004559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121004559.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121005809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121007068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121008318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000320 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121009568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000321 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121010818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000322 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121012083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000323 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121013332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000324 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121014582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000325 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121014582.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121015831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000326 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121017085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000327 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121018335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000328 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121019585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000329 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121020835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032a data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121022059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032b data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121023309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032c data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121024559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032d data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121024559.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121025809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032e data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121027068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032f data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121028318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000330 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121029568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000331 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121030818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000332 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121032083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000333 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121033332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000334 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121034582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000335 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121034582.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121035831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000336 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121037085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000337 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121038335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000338 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121039585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000339 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121040835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033a data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121042059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033b data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121043309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033c data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121044559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033d data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121044559.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121045809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033e data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121047068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033f data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121048318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000340 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121049568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000341 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121050818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000342 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121052083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000343 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121053332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000344 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121054582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000345 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121054582.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121055831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000346 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121057085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000347 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000348 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121059585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000349 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121060835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034a data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121062059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034b data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121063309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034c data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121064559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034d data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121064559.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121065809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034e data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121067068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034f data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121068318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000350 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121069568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000351 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121070818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000352 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121072083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000353 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121073332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000354 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121074582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000355 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121074582.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121075831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000356 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121077085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000357 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121078335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000358 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121079585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000359 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121080835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035a data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121082059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035b data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121083309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035c data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121084559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035d data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121084559.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121085809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035e data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121087068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035f data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121088318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000360 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121089568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000361 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121090818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000362 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121092083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000363 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121093332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000364 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121094582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000365 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121094582.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121095831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000366 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121097085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000367 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121098335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000368 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121099585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000369 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121100835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036a data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121102059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036b data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121103309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036c data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121104559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036d data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121104559.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121105809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036e data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121107068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036f data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121108318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000370 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121109568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000371 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121110818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000372 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121112083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000373 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121113332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000374 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121114582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000375 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121114582.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121115831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000376 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121117085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000377 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121118335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000378 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121119585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000379 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121120835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037a data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121122059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037b data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121123309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037c data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121124559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037d data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121124559.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121125809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037e data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121127068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037f data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121128318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000380 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121129568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000381 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121130818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000382 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121132083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000383 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121133332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000384 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121134582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000385 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121134582.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121135831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000386 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121137085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000387 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121138335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000388 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121139585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000389 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038a data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121142059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038b data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121143309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038c data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121144559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038d data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121144559.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121145809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038e data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121147068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038f data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121148318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000390 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121149568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000391 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121150818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000392 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121152083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000393 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121153332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000394 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121154582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000395 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121154582.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121155831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000396 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121157085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000397 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000398 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121159585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000399 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121160835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039a data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121162059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039b data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121163309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039c data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121164559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039d data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121164559.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121165809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039e data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121167068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039f data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121168318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a0 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121169568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a1 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121170818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a2 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121172083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a3 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121173332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a4 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121174582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a5 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121174582.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121175831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a6 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121177085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a7 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121178335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a8 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121179585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a9 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121180835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003aa data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121182059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ab data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121183309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ac data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121184559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ad data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121184559.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121185809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ae data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121187068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003af data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121188318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b0 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121189568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b1 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121190818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b2 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121192083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b3 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121193332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b4 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121194582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b5 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121194582.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121195831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b6 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121197085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b7 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121198335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b8 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121199585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b9 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121200835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ba data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121202059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bb data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121203309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bc data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121204559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bd data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121204559.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121205809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003be data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121207068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bf data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121208318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c0 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121209568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c1 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121210818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c2 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121212083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c3 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121213332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c4 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121214582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c5 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121214582.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121215831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c6 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121217085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c7 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121218335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c8 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121219585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c9 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121220835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ca data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121222059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cb data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121223309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cc data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121224559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cd data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121224559.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121225809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ce data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121227068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cf data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121228318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d0 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121229568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d1 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121230818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d2 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121232083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d3 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121233332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d4 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121234582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d5 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121234582.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121235831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d6 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121237085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d7 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121238335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d8 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121239585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d9 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121240835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003da data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121242059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003db data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121243309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dc data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121244559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dd data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121244559.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121245809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003de data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121247068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003df data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121248318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e0 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121249568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e1 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121250818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e2 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121252083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e3 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121253332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e4 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121254582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e5 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121254582.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121255831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e6 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121257085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e7 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121258335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e8 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121259585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e9 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121260835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ea data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121262059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003eb data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121263309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ec data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121264559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ed data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121264559.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121265809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ee data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121267068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ef data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121268318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f0 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121269568.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f1 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121270818.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f2 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121272083.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f3 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121273332.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f4 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121274582.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f5 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 121274582.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121275831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f6 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121277085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f7 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121278335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121279585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121280835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121282059.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121283309.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121284559.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121285809.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121287068.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121322059.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121344559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121354582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121358335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121359585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121360835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121362059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121363309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121364559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121364559.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121365809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121367068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121368318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121369568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121370818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121372083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121373332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121374582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121374582.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121375831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121377085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121378335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121379585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121380835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121382059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121383309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121384559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121384559.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121385809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121387068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121388318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121389568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121390818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121392083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121393332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121394582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121394582.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121395831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121397085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121398335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121399585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121400835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121402059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121403309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121404559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121404559.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121405809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121407068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121408318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121409568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121410818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121412083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121413332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121414582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121414582.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121415831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121417085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121418335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121419585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121420835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121422059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121423309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121424559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121424559.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121425809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121427068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121428318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121429568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121430818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121432083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121433332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121434582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121434582.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121435831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121437085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121438335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000040 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121439585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000041 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121440835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000042 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121442059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000043 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121443309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000044 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121444559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000045 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121444559.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121445809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000046 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121447068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000047 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121448318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000048 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121449568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000049 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121450818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004a data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121452083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004b data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121453332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004c data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121454582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004d data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121454582.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121455831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004e data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121457085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004f data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121458335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000050 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121459585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000051 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121460835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000052 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121462059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000053 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121463309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000054 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121464559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000055 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121464559.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121465809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000056 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121467068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000057 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121468318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000058 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121469568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000059 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121470818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005a data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121472083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005b data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121473332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005c data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121474582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005d data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121474582.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121475831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005e data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121477085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005f data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121478335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000060 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121479585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000061 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121480835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000062 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121482059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000063 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121483309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000064 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121484559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000065 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121484559.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121485809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000066 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121487068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000067 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121488318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000068 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121489568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000069 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121490818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006a data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121492083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006b data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121493332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006c data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121494582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006d data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121494582.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121495831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006e data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121497085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006f data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121498335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000070 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121499585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000071 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121500835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000072 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121502059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000073 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121503309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000074 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121504559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000075 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121504559.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121505809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000076 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121507068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000077 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121508318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000078 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121509568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000079 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121510818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007a data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121512083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007b data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121513332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007c data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121514582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007d data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121514582.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121515831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007e data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121517085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007f data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121518335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000080 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121519585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000081 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121520835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000082 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121522059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000083 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121523309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000084 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121524559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000085 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121524559.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121525809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000086 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121527068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000087 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121528318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000088 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121529568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000089 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121530818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008a data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121532083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008b data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121533332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008c data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121534582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008d data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121534582.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121535831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008e data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121537085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008f data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121538335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000090 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121539585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000091 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121540835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000092 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121542059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000093 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121543309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000094 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121544559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000095 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121544559.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121545809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000096 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121547068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000097 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121548318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000098 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121549568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000099 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121550818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009a data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121552083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009b data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121553332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009c data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121554582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009d data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121554582.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121555831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009e data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121557085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009f data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121558335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a0 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121559585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a1 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121560835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a2 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121562059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a3 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121563309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a4 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121564559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a5 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121564559.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121565809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a6 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121567068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a7 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121568318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a8 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121569568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a9 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121570818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000aa data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121572083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ab data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121573332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ac data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121574582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ad data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121574582.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121575831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ae data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121577085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000af data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121578335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b0 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121579585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b1 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121580835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b2 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121582059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b3 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121583309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b4 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121584559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b5 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121584559.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121585809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b6 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121587068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b7 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121588318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b8 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121589568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b9 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121590818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ba data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121592083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000bb data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121593332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000bc data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121594582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000bd data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121594582.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121595831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000be data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121597085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000bf data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121598335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c0 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121599585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c1 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121600835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c2 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121602059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c3 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121603309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c4 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121604559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c5 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121604559.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121605809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c6 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121607068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c7 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121608318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c8 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121609568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c9 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121610818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ca data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121612083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000cb data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121613332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000cc data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121614582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000cd data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121614582.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121615831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ce data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121617085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000cf data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121618335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d0 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121619585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d1 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121620835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d2 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121622059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d3 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121623309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d4 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121624559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d5 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121624559.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121625809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d6 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121627068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d7 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121628318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d8 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121629568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d9 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121630818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000da data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121632083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000db data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121633332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000dc data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121634582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000dd data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121634582.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121635831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000de data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121637085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000df data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121638335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e0 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121639585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e1 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121640835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e2 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121642059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e3 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121643309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e4 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121644559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e5 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121644559.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121645809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e6 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121647068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e7 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121648318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e8 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121649568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e9 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121650818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ea data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121652083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000eb data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121653332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ec data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121654582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ed data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121654582.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121655831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ee data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121657085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ef data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121658335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f0 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121659585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f1 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121660835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f2 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121662059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f3 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121663309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f4 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121664559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f5 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121664559.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121665809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f6 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121667068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f7 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121668318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f8 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121669568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f9 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121670818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fa data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121672083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fb data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121673332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fc data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121674582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fd data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121674582.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121675831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fe data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121677085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ff data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121678335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121679585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121680835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121682059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121683309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121684559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121684559.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121685809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121687068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121688318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121689568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121690818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121692083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121693332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121694582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121694582.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121695831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121697085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121698335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121699585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121700835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121702059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121703309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121704559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121704559.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121705809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121707068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121708318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121709568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121710818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121712083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121713332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121714582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121714582.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121715831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121717085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121718335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000120 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121719585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000121 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121720835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000122 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121722059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000123 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121723309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000124 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121724559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000125 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121724559.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121725809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000126 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121727068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000127 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121728318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000128 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121729568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000129 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121730818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121732083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012b data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121733332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121734582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012d data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121734582.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121735831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121737085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012f data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121738335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000130 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121739585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000131 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121740835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000132 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121742059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000133 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121743309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000134 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121744559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000135 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121744559.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121745809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000136 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121747068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000137 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121748318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000138 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121749568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000139 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121750818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013a data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121752083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013b data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121753332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013c data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121754582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013d data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121754582.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121755831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013e data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121757085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013f data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121758335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000140 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121759585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000141 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121760835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000142 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121762059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000143 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121763309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000144 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121764559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000145 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121764559.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121765809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000146 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121767068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000147 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121768318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000148 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121769568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000149 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121770818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014a data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121772083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014b data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121773332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014c data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121774582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014d data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121774582.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121775831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014e data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121777085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014f data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121778335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000150 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121779585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000151 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121780835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000152 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121782059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000153 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121783309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000154 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121784559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000155 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121784559.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121785809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000156 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121787068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000157 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121788318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000158 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121789568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000159 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121790818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015a data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121792083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015b data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121793332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015c data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121794582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015d data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121794582.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121795831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015e data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121797085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015f data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121798335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000160 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121799585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000161 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121800835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000162 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121802059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000163 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121803309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000164 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121804559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000165 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121804559.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121805809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000166 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121807068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000167 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121808318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000168 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121809568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000169 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121810818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016a data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121812083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016b data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121813332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016c data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121814582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016d data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121814582.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121815831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016e data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121817085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016f data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121818335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000170 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121819585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000171 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121820835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000172 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121822059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000173 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121823309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000174 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121824559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000175 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121824559.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121825809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000176 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121827068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000177 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121828318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000178 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121829568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000179 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121830818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017a data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121832083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017b data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121833332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017c data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121834582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017d data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121834582.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121835831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017e data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121837085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017f data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121838335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000180 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121839585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000181 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121840835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000182 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121842059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000183 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121843309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000184 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121844559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000185 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121844559.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121845809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000186 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121847068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000187 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121848318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000188 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121849568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000189 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121850818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018a data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121852083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018b data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121853332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018c data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121854582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018d data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121854582.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121855831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018e data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121857085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018f data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121858335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000190 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121859585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000191 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121860835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000192 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121862059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000193 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121863309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000194 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121864559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000195 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121864559.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121865809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000196 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121867068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000197 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121868318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000198 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121869568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000199 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121870818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019a data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121872083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019b data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121873332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019c data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121874582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019d data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121874582.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121875831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019e data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121877085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019f data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121878335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a0 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121879585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a1 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121880835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a2 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121882059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a3 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121883309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a4 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121884559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a5 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121884559.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121885809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a6 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121887068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a7 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121888318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a8 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121889568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a9 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121890818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001aa data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121892083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ab data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121893332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ac data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121894582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ad data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121894582.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121895831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ae data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121897085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001af data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121898335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b0 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121899585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b1 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121900835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b2 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121902059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b3 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121903309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b4 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121904559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b5 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121904559.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121905809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b6 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121907068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b7 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121908318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b8 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121909568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b9 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121910818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ba data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121912083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001bb data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121913332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001bc data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121914582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001bd data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121914582.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121915831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001be data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121917085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001bf data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121918335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c0 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121919585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c1 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121920835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c2 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121922059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c3 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121923309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c4 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121924559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c5 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121924559.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121925809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c6 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121927068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c7 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121928318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c8 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121929568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c9 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121930818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ca data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121932083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001cb data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121933332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001cc data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121934582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001cd data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121934582.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121935831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ce data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121937085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001cf data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121938335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d0 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121939585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d1 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121940835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d2 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121942059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d3 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121943309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d4 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121944559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d5 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121944559.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121945809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d6 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121947068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d7 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121948318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d8 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121949568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d9 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121950818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001da data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121952083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001db data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121953332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001dc data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121954582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001dd data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121954582.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121955831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001de data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121957085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001df data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121958335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e0 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121959585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e1 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121960835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e2 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121962059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e3 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121963309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e4 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121964559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e5 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121964559.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121965809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e6 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121967068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e7 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121968318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e8 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121969568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e9 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121970818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ea data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121972083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001eb data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121973332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ec data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121974582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ed data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121974582.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121975831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ee data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121977085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ef data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121978335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f0 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121979585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f1 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121980835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f2 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121982059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f3 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121983309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f4 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121984559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f5 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121984559.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121985809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f6 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121987068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f7 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121988318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121989568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121990818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121992083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121993332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121994582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121994582.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121995831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121997085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121998335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121999585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122000835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122002059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122003309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122004559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122004559.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122005809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122007068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122008318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122009568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122010818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122012083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122013332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122014582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122014582.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122015831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122017085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122018335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122019585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122020835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122022059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122023309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122024559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122024559.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122025809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122027068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122028318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122029568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122030818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122032083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122033332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122034582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122034582.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122035831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122037085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122038335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122039585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122040835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122042059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122043309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122044559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122044559.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122045809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122047068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122048318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122049568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122050818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122052083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122053332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122054582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122054582.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122055831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122057085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122058335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122059585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122060835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122062059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122063309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122064559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122064559.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122065809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122067068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122068318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122069568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122070818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122072083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122073332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122074582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122074582.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122075831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122077085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122078335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000240 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122079585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000241 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122080835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000242 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122082059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000243 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122083309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000244 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122084559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000245 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122084559.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122085809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000246 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122087068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000247 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122088318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000248 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122089568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000249 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122090818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000024a data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122092083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000024b data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122093332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000024c data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122094582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000024d data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122094582.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122095831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000024e data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122097085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000024f data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122098335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000250 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122099585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000251 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122100835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000252 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122102059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000253 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122103309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000254 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122104559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000255 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122104559.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122105809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000256 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122107068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000257 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122108318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000258 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122109568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000259 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122110818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000025a data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122112083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000025b data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122113332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000025c data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122114582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000025d data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122114582.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122115831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000025e data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122117085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000025f data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122118335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000260 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122119585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000261 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122120835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000262 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122122059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000263 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122123309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000264 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122124559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000265 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122124559.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122125809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000266 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122127068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000267 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122128318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000268 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122129568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000269 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122130818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000026a data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122132083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000026b data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122133332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000026c data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122134582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000026d data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122134582.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122135831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000026e data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122137085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000026f data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122138335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000270 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122139585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000271 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122140835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000272 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122142059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000273 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122143309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000274 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122144559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000275 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122144559.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122145809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000276 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122147068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000277 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122148318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000278 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122149568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000279 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122150818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000027a data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122152083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000027b data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122153332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000027c data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122154582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000027d data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122154582.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122155831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000027e data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122157085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000027f data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122158335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000280 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122159585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000281 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122160835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000282 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122162059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000283 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122163309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000284 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122164559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000285 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122164559.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122165809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000286 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122167068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000287 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122168318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000288 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122169568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000289 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122170818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000028a data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122172083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000028b data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122173332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000028c data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122174582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000028d data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122174582.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122175831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000028e data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122177085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000028f data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122178335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000290 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122179585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000291 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122180835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000292 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122182059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000293 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122183309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000294 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122184559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000295 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122184559.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122185809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000296 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122187068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000297 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122188318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000298 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122189568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000299 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122190818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000029a data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122192083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000029b data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122193332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000029c data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122194582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000029d data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122194582.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122195831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000029e data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122197085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000029f data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122198335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a0 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122199585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a1 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122200835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a2 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122202059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a3 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122203309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a4 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122204559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a5 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122204559.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122205809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a6 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122207068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a7 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122208318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a8 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122209568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002a9 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122210818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002aa data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122212083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ab data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122213332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ac data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122214582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ad data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122214582.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122215831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ae data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122217085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002af data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122218335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b0 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122219585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b1 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122220835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b2 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122222059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b3 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122223309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b4 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122224559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b5 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122224559.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122225809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b6 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122227068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b7 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122228318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b8 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122229568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002b9 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122230818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ba data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122232083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002bb data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122233332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002bc data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122234582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002bd data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122234582.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122235831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002be data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122237085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002bf data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122238335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c0 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122239585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c1 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122240835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c2 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122242059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c3 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122243309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c4 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122244559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c5 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122244559.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122245809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c6 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122247068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c7 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122248318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c8 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122249568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002c9 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122250818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ca data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122252083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002cb data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122253332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002cc data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122254582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002cd data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122254582.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122255831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ce data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122257085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002cf data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122258335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d0 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122259585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d1 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122260835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d2 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122262059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d3 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122263309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d4 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122264559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d5 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122264559.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122265809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d6 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122267068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d7 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122268318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d8 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122269568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002d9 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122270818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002da data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122272083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002db data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122273332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002dc data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122274582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002dd data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122274582.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122275831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002de data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122277085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002df data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122278335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e0 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122279585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e1 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122280835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e2 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122282059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e3 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122283309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e4 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122284559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e5 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122284559.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122285809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e6 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122287068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e7 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122288318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e8 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122289568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002e9 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122290818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ea data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122292083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002eb data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122293332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ec data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122294582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ed data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122294582.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122295831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ee data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122297085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ef data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122298335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f0 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122299585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f1 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122300835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f2 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122302059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f3 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122303309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f4 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122304559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f5 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122304559.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122305809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f6 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122307068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f7 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122308318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f8 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122309568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002f9 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122310818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002fa data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122312083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002fb data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122313332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002fc data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122314582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002fd data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122314582.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122315831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002fe data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122317085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000002ff data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122318335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000300 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122319585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000301 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122320835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000302 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122322059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000303 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122323309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000304 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122324559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000305 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122324559.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122325809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000306 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122327068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000307 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122328318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000308 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122329568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000309 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122330818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030a data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122332083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030b data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122333332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030c data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122334582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030d data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122334582.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122335831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030e data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122337085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000030f data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122338335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000310 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122339585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000311 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122340835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000312 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122342059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000313 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122343309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000314 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122344559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000315 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122344559.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122345809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000316 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122347068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000317 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122348318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000318 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122349568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000319 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122350818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031a data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122352083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031b data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122353332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031c data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122354582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031d data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122354582.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122355831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031e data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122357085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000031f data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122358335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000320 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122359585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000321 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122360835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000322 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122362059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000323 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122363309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000324 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122364559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000325 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122364559.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122365809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000326 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122367068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000327 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122368318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000328 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122369568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000329 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122370818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000032a data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122372083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000032b data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122373332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000032c data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122374582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000032d data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122374582.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122375831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000032e data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122377085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000032f data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122378335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000330 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122379585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000331 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122380835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000332 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122382059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000333 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122383309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000334 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122384559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000335 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122384559.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122385809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000336 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122387068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000337 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122388318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000338 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122389568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000339 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122390818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000033a data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122392083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000033b data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122393332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000033c data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122394582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000033d data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122394582.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122395831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000033e data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122397085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000033f data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122398335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000340 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122399585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000341 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122400835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000342 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122402059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000343 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122403309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000344 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122404559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000345 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122404559.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122405809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000346 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122407068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000347 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122408318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000348 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122409568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000349 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122410818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000034a data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122412083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000034b data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122413332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000034c data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122414582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000034d data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122414582.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122415831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000034e data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122417085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000034f data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122418335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000350 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122419585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000351 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122420835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000352 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122422059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000353 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122423309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000354 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122424559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000355 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122424559.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122425809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000356 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122427068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000357 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122428318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000358 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122429568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000359 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122430818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000035a data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122432083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000035b data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122433332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000035c data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122434582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000035d data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122434582.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122435831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000035e data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122437085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000035f data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122438335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000360 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122439585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000361 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122440835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000362 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122442059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000363 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122443309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000364 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122444559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000365 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122444559.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122445809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000366 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122447068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000367 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122448318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000368 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122449568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000369 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122450818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000036a data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122452083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000036b data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122453332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000036c data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122454582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000036d data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122454582.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122455831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000036e data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122457085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000036f data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122458335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000370 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122459585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000371 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122460835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000372 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122462059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000373 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122463309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000374 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122464559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000375 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122464559.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122465809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000376 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122467068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000377 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122468318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000378 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122469568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000379 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122470818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000037a data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122472083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000037b data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122473332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000037c data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122474582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000037d data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122474582.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122475831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000037e data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122477085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000037f data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122478335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000380 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122479585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000381 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122480835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000382 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122482059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000383 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122483309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000384 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122484559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000385 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122484559.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122485809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000386 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122487068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000387 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122488318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000388 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122489568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000389 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122490818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000038a data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122492083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000038b data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122493332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000038c data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122494582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000038d data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122494582.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122495831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000038e data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122497085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000038f data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122498335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000390 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122499585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000391 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122500835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000392 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122502059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000393 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122503309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000394 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122504559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000395 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122504559.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122505809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000396 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122507068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000397 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122508318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000398 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122509568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000399 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122510818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000039a data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122512083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000039b data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122513332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000039c data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122514582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000039d data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122514582.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122515831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000039e data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122517085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000039f data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122518335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a0 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122519585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a1 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122520835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a2 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122522059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a3 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122523309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a4 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122524559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a5 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122524559.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122525809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a6 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122527068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a7 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122528318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a8 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122529568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003a9 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122530818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003aa data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122532083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ab data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122533332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ac data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122534582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ad data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122534582.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122535831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ae data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122537085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003af data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122538335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b0 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122539585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b1 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122540835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b2 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122542059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b3 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122543309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b4 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122544559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b5 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122544559.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122545809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b6 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122547068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b7 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122548318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b8 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122549568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003b9 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122550818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ba data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122552083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003bb data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122553332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003bc data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122554582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003bd data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122554582.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122555831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003be data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122557085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003bf data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122558335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c0 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122559585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c1 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122560835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c2 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122562059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c3 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122563309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c4 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122564559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c5 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122564559.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122565809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c6 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122567068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c7 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122568318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c8 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122569568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003c9 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122570818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ca data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122572083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003cb data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122573332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003cc data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122574582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003cd data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122574582.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122575831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ce data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122577085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003cf data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122578335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d0 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122579585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d1 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122580835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d2 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122582059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d3 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122583309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d4 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122584559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d5 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122584559.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122585809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d6 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122587068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d7 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122588318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d8 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122589568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003d9 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122590818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003da data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122592083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003db data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122593332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003dc data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122594582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003dd data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122594582.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122595831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003de data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122597085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003df data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122598335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e0 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122599585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e1 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122600835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e2 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122602059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e3 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122603309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e4 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122604559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e5 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122604559.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122605809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e6 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122607068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e7 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122608318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e8 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122609568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003e9 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122610818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ea data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122612083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003eb data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122613332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ec data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122614582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ed data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122614582.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122615831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ee data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122617085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ef data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122618335.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f0 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122619585.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f1 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122620835.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f2 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122622059.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f3 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122623309.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f4 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122624559.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f5 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 122624559.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122625809.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f6 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122627068.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f7 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122628318.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122629568.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122630818.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122632083.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122633332.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122634582.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122635831.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122637085.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000003ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122672083.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122694582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122704559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122708318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122709568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122710818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122712083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122713332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122714582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122714582.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122715831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122717085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122718335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122719585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122720835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122722059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122723309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122724559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122724559.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122725809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122727068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122728318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122729568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122730818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122732083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122733332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122734582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122734582.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122735831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122737085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122738335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122739585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122740835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122742059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122743309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122744559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122744559.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122745809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122747068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122748318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122749568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122750818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122752083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122753332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122754582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122754582.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122755831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122757085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122758335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122759585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122760835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122762059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122763309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122764559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122764559.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122765809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122767068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122768318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122769568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122770818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122772083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122773332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122774582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122774582.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122775831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122777085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122778335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122779585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122780835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122782059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122783309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122784559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122784559.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122785809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122787068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122788318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000040 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122789568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000041 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122790818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000042 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122792083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000043 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122793332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000044 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122794582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000045 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122794582.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122795831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000046 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122797085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000047 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122798335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000048 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122799585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000049 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122800835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000004a data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122802059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000004b data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122803309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000004c data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122804559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000004d data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122804559.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122805809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000004e data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122807068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000004f data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122808318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000050 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122809568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000051 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122810818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000052 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122812083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000053 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122813332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000054 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122814582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000055 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122814582.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122815831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000056 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122817085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000057 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122818335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000058 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122819585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000059 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122820835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000005a data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122822059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000005b data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122823309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000005c data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122824559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000005d data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122824559.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122825809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000005e data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122827068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000005f data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122828318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000060 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122829568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000061 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122830818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000062 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122832083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000063 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122833332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000064 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122834582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000065 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122834582.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122835831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000066 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122837085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000067 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122838335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000068 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122839585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000069 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122840835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000006a data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122842059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000006b data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122843309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000006c data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122844559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000006d data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122844559.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122845809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000006e data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122847068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000006f data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122848318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000070 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122849568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000071 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122850818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000072 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122852083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000073 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122853332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000074 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122854582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000075 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122854582.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122855831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000076 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122857085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000077 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122858335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000078 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122859585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000079 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122860835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000007a data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122862059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000007b data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122863309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000007c data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122864559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000007d data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122864559.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122865809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000007e data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122867068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000007f data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122868318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000080 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122869568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000081 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122870818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000082 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122872083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000083 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122873332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000084 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122874582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000085 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122874582.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122875831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000086 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122877085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000087 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122878335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000088 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122879585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000089 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122880835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000008a data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122882059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000008b data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122883309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000008c data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122884559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000008d data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122884559.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122885809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000008e data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122887068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000008f data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122888318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000090 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122889568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000091 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122890818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000092 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122892083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000093 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122893332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000094 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122894582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000095 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122894582.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122895831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000096 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122897085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000097 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122898335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000098 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122899585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000099 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122900835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000009a data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122902059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000009b data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122903309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000009c data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122904559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000009d data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122904559.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122905809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000009e data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122907068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000009f data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122908318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a0 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122909568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a1 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122910818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a2 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122912083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a3 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122913332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a4 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122914582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a5 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122914582.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122915831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a6 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122917085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a7 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122918335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a8 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122919585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000a9 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122920835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000aa data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122922059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ab data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122923309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ac data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122924559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ad data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122924559.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122925809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ae data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122927068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000af data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122928318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b0 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122929568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b1 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122930818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b2 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122932083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b3 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122933332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b4 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122934582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b5 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122934582.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122935831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b6 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122937085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b7 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122938335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b8 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122939585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000b9 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122940835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ba data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122942059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000bb data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122943309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000bc data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122944559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000bd data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122944559.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122945809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000be data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122947068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000bf data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122948318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c0 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122949568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c1 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122950818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c2 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122952083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c3 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122953332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c4 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122954582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c5 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122954582.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122955831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c6 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122957085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c7 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122958335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c8 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122959585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000c9 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122960835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ca data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122962059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000cb data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122963309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000cc data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122964559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000cd data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122964559.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122965809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ce data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122967068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000cf data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122968318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d0 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122969568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d1 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122970818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d2 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122972083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d3 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122973332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d4 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122974582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d5 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122974582.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122975831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d6 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122977085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d7 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122978335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d8 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122979585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000d9 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122980835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000da data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122982059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000db data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122983309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000dc data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122984559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000dd data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122984559.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122985809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000de data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122987068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000df data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122988318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e0 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122989568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e1 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122990818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e2 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122992083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e3 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122993332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e4 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122994582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e5 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122994582.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122995831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e6 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122997085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e7 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122998335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e8 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122999585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000e9 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123000835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ea data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123002059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000eb data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123003309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ec data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123004559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ed data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123004559.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123005809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ee data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123007068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ef data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123008318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f0 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123009568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f1 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123010818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f2 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123012083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f3 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123013332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f4 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123014582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f5 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123014582.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123015831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f6 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123017085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f7 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123018335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f8 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123019585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000f9 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123020835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000fa data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123022059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000fb data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123023309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000fc data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123024559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000fd data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123024559.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123025809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000fe data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123027068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000000ff data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123028318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000100 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123029568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000101 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123030818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000102 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123032083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000103 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123033332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000104 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123034582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000105 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123034582.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123035831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000106 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123037085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000107 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123038335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000108 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123039585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000109 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123040835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010a data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123042059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010b data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123043309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010c data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123044559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010d data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123044559.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123045809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010e data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123047068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000010f data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123048318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000110 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123049568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000111 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123050818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000112 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123052083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000113 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123053332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000114 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123054582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000115 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123054582.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123055831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000116 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123057085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000117 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123058335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000118 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123059585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000119 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123060835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011a data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123062059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011b data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123063309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011c data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123064559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011d data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123064559.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123065809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011e data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123067068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000011f data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123068318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000120 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123069568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000121 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123070818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000122 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123072083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000123 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123073332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000124 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123074582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000125 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123074582.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123075831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000126 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123077085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000127 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123078335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000128 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123079585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000129 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123080835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000012a data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123082059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000012b data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123083309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000012c data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123084559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000012d data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123084559.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123085809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000012e data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123087068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000012f data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123088318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000130 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123089568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000131 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123090818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000132 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123092083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000133 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123093332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000134 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123094582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000135 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123094582.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123095831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000136 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123097085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000137 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123098335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000138 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123099585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000139 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123100835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000013a data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123102059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000013b data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123103309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000013c data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123104559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000013d data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123104559.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123105809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000013e data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123107068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000013f data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123108318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000140 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123109568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000141 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123110818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000142 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123112083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000143 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123113332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000144 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123114582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000145 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123114582.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123115831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000146 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123117085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000147 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123118335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000148 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123119585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000149 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123120835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000014a data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123122059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000014b data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123123309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000014c data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123124559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000014d data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123124559.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123125809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000014e data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123127068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000014f data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123128318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000150 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123129568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000151 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123130818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000152 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123132083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000153 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123133332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000154 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123134582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000155 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123134582.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123135831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000156 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123137085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000157 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123138335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000158 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123139585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000159 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123140835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000015a data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123142059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000015b data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123143309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000015c data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123144559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000015d data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123144559.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123145809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000015e data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123147068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000015f data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123148318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000160 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123149568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000161 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123150818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000162 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123152083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000163 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123153332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000164 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123154582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000165 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123154582.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123155831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000166 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123157085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000167 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123158335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000168 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123159585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000169 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123160835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000016a data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123162059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000016b data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123163309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000016c data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123164559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000016d data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123164559.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123165809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000016e data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123167068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000016f data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123168318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000170 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123169568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000171 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123170818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000172 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123172083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000173 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123173332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000174 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123174582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000175 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123174582.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123175831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000176 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123177085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000177 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123178335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000178 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123179585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000179 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123180835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000017a data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123182059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000017b data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123183309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000017c data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123184559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000017d data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123184559.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123185809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000017e data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123187068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000017f data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123188318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000180 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123189568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000181 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123190818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000182 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123192083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000183 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123193332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000184 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123194582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000185 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123194582.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123195831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000186 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123197085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000187 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123198335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000188 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123199585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000189 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123200835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000018a data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123202059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000018b data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123203309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000018c data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123204559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000018d data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123204559.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123205809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000018e data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123207068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000018f data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123208318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000190 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123209568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000191 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123210818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000192 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123212083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000193 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123213332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000194 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123214582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000195 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123214582.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123215831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000196 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123217085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000197 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123218335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000198 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123219585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000199 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123220835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000019a data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123222059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000019b data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123223309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000019c data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123224559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000019d data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123224559.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123225809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000019e data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123227068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000019f data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123228318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a0 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123229568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a1 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123230818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a2 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123232083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a3 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123233332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a4 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123234582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a5 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123234582.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123235831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a6 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123237085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a7 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123238335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a8 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123239585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001a9 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123240835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001aa data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123242059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ab data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123243309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ac data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123244559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ad data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123244559.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123245809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ae data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123247068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001af data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123248318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b0 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123249568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b1 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123250818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b2 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123252083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b3 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123253332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b4 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123254582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b5 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123254582.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123255831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b6 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123257085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b7 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123258335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b8 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123259585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001b9 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123260835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ba data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123262059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001bb data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123263309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001bc data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123264559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001bd data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123264559.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123265809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001be data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123267068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001bf data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123268318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c0 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123269568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c1 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123270818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c2 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123272083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c3 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123273332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c4 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123274582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c5 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123274582.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123275831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c6 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123277085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c7 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123278335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c8 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123279585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001c9 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123280835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ca data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123282059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001cb data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123283309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001cc data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123284559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001cd data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123284559.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123285809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ce data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123287068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001cf data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123288318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d0 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123289568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d1 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123290818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d2 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123292083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d3 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123293332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d4 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123294582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d5 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123294582.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123295831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d6 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123297085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d7 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123298335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d8 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123299585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001d9 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123300835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001da data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123302059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001db data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123303309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001dc data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123304559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001dd data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123304559.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123305809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001de data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123307068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001df data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123308318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e0 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123309568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e1 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123310818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e2 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123312083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e3 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123313332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e4 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123314582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e5 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123314582.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123315831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e6 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123317085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e7 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123318335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e8 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123319585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001e9 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123320835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ea data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123322059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001eb data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123323309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ec data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123324559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ed data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123324559.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123325809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ee data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123327068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ef data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123328318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f0 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123329568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f1 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123330818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f2 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123332083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f3 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123333332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f4 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123334582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f5 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123334582.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123335831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f6 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123337085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f7 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123338335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f8 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123339585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001f9 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123340835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001fa data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123342059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001fb data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123343309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001fc data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123344559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001fd data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123344559.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123345809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001fe data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123347068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000001ff data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123348318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123349568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123350818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123352083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123353332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123354582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123354582.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123355831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123357085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123358335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123359585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123360835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123362059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123363309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123364559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123364559.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123365809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123367068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123368318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123369568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123370818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123372083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123373332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123374582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123374582.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123375831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123377085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123378335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123379585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123380835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123382059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123383309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123384559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123384559.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123385809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123387068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123388318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123389568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123390818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123392083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123393332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123394582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123394582.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123395831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123397085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123398335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123399585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123400835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123402059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123403309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123404559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123404559.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123405809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123407068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123408318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123409568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123410818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123412083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123413332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123414582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123414582.0 ps INFO: Read      bank 0 col 240, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123415831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123417085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123418335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123419585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123420835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123422059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123423309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123424559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 123424559.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123425809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123427068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123428318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000240 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123429568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000241 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123430818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000242 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123432083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000243 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123433332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000244 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123434582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000245 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123435831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000246 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123437085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000247 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123472083.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123632083.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123654582.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123664559.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123668318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000248 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123669568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000249 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123670818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000024a data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123672083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000024b data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123673332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000024c data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123674582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000024d data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123674582.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123675831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000024e data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123677085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000024f data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123678335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000250 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123679585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000251 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123680835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000252 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123682059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000253 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123683309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000254 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123684559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000255 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123684559.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123685809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000256 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123687068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000257 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123688318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000258 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123689568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000259 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123690818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000025a data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123692083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000025b data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123693332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000025c data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123694582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000025d data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123694582.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123695831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000025e data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123697085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000025f data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123698335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000260 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123699585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000261 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123700835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000262 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123702059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000263 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123703309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000264 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123704559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000265 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123704559.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123705809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000266 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123707068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000267 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123708318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000268 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123709568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000269 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123710818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000026a data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123712083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000026b data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123713332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000026c data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123714582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000026d data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123714582.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123715831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000026e data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123717085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000026f data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123718335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000270 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123719585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000271 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123720835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000272 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123722059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000273 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123723309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000274 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123724559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000275 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123724559.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123725809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000276 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123727068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000277 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123728318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000278 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123729568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000279 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123730818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000027a data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123732083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000027b data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123733332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000027c data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123734582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000027d data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123734582.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123735831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000027e data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123737085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000027f data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123738335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000280 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123739585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000281 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123740835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000282 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123742059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000283 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123743309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000284 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123744559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000285 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123744559.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123745809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000286 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123747068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000287 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123748318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000288 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123749568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000289 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123750818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000028a data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123752083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000028b data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123753332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000028c data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123754582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000028d data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123754582.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123755831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000028e data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123757085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000028f data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123758335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000290 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123759585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000291 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123760835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000292 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123762059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000293 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123763309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000294 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123764559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000295 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123764559.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123765809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000296 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123767068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000297 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123768318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000298 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123769568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000299 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123770818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000029a data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123772083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000029b data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123773332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000029c data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123774582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000029d data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123774582.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123775831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000029e data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123777085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000029f data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123778335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a0 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123779585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a1 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123780835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a2 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123782059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a3 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123783309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a4 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123784559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a5 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123784559.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123785809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a6 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123787068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a7 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123788318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a8 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123789568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002a9 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123790818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002aa data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123792083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ab data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123793332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ac data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123794582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ad data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123794582.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123795831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ae data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123797085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002af data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123798335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b0 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123799585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b1 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123800835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b2 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123802059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b3 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123803309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b4 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123804559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b5 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123804559.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123805809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b6 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123807068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b7 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123808318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b8 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123809568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002b9 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123810818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ba data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123812083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002bb data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123813332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002bc data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123814582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002bd data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123814582.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123815831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002be data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123817085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002bf data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123818335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c0 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123819585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c1 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123820835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c2 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123822059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c3 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123823309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c4 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123824559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c5 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123824559.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123825809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c6 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123827068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c7 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123828318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c8 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123829568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002c9 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123830818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ca data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123832083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002cb data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123833332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002cc data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123834582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002cd data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123834582.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123835831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ce data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123837085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002cf data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123838335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d0 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123839585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d1 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123840835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d2 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123842059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d3 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123843309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d4 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123844559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d5 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123844559.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123845809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d6 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123847068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d7 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123848318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d8 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123849568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002d9 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123850818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002da data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123852083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002db data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123853332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002dc data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123854582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002dd data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123854582.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123855831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002de data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123857085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002df data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123858335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e0 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123859585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e1 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123860835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e2 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123862059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e3 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123863309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e4 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123864559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e5 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123864559.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123865809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e6 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123867068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e7 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123868318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e8 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123869568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002e9 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123870818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ea data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123872083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002eb data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123873332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ec data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123874582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ed data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123874582.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123875831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ee data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123877085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ef data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123878335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f0 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123879585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f1 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123880835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f2 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123882059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f3 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123883309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f4 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123884559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f5 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123884559.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123885809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f6 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123887068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f7 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123888318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f8 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123889568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002f9 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123890818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002fa data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123892083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002fb data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123893332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002fc data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123894582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002fd data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123894582.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123895831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002fe data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123897085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000002ff data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123898335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000300 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123899585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000301 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123900835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000302 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123902059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000303 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123903309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000304 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123904559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000305 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123904559.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123905809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000306 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123907068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000307 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123908318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000308 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123909568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000309 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123910818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030a data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123912083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030b data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123913332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030c data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123914582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030d data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123914582.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123915831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030e data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123917085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000030f data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123918335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000310 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123919585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000311 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123920835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000312 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123922059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000313 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123923309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000314 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123924559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000315 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123924559.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123925809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000316 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123927068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000317 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123928318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000318 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123929568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000319 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123930818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031a data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123932083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031b data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123933332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031c data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123934582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031d data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123934582.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123935831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031e data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123937085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000031f data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123938335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000320 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123939585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000321 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123940835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000322 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123942059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000323 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123943309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000324 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123944559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000325 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123944559.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123945809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000326 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123947068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000327 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123948318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000328 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123949568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000329 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123950818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000032a data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123952083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000032b data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123953332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000032c data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123954582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000032d data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123954582.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123955831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000032e data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123957085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000032f data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123958335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000330 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123959585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000331 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123960835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000332 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123962059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000333 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123963309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000334 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123964559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000335 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123964559.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123965809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000336 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123967068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000337 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123968318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000338 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123969568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000339 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123970818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000033a data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123972083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000033b data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123973332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000033c data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123974582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000033d data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123974582.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123975831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000033e data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123977085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000033f data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123978335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000340 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123979585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000341 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123980835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000342 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123982059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000343 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123983309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000344 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123984559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000345 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123984559.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123985809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000346 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123987068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000347 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123988318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000348 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123989568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000349 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123990818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000034a data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123992083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000034b data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123993332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000034c data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123994582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000034d data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123994582.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123995831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000034e data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123997085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000034f data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123998335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000350 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123999585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000351 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124000835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000352 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124002059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000353 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124003309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000354 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124004559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000355 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124004559.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124005809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000356 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124007068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000357 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124008318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000358 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124009568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000359 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124010818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000035a data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124012083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000035b data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124013332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000035c data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124014582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000035d data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124014582.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124015831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000035e data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124017085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000035f data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124018335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000360 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124019585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000361 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124020835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000362 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124022059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000363 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124023309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000364 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124024559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000365 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124024559.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124025809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000366 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124027068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000367 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124028318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000368 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124029568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000369 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124030818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000036a data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124032083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000036b data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124033332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000036c data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124034582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000036d data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124034582.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124035831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000036e data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124037085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000036f data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124038335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000370 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124039585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000371 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124040835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000372 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124042059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000373 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124043309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000374 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124044559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000375 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124044559.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124045809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000376 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124047068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000377 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124048318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000378 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124049568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000379 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124050818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000037a data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124052083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000037b data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124053332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000037c data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124054582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000037d data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124054582.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124055831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000037e data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124057085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000037f data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124058335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000380 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124059585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000381 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124060835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000382 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124062059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000383 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124063309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000384 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124064559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000385 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124064559.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124065809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000386 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124067068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000387 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124068318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000388 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124069568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000389 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124070818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000038a data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124072083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000038b data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124073332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000038c data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124074582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000038d data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124074582.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124075831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000038e data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124077085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000038f data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124078335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000390 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124079585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000391 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124080835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000392 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124082059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000393 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124083309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000394 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124084559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000395 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124084559.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124085809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000396 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124087068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000397 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124088318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000398 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124089568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000399 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124090818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000039a data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124092083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000039b data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124093332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000039c data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124094582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000039d data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124094582.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124095831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000039e data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124097085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000039f data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124098335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a0 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124099585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a1 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124100835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a2 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124102059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a3 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124103309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a4 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124104559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a5 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124104559.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124105809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a6 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124107068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a7 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124108318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a8 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124109568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003a9 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124110818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003aa data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124112083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ab data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124113332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ac data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124114582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ad data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124114582.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124115831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ae data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124117085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003af data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124118335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b0 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124119585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b1 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124120835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b2 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124122059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b3 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124123309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b4 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124124559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b5 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124124559.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124125809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b6 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124127068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b7 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124128318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b8 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124129568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003b9 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124130818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ba data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124132083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003bb data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124133332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003bc data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124134582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003bd data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124134582.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124135831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003be data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124137085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003bf data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124138335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c0 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124139585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c1 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124140835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c2 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124142059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c3 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124143309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c4 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124144559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c5 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124144559.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124145809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c6 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124147068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c7 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124148318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c8 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124149568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003c9 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124150818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ca data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124152083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003cb data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124153332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003cc data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124154582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003cd data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124154582.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124155831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ce data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124157085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003cf data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124158335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d0 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124159585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d1 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124160835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d2 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124162059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d3 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124163309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d4 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124164559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d5 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124164559.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124165809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d6 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124167068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d7 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124168318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d8 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124169568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003d9 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124170818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003da data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124172083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003db data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124173332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003dc data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124174582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003dd data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124174582.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124175831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003de data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124177085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003df data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124178335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e0 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124179585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e1 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124180835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e2 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124182059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e3 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124183309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e4 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124184559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e5 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124184559.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124185809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e6 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124187068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e7 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124188318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e8 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124189568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003e9 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124190818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ea data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124192083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003eb data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124193332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ec data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124194582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ed data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124194582.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124195831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ee data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124197085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ef data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124198335.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f0 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124199585.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f1 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124200835.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f2 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124202059.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f3 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124203309.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f4 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124204559.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f5 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 124204559.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124205809.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f6 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124207068.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f7 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124208318.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f8 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124209568.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003f9 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124210818.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003fa data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124212083.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003fb data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124213332.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003fc data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124214582.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003fd data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124215831.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003fe data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124217085.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 000003ff data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124252083.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124274582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124284559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124288318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124289568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124290818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124292083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124293332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124294582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124294582.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124295831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124297085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124298335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124299585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124300835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124302059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124303309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124304559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124304559.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124305809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124307068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124308318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124309568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124310818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124312083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124313332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124314582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124314582.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124315831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124317085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124318335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124319585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124320835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124322059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124323309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124324559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124324559.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124325809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124327068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124328318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124329568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124330818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124332083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124333332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124334582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124334582.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124335831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124337085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124338335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124339585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124340835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124342059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124343309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124344559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124344559.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124345809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124347068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124348318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124349568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124350818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124352083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124353332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124354582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124354582.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124355831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124357085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124358335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124359585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124360835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124362059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124363309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124364559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124364559.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124365809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124367068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124368318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000040 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124369568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000041 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124370818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000042 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124372083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000043 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124373332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000044 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124374582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000045 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124374582.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124375831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000046 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124377085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000047 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124378335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000048 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124379585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000049 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124380835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000004a data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124382059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000004b data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124383309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000004c data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124384559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000004d data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124384559.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124385809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000004e data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124387068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000004f data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124388318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000050 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124389568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000051 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124390818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000052 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124392083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000053 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124393332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000054 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124394582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000055 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124394582.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124395831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000056 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124397085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000057 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124398335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000058 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124399585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000059 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124400835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000005a data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124402059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000005b data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124403309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000005c data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124404559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000005d data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124404559.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124405809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000005e data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124407068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000005f data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124408318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000060 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124409568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000061 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124410818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000062 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124412083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000063 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124413332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000064 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124414582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000065 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124414582.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124415831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000066 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124417085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000067 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124418335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000068 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124419585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000069 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124420835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000006a data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124422059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000006b data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124423309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000006c data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124424559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000006d data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124424559.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124425809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000006e data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124427068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000006f data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124428318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000070 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124429568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000071 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124430818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000072 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124432083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000073 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124433332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000074 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124434582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000075 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124434582.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124435831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000076 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124437085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000077 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124438335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000078 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124439585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000079 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124440835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000007a data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124442059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000007b data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124443309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000007c data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124444559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000007d data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124444559.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124445809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000007e data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124447068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000007f data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124448318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000080 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124449568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000081 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124450818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000082 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124452083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000083 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124453332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000084 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124454582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000085 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124454582.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124455831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000086 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124457085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000087 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124458335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000088 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124459585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000089 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124460835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000008a data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124462059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000008b data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124463309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000008c data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124464559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000008d data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124464559.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124465809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000008e data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124467068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000008f data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124468318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000090 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124469568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000091 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124470818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000092 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124472083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000093 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124473332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000094 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124474582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000095 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124474582.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124475831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000096 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124477085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000097 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124478335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000098 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124479585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000099 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124480835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000009a data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124482059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000009b data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124483309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000009c data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124484559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000009d data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124484559.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124485809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000009e data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124487068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000009f data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124488318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a0 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124489568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a1 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124490818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a2 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124492083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a3 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124493332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a4 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124494582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a5 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124494582.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124495831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a6 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124497085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a7 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124498335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a8 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124499585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000a9 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124500835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000aa data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124502059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ab data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124503309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ac data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124504559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ad data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124504559.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124505809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ae data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124507068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000af data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124508318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b0 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124509568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b1 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124510818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b2 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124512083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b3 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124513332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b4 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124514582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b5 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124514582.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124515831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b6 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124517085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b7 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124518335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b8 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124519585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000b9 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124520835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ba data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124522059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000bb data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124523309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000bc data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124524559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000bd data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124524559.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124525809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000be data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124527068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000bf data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124528318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c0 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124529568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c1 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124530818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c2 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124532083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c3 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124533332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c4 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124534582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c5 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124534582.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124535831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c6 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124537085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c7 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124538335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c8 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124539585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000c9 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124540835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ca data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124542059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000cb data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124543309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000cc data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124544559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000cd data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124544559.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124545809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ce data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124547068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000cf data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124548318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d0 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124549568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d1 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124550818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d2 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124552083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d3 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124553332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d4 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124554582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d5 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124554582.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124555831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d6 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124557085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d7 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124558335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d8 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124559585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000d9 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124560835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000da data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124562059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000db data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124563309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000dc data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124564559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000dd data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124564559.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124565809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000de data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124567068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000df data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124568318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e0 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124569568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e1 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124570818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e2 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124572083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e3 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124573332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e4 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124574582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e5 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124574582.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124575831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e6 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124577085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e7 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124578335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e8 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124579585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000e9 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124580835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ea data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124582059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000eb data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124583309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ec data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124584559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ed data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124584559.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124585809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ee data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124587068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ef data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124588318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f0 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124589568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f1 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124590818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f2 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124592083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f3 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124593332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f4 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124594582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f5 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124594582.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124595831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f6 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124597085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f7 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124598335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f8 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124599585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000f9 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124600835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000fa data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124602059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000fb data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124603309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000fc data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124604559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000fd data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124604559.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124605809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000fe data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124607068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000000ff data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124608318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000100 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124609568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000101 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124610818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000102 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124612083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000103 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124613332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000104 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124614582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000105 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124614582.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124615831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000106 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124617085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000107 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124618335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000108 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124619585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000109 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124620835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010a data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124622059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010b data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124623309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010c data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124624559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010d data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124624559.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124625809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010e data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124627068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000010f data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124628318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000110 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124629568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000111 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124630818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000112 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124632083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000113 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124633332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000114 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124634582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000115 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124634582.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124635831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000116 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124637085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000117 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124638335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000118 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124639585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000119 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124640835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011a data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124642059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011b data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124643309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011c data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124644559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011d data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124644559.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124645809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011e data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124647068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000011f data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124648318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000120 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124649568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000121 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124650818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000122 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124652083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000123 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124653332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000124 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124654582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000125 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124654582.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124655831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000126 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124657085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000127 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124658335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000128 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124659585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000129 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124660835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000012a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124662059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000012b data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124663309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000012c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124664559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000012d data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124664559.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124665809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000012e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124667068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000012f data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124668318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000130 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124669568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000131 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124670818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000132 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124672083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000133 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124673332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000134 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124674582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000135 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124674582.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124675831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000136 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124677085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000137 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124678335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000138 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124679585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000139 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124680835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000013a data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124682059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000013b data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124683309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000013c data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124684559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000013d data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124684559.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124685809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000013e data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124687068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000013f data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124688318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000140 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124689568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000141 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124690818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000142 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124692083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000143 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124693332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000144 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124694582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000145 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124694582.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124695831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000146 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124697085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000147 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124698335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000148 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124699585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000149 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124700835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000014a data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124702059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000014b data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124703309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000014c data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124704559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000014d data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124704559.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124705809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000014e data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124707068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000014f data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124708318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000150 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124709568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000151 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124710818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000152 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124712083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000153 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124713332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000154 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124714582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000155 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124714582.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124715831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000156 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124717085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000157 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124718335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000158 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124719585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000159 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124720835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000015a data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124722059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000015b data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124723309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000015c data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124724559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000015d data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124724559.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124725809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000015e data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124727068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000015f data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124728318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000160 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124729568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000161 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124730818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000162 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124732083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000163 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124733332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000164 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124734582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000165 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124734582.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124735831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000166 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124737085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000167 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124738335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000168 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124739585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000169 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124740835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000016a data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124742059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000016b data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124743309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000016c data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124744559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000016d data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124744559.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124745809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000016e data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124747068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000016f data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124748318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000170 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124749568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000171 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124750818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000172 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124752083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000173 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124753332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000174 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124754582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000175 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124754582.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124755831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000176 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124757085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000177 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124758335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000178 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124759585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000179 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124760835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000017a data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124762059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000017b data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124763309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000017c data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124764559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000017d data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124764559.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124765809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000017e data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124767068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000017f data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124768318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000180 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124769568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000181 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124770818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000182 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124772083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000183 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124773332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000184 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124774582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000185 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124774582.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124775831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000186 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124777085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000187 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124778335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000188 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124779585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000189 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124780835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000018a data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124782059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000018b data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124783309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000018c data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124784559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000018d data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124784559.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124785809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000018e data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124787068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000018f data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124788318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000190 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124789568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000191 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124790818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000192 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124792083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000193 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124793332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000194 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124794582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000195 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124794582.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124795831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000196 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124797085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000197 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124798335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000198 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124799585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000199 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124800835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000019a data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124802059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000019b data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124803309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000019c data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124804559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000019d data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124804559.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124805809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000019e data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124807068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000019f data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124808318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a0 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124809568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a1 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124810818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a2 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124812083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a3 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124813332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a4 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124814582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a5 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124814582.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124815831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a6 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124817085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a7 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124818335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a8 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124819585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001a9 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124820835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001aa data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124822059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ab data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124823309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ac data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124824559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ad data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124824559.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124825809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ae data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124827068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001af data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124828318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b0 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124829568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b1 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124830818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b2 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124832083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b3 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124833332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b4 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124834582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b5 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124834582.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124835831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b6 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124837085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b7 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124838335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b8 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124839585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001b9 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124840835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ba data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124842059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001bb data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124843309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001bc data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124844559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001bd data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124844559.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124845809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001be data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124847068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001bf data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124848318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c0 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124849568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c1 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124850818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c2 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124852083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c3 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124853332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c4 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124854582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c5 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124854582.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124855831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c6 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124857085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c7 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124858335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c8 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124859585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001c9 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124860835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ca data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124862059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001cb data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124863309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001cc data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124864559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001cd data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124864559.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124865809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ce data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124867068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001cf data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124868318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d0 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124869568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d1 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124870818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d2 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124872083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d3 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124873332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d4 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124874582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d5 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124874582.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124875831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d6 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124877085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d7 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124878335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d8 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124879585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001d9 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124880835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001da data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124882059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001db data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124883309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001dc data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124884559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001dd data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124884559.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124885809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001de data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124887068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001df data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124888318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e0 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124889568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e1 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124890818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e2 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124892083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e3 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124893332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e4 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124894582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e5 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124894582.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124895831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e6 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124897085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e7 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124898335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e8 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124899585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001e9 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124900835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ea data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124902059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001eb data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124903309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ec data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124904559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ed data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124904559.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124905809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ee data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124907068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ef data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124908318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f0 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124909568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f1 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124910818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f2 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124912083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f3 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124913332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f4 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124914582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f5 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124914582.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124915831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f6 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124917085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f7 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124918335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f8 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124919585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001f9 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124920835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001fa data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124922059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001fb data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124923309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001fc data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124924559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001fd data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124924559.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124925809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001fe data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124927068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000001ff data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124928318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124929568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124930818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124932083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124933332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124934582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124934582.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124935831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124937085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124938335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124939585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124940835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124942059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124943309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124944559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124944559.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124945809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124947068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124948318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124949568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124950818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124952083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124953332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124954582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124954582.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124955831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124957085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124958335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124959585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124960835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124962059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124963309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124964559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124964559.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124965809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124967068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124968318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124969568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124970818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124972083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124973332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124974582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124974582.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124975831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124977085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124978335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124979585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124980835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124982059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124983309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124984559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124984559.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124985809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124987068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124988318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124989568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124990818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124992083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124993332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124994582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124994582.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124995831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124997085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124998335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124999585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125000835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125002059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125003309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125004559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125004559.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125005809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125007068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125008318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000240 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125009568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000241 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125010818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000242 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125012083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000243 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125013332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000244 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125014582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000245 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125014582.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125015831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000246 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125017085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000247 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125018335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000248 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125019585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000249 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125020835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000024a data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125022059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000024b data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125023309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000024c data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125024559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000024d data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125024559.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125025809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000024e data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125027068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000024f data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125028318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000250 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125029568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000251 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125030818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000252 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125032083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000253 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125033332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000254 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125034582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000255 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125034582.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125035831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000256 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125037085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000257 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125038335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000258 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125039585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000259 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125040835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000025a data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125042059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000025b data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125043309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000025c data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125044559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000025d data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125044559.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125045809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000025e data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125047068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000025f data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125048318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000260 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125049568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000261 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125050818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000262 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125052083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000263 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125053332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000264 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125054582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000265 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125054582.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125055831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000266 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125057085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000267 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125058335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000268 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125059585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000269 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125060835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000026a data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125062059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000026b data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125063309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000026c data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125064559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000026d data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125064559.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125065809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000026e data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125067068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000026f data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125068318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000270 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125069568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000271 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125070818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000272 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125072083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000273 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125073332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000274 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125074582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000275 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125074582.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125075831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000276 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125077085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000277 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125078335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000278 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125079585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000279 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125080835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000027a data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125082059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000027b data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125083309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000027c data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125084559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000027d data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125084559.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125085809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000027e data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125087068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000027f data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125088318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000280 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125089568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000281 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125090818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000282 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125092083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000283 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125093332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000284 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125094582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000285 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125094582.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125095831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000286 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125097085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000287 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125098335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000288 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125099585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000289 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125100835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000028a data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125102059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000028b data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125103309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000028c data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125104559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000028d data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125104559.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125105809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000028e data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125107068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000028f data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125108318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000290 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125109568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000291 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125110818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000292 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125112083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000293 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125113332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000294 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125114582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000295 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125114582.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125115831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000296 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125117085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000297 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125118335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000298 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125119585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000299 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125120835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000029a data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125122059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000029b data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125123309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000029c data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125124559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000029d data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125124559.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125125809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000029e data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125127068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000029f data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125128318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a0 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125129568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a1 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125130818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a2 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125132083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a3 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125133332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a4 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125134582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a5 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125134582.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125135831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a6 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125137085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a7 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125138335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a8 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125139585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002a9 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125140835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002aa data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125142059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ab data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125143309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ac data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125144559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ad data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125144559.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125145809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ae data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125147068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002af data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125148318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b0 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125149568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b1 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125150818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b2 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125152083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b3 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125153332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b4 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125154582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b5 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125154582.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125155831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b6 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125157085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b7 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125158335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b8 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125159585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002b9 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125160835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ba data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125162059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002bb data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125163309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002bc data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125164559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002bd data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125164559.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125165809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002be data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125167068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002bf data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125168318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c0 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125169568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c1 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125170818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c2 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125172083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c3 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125173332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c4 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125174582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c5 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125174582.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125175831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c6 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125177085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c7 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125178335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c8 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125179585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002c9 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125180835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ca data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125182059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002cb data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125183309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002cc data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125184559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002cd data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125184559.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125185809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ce data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125187068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002cf data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125188318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d0 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125189568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d1 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125190818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d2 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125192083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d3 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125193332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d4 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125194582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d5 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125194582.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125195831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d6 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125197085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d7 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125198335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d8 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125199585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002d9 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125200835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002da data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125202059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002db data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125203309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002dc data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125204559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002dd data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125204559.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125205809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002de data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125207068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002df data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125208318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e0 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125209568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e1 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125210818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e2 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125212083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e3 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125213332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e4 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125214582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e5 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125214582.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125215831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e6 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125217085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e7 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125218335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e8 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125219585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002e9 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125220835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ea data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125222059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002eb data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125223309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ec data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125224559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ed data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125224559.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125225809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ee data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125227068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ef data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125228318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f0 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125229568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f1 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125230818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f2 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125232083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f3 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125233332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f4 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125234582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f5 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125234582.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125235831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f6 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125237085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f7 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125238335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f8 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125239585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002f9 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125240835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002fa data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125242059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002fb data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125243309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002fc data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125244559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002fd data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125244559.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125245809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002fe data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125247068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000002ff data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125248318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000300 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125249568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000301 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125250818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000302 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125252083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000303 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125253332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000304 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125254582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000305 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125254582.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125255831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000306 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125257085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000307 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125258335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000308 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125259585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000309 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125260835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030a data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125262059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030b data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125263309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030c data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125264559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030d data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125264559.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125265809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030e data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125267068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000030f data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125268318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000310 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125269568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000311 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125270818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000312 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125272083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000313 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125273332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000314 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125274582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000315 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125274582.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125275831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000316 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125277085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000317 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125278335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000318 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125279585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000319 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125280835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031a data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125282059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031b data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125283309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031c data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125284559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031d data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125284559.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125285809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031e data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125287068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000031f data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125288318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000320 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125289568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000321 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125290818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000322 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125292083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000323 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125293332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000324 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125294582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000325 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125294582.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125295831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000326 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125297085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000327 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125298335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000328 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125299585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000329 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125300835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000032a data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125302059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000032b data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125303309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000032c data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125304559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000032d data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125304559.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125305809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000032e data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125307068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000032f data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125308318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000330 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125309568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000331 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125310818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000332 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125312083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000333 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125313332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000334 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125314582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000335 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125314582.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125315831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000336 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125317085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000337 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125318335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000338 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125319585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000339 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125320835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000033a data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125322059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000033b data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125323309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000033c data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125324559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000033d data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125324559.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125325809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000033e data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125327068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000033f data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125328318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000340 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125329568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000341 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125330818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000342 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125332083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000343 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125333332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000344 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125334582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000345 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125334582.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125335831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000346 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125337085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000347 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125338335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000348 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125339585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000349 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125340835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000034a data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125342059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000034b data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125343309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000034c data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125344559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000034d data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125344559.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125345809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000034e data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125347068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000034f data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125348318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000350 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125349568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000351 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125350818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000352 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125352083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000353 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125353332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000354 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125354582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000355 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125354582.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125355831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000356 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125357085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000357 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125358335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000358 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125359585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000359 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125360835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000035a data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125362059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000035b data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125363309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000035c data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125364559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000035d data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125364559.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125365809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000035e data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125367068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000035f data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125368318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000360 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125369568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000361 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125370818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000362 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125372083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000363 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125373332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000364 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125374582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000365 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125374582.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125375831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000366 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125377085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000367 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125378335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000368 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125379585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000369 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125380835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000036a data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125382059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000036b data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125383309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000036c data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125384559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000036d data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125384559.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125385809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000036e data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125387068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000036f data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125388318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000370 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125389568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000371 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125390818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000372 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125392083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000373 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125393332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000374 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125394582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000375 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125394582.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125395831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000376 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125397085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000377 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125398335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000378 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125399585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000379 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125400835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000037a data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125402059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000037b data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125403309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000037c data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125404559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000037d data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125404559.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125405809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000037e data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125407068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000037f data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125408318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000380 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125409568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000381 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125410818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000382 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125412083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000383 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125413332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000384 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125414582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000385 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125414582.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125415831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000386 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125417085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000387 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125418335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000388 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125419585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000389 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125420835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000038a data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125422059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000038b data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125423309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000038c data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125424559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000038d data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125424559.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125425809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000038e data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125427068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000038f data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125428318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000390 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125429568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000391 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125430818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000392 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125432083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000393 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125433332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000394 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125434582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000395 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125434582.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125435831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000396 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125437085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000397 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125438335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000398 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125439585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000399 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125440835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000039a data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125442059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000039b data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125443309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000039c data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125444559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000039d data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125444559.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125445809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000039e data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125447068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000039f data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125448318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a0 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125449568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a1 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125450818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a2 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125452083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a3 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125453332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a4 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125454582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a5 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125454582.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125455831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a6 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125457085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a7 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125458335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a8 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125459585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003a9 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125460835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003aa data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125462059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ab data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125463309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ac data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125464559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ad data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125464559.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125465809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ae data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125467068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003af data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125468318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b0 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125469568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b1 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125470818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b2 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125472083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b3 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125473332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b4 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125474582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b5 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125474582.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125475831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b6 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125477085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b7 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125478335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b8 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125479585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003b9 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125480835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ba data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125482059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003bb data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125483309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003bc data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125484559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003bd data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125484559.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125485809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003be data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125487068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003bf data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125488318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c0 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125489568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c1 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125490818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c2 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125492083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c3 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125493332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c4 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125494582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c5 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125494582.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125495831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c6 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125497085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c7 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125498335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c8 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125499585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003c9 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125500835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ca data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125502059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003cb data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125503309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003cc data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125504559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003cd data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125504559.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125505809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ce data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125507068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003cf data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125508318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d0 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125509568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d1 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125510818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d2 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125512083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d3 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125513332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d4 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125514582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d5 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125514582.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125515831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d6 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125517085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d7 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125518335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d8 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125519585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003d9 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125520835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003da data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125522059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003db data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125523309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003dc data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125524559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003dd data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125524559.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125525809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003de data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125527068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003df data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125528318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e0 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125529568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e1 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125530818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e2 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125532083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e3 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125533332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e4 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125534582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e5 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125534582.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125535831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e6 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125537085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e7 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125538335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e8 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125539585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003e9 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125540835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ea data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125542059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003eb data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125543309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ec data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125544559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ed data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125544559.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125545809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ee data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125547068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ef data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125548318.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f0 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125549568.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f1 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125550818.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f2 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125552083.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f3 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125553332.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f4 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125554582.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f5 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 125554582.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125555831.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f6 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125557085.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f7 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125558335.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125559585.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125560835.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125562059.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125563309.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125564559.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125565809.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125567068.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 000003ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125602059.0 ps INFO: Activate  bank 0 row 0004
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125624559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125634582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125638335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125639585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125640835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125642059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125643309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125644559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125644559.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125645809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125647068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125648318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000008 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125649568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000009 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125650818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000000a data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125652083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000000b data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125653332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000000c data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125654582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000000d data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125654582.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125655831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000000e data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125657085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000000f data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125658335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000010 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125659585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000011 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125660835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000012 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125662059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000013 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125663309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000014 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125664559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000015 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125664559.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125665809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000016 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125667068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000017 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125668318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000018 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125669568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000019 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125670818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000001a data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125672083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000001b data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125673332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000001c data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125674582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000001d data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125674582.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125675831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000001e data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125677085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000001f data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125678335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000020 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125679585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000021 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125680835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000022 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125682059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000023 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125683309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000024 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125684559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000025 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125684559.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125685809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000026 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125687068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000027 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125688318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000028 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125689568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000029 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125690818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000002a data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125692083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000002b data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125693332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000002c data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125694582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000002d data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125694582.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125695831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000002e data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125697085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000002f data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125698335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000030 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125699585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000031 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125700835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000032 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125702059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000033 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125703309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000034 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125704559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000035 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125704559.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125705809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000036 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125707068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000037 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125708318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000038 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125709568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000039 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125710818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000003a data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125712083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000003b data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125713332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000003c data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125714582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000003d data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125714582.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125715831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000003e data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125717085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000003f data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125718335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000040 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125719585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000041 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125720835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000042 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125722059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000043 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125723309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000044 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125724559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000045 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125724559.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125725809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000046 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125727068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000047 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125728318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000048 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125729568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000049 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125730818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000004a data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125732083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000004b data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125733332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000004c data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125734582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000004d data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125734582.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125735831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000004e data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125737085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000004f data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125738335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000050 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125739585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000051 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125740835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000052 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125742059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000053 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125743309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000054 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125744559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000055 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125744559.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125745809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000056 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125747068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000057 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125748318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000058 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125749568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000059 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125750818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000005a data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125752083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000005b data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125753332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000005c data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125754582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000005d data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125754582.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125755831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000005e data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125757085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000005f data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125758335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000060 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125759585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000061 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125760835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000062 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125762059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000063 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125763309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000064 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125764559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000065 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125764559.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125765809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000066 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125767068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000067 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125768318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000068 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125769568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000069 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125770818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000006a data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125772083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000006b data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125773332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000006c data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125774582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000006d data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125774582.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125775831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000006e data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125777085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000006f data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125778335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000070 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125779585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000071 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125780835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000072 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125782059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000073 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125783309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000074 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125784559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000075 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125784559.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125785809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000076 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125787068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000077 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125788318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000078 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125789568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000079 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125790818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000007a data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125792083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000007b data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125793332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000007c data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125794582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000007d data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125794582.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125795831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000007e data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125797085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000007f data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125798335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000080 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125799585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000081 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125800835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000082 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125802059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000083 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125803309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000084 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125804559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000085 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125804559.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125805809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000086 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125807068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000087 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125808318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000088 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125809568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000089 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125810818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000008a data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125812083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000008b data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125813332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000008c data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125814582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000008d data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125814582.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125815831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000008e data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125817085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000008f data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125818335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000090 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125819585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000091 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125820835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000092 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125822059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000093 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125823309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000094 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125824559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000095 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125824559.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125825809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000096 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125827068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000097 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125828318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000098 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125829568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000099 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125830818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000009a data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125832083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000009b data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125833332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000009c data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125834582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000009d data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125834582.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125835831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000009e data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125837085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000009f data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125838335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a0 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125839585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a1 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125840835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a2 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125842059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a3 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125843309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a4 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125844559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a5 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125844559.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125845809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a6 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125847068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a7 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125848318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a8 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125849568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000a9 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125850818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000aa data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125852083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ab data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125853332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ac data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125854582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ad data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125854582.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125855831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ae data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125857085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000af data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125858335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b0 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125859585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b1 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125860835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b2 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125862059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b3 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125863309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b4 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125864559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b5 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125864559.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125865809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b6 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125867068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b7 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125868318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b8 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125869568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000b9 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125870818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ba data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125872083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000bb data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125873332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000bc data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125874582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000bd data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125874582.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125875831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000be data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125877085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000bf data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125878335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c0 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125879585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c1 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125880835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c2 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125882059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c3 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125883309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c4 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125884559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c5 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125884559.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125885809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c6 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125887068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c7 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125888318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c8 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125889568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000c9 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125890818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ca data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125892083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000cb data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125893332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000cc data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125894582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000cd data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125894582.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125895831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ce data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125897085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000cf data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125898335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d0 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125899585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d1 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125900835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d2 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125902059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d3 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125903309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d4 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125904559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d5 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125904559.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125905809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d6 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125907068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d7 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125908318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d8 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125909568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000d9 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125910818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000da data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125912083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000db data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125913332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000dc data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125914582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000dd data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125914582.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125915831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000de data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125917085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000df data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125918335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e0 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125919585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e1 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125920835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e2 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125922059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e3 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125923309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e4 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125924559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e5 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125924559.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125925809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e6 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125927068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e7 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125928318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e8 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125929568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000e9 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125930818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ea data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125932083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000eb data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125933332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ec data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125934582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ed data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125934582.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125935831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ee data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125937085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ef data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125938335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f0 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125939585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f1 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125940835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f2 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125942059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f3 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125943309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f4 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125944559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f5 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125944559.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125945809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f6 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125947068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f7 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125948318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f8 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125949568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000f9 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125950818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000fa data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125952083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000fb data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125953332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000fc data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125954582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000fd data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125954582.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125955831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000fe data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125957085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000000ff data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125958335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000100 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125959585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000101 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125960835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000102 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125962059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000103 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125963309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000104 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125964559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000105 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125964559.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125965809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000106 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125967068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000107 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125968318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000108 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125969568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000109 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125970818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000010a data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125972083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000010b data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125973332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000010c data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125974582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000010d data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125974582.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125975831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000010e data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125977085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000010f data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125978335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000110 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125979585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000111 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125980835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000112 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125982059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000113 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125983309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000114 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125984559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000115 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125984559.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125985809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000116 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125987068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000117 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125988318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000118 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125989568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000119 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125990818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000011a data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125992083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000011b data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125993332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000011c data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125994582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000011d data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125994582.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125995831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000011e data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125997085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000011f data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125998335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000120 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125999585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000121 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126000835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000122 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126002059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000123 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126003309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000124 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126004559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000125 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126004559.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126005809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000126 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126007068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000127 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126008318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000128 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126009568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000129 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126010818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000012a data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126012083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000012b data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126013332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000012c data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126014582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000012d data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126014582.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126015831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000012e data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126017085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000012f data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126018335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000130 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126019585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000131 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126020835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000132 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126022059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000133 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126023309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000134 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126024559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000135 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126024559.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126025809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000136 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126027068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000137 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126028318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000138 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126029568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000139 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126030818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000013a data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126032083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000013b data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126033332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000013c data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126034582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000013d data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126034582.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126035831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000013e data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126037085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000013f data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126038335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000140 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126039585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000141 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126040835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000142 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126042059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000143 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126043309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000144 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126044559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000145 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126044559.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126045809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000146 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126047068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000147 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126048318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000148 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126049568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000149 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126050818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000014a data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126052083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000014b data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126053332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000014c data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126054582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000014d data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126054582.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126055831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000014e data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126057085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000014f data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126058335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000150 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126059585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000151 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126060835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000152 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126062059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000153 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126063309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000154 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126064559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000155 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126064559.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126065809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000156 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126067068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000157 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126068318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000158 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126069568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000159 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126070818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000015a data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126072083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000015b data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126073332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000015c data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126074582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000015d data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126074582.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126075831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000015e data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126077085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000015f data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126078335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000160 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126079585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000161 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126080835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000162 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126082059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000163 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126083309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000164 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126084559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000165 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126084559.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126085809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000166 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126087068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000167 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126088318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000168 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126089568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000169 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126090818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000016a data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126092083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000016b data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126093332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000016c data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126094582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000016d data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126094582.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126095831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000016e data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126097085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000016f data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126098335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000170 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126099585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000171 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126100835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000172 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126102059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000173 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126103309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000174 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126104559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000175 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126104559.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126105809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000176 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126107068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000177 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126108318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000178 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126109568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000179 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126110818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000017a data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126112083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000017b data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126113332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000017c data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126114582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000017d data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126114582.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126115831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000017e data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126117085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000017f data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126118335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000180 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126119585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000181 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126120835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000182 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126122059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000183 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126123309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000184 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126124559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000185 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126124559.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126125809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000186 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126127068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000187 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126128318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000188 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126129568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000189 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126130818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000018a data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126132083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000018b data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126133332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000018c data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126134582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000018d data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126134582.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126135831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000018e data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126137085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000018f data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126138335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000190 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126139585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000191 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126140835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000192 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126142059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000193 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126143309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000194 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126144559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000195 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126144559.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126145809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000196 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126147068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000197 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126148318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000198 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126149568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000199 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126150818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000019a data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126152083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000019b data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126153332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000019c data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126154582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000019d data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126154582.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126155831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000019e data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126157085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000019f data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126158335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a0 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126159585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a1 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126160835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a2 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126162059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a3 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126163309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a4 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126164559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a5 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126164559.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126165809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a6 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126167068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a7 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126168318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a8 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126169568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001a9 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126170818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001aa data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126172083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ab data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126173332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ac data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126174582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ad data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126174582.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126175831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ae data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126177085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001af data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126178335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b0 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126179585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b1 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126180835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b2 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126182059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b3 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126183309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b4 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126184559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b5 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126184559.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126185809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b6 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126187068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b7 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126188318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b8 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126189568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001b9 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126190818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ba data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126192083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001bb data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126193332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001bc data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126194582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001bd data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126194582.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126195831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001be data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126197085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001bf data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126198335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c0 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126199585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c1 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126200835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c2 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126202059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c3 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126203309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c4 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126204559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c5 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126204559.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126205809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c6 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126207068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c7 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126208318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c8 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126209568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001c9 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126210818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ca data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126212083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001cb data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126213332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001cc data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126214582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001cd data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126214582.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126215831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ce data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126217085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001cf data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126218335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d0 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126219585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d1 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126220835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d2 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126222059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d3 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126223309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d4 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126224559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d5 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126224559.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126225809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d6 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126227068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d7 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126228318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d8 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126229568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001d9 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126230818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001da data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126232083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001db data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126233332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001dc data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126234582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001dd data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126234582.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126235831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001de data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126237085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001df data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126238335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e0 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126239585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e1 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126240835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e2 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126242059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e3 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126243309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e4 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126244559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e5 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126244559.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126245809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e6 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126247068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e7 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126248318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e8 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126249568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001e9 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126250818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ea data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126252083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001eb data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126253332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ec data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126254582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ed data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126254582.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126255831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ee data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126257085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ef data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126258335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f0 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126259585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f1 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126260835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f2 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126262059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f3 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126263309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f4 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126264559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f5 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126264559.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126265809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f6 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126267068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f7 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126268318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f8 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126269568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001f9 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126270818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001fa data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126272083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001fb data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126273332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001fc data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126274582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001fd data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126274582.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126275831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001fe data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126277085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000001ff data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126278335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000200 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126279585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000201 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126280835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000202 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126282059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000203 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126283309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000204 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126284559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000205 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126284559.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126285809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000206 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126287068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000207 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126288318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000208 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126289568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000209 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126290818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000020a data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126292083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000020b data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126293332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000020c data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126294582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000020d data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126294582.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126295831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000020e data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126297085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000020f data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126298335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000210 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126299585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000211 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126300835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000212 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126302059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000213 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126303309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000214 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126304559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000215 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126304559.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126305809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000216 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126307068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000217 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126308318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000218 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126309568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000219 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126310818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000021a data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126312083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000021b data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126313332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000021c data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126314582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000021d data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126314582.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126315831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000021e data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126317085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000021f data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126318335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000220 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126319585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000221 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126320835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000222 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126322059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000223 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126323309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000224 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126324559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000225 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126324559.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126325809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000226 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126327068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000227 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126328318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000228 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126329568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000229 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126330818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000022a data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126332083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000022b data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126333332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000022c data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126334582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000022d data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126334582.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126335831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000022e data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126337085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000022f data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126338335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000230 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126339585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000231 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126340835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000232 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126342059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000233 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126343309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000234 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126344559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000235 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126344559.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126345809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000236 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126347068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000237 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126348318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000238 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126349568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000239 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126350818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000023a data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126352083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000023b data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126353332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000023c data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126354582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000023d data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126354582.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126355831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000023e data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126357085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000023f data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126358335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000240 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126359585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000241 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126360835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000242 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126362059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000243 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126363309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000244 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126364559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000245 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126364559.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126365809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000246 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126367068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000247 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126368318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000248 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126369568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000249 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126370818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000024a data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126372083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000024b data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126373332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000024c data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126374582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000024d data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126374582.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126375831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000024e data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126377085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000024f data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126378335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000250 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126379585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000251 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126380835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000252 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126382059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000253 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126383309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000254 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126384559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000255 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126384559.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126385809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000256 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126387068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000257 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126388318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000258 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126389568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000259 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126390818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000025a data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126392083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000025b data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126393332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000025c data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126394582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000025d data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126394582.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126395831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000025e data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126397085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000025f data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126398335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000260 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126399585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000261 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126400835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000262 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126402059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000263 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126403309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000264 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126404559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000265 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126404559.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126405809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000266 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126407068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000267 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126408318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000268 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126409568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000269 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126410818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000026a data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126412083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000026b data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126413332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000026c data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126414582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000026d data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126414582.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126415831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000026e data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126417085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000026f data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126418335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000270 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126419585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000271 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126420835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000272 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126422059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000273 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126423309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000274 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126424559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000275 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126424559.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126425809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000276 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126427068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000277 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126428318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000278 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126429568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000279 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126430818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000027a data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126432083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000027b data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126433332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000027c data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126434582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000027d data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126434582.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126435831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000027e data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126437085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000027f data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126438335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000280 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126439585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000281 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126440835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000282 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126442059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000283 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126443309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000284 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126444559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000285 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126444559.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126445809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000286 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126447068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000287 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126448318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000288 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126449568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000289 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126450818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000028a data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126452083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000028b data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126453332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000028c data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126454582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000028d data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126454582.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126455831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000028e data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126457085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000028f data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126458335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000290 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126459585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000291 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126460835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000292 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126462059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000293 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126463309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000294 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126464559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000295 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126464559.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126465809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000296 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126467068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000297 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126468318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000298 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126469568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000299 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126470818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000029a data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126472083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000029b data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126473332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000029c data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126474582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000029d data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126474582.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126475831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000029e data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126477085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000029f data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126478335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a0 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126479585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a1 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126480835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a2 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126482059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a3 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126483309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a4 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126484559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a5 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126484559.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126485809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a6 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126487068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a7 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126488318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a8 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126489568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002a9 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126490818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002aa data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126492083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ab data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126493332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ac data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126494582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ad data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126494582.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126495831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ae data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126497085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002af data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126498335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b0 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126499585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b1 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126500835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b2 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126502059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b3 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126503309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b4 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126504559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b5 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126504559.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126505809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b6 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126507068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b7 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126508318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b8 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126509568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002b9 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126510818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ba data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126512083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002bb data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126513332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002bc data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126514582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002bd data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126514582.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126515831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002be data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126517085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002bf data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126518335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c0 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126519585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c1 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126520835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c2 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126522059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c3 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126523309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c4 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126524559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c5 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126524559.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126525809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c6 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126527068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c7 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126528318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c8 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126529568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002c9 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126530818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ca data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126532083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002cb data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126533332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002cc data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126534582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002cd data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126534582.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126535831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ce data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126537085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002cf data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126538335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d0 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126539585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d1 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126540835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d2 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126542059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d3 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126543309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d4 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126544559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d5 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126544559.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126545809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d6 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126547068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d7 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126548318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d8 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126549568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002d9 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126550818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002da data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126552083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002db data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126553332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002dc data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126554582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002dd data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126554582.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126555831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002de data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126557085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002df data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126558335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e0 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126559585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e1 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126560835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e2 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126562059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e3 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126563309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e4 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126564559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e5 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126564559.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126565809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e6 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126567068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e7 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126568318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e8 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126569568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002e9 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126570818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ea data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126572083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002eb data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126573332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ec data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126574582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ed data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126574582.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126575831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ee data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126577085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ef data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126578335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f0 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126579585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f1 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126580835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f2 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126582059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f3 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126583309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f4 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126584559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f5 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126584559.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126585809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f6 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126587068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f7 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126588318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f8 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126589568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002f9 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126590818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002fa data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126592083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002fb data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126593332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002fc data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126594582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002fd data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126594582.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126595831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002fe data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126597085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000002ff data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126598335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000300 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126599585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000301 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126600835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000302 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126602059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000303 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126603309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000304 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126604559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000305 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126604559.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126605809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000306 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126607068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000307 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126608318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000308 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126609568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000309 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126610818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000030a data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126612083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000030b data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126613332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000030c data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126614582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000030d data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126614582.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126615831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000030e data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126617085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000030f data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126618335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000310 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126619585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000311 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126620835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000312 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126622059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000313 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126623309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000314 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126624559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000315 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126624559.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126625809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000316 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126627068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000317 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126628318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000318 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126629568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000319 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126630818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000031a data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126632083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000031b data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126633332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000031c data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126634582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000031d data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126634582.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126635831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000031e data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126637085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000031f data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126638335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000320 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126639585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000321 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126640835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000322 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126642059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000323 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126643309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000324 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126644559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000325 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126644559.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126645809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000326 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126647068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000327 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126648318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000328 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126649568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000329 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126650818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000032a data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126652083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000032b data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126653332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000032c data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126654582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000032d data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126654582.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126655831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000032e data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126657085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000032f data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126658335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000330 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126659585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000331 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126660835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000332 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126662059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000333 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126663309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000334 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126664559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000335 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126664559.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126665809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000336 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126667068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000337 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126668318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000338 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126669568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000339 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126670818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000033a data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126672083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000033b data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126673332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000033c data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126674582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000033d data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126674582.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126675831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000033e data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126677085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000033f data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126678335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000340 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126679585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000341 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126680835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000342 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126682059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000343 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126683309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000344 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126684559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000345 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126684559.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126685809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000346 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126687068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000347 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126688318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000348 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126689568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000349 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126690818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000034a data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126692083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000034b data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126693332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000034c data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126694582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000034d data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126694582.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126695831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000034e data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126697085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000034f data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126698335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000350 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126699585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000351 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126700835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000352 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126702059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000353 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126703309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000354 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126704559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000355 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126704559.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126705809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000356 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126707068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000357 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126708318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000358 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126709568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000359 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126710818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000035a data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126712083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000035b data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126713332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000035c data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126714582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000035d data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126714582.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126715831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000035e data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126717085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000035f data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126718335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000360 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126719585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000361 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126720835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000362 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126722059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000363 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126723309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000364 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126724559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000365 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126724559.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126725809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000366 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126727068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000367 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126728318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000368 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126729568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000369 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126730818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000036a data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126732083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000036b data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126733332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000036c data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126734582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000036d data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126734582.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126735831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000036e data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126737085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000036f data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126738335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000370 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126739585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000371 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126740835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000372 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126742059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000373 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126743309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000374 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126744559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000375 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126744559.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126745809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000376 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126747068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000377 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126748318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000378 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126749568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000379 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126750818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000037a data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126752083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000037b data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126753332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000037c data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126754582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000037d data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126754582.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126755831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000037e data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126757085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000037f data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126758335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000380 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126759585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000381 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126760835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000382 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126762059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000383 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126763309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000384 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126764559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000385 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126764559.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126765809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000386 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126767068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000387 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126768318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000388 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126769568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000389 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126770818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000038a data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126772083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000038b data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126773332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000038c data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126774582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000038d data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126774582.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126775831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000038e data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126777085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000038f data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126778335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000390 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126779585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000391 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126780835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000392 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126782059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000393 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126783309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000394 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126784559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000395 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126784559.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126785809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000396 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126787068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000397 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126788318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000398 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126789568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 00000399 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126790818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000039a data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126792083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000039b data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126793332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000039c data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126794582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000039d data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126794582.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126795831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000039e data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126797085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 0000039f data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126798335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a0 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126799585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a1 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126800835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a2 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126802059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a3 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126803309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a4 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126804559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a5 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126804559.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126805809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a6 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126807068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a7 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126808318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a8 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126809568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003a9 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126810818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003aa data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126812083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ab data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126813332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ac data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126814582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ad data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126814582.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126815831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ae data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126817085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003af data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126818335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b0 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126819585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b1 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126820835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b2 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126822059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b3 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126823309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b4 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126824559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b5 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126824559.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126825809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b6 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126827068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b7 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126828318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b8 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126829568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003b9 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126830818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ba data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126832083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003bb data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126833332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003bc data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126834582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003bd data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126834582.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126835831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003be data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126837085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003bf data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126838335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c0 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126839585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c1 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126840835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c2 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126842059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c3 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126843309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c4 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126844559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c5 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126844559.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126845809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c6 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126847068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c7 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126848318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c8 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126849568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003c9 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126850818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ca data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126852083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003cb data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126853332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003cc data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126854582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003cd data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126854582.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126855831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ce data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126857085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003cf data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126858335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d0 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126859585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d1 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126860835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d2 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126862059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d3 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126863309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d4 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126864559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d5 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126864559.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126865809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d6 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126867068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d7 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126868318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d8 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126869568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003d9 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126870818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003da data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126872083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003db data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126873332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003dc data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126874582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003dd data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126874582.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126875831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003de data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126877085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003df data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126878335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e0 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126879585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e1 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126880835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e2 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126882059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e3 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126883309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e4 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126884559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e5 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126884559.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126885809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e6 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126887068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e7 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126888318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e8 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126889568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003e9 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126890818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ea data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126892083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003eb data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126893332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ec data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126894582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ed data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126894582.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126895831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ee data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126897085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ef data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126898335.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f0 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126899585.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f1 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126900835.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f2 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126902059.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f3 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126903309.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f4 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126904559.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f5 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 126904559.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126905809.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f6 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126907068.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f7 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126908318.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f8 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126909568.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003f9 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126910818.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003fa data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126912083.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003fb data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126913332.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003fc data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126914582.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003fd data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126915831.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003fe data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126917085.0 ps INFO: READ @ DQS= bank = 0 row = 0004 col = 000003ff data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126952083.0 ps INFO: Activate  bank 0 row 0005
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126974582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126984559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126988318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000000 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126989568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000001 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126990818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000002 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126992083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000003 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126993332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000004 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126994582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000005 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126994582.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126995831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000006 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126997085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000007 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126998335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000008 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126999585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000009 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127000835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000000a data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127002059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000000b data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127003309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000000c data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127004559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000000d data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127004559.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127005809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000000e data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127007068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000000f data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127008318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000010 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127009568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000011 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127010818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000012 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127012083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000013 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127013332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000014 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127014582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000015 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127014582.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127015831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000016 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127017085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000017 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127018335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000018 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127019585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000019 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127020835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000001a data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127022059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000001b data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127023309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000001c data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127024559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000001d data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127024559.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127025809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000001e data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127027068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000001f data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127028318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000020 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127029568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000021 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127030818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000022 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127032083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000023 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127033332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000024 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127034582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000025 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127034582.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127035831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000026 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127037085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000027 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127038335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000028 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127039585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000029 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127040835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000002a data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127042059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000002b data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127043309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000002c data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127044559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000002d data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127044559.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127045809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000002e data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127047068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000002f data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127048318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000030 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127049568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000031 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127050818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000032 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127052083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000033 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127053332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000034 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127054582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000035 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127054582.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127055831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000036 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127057085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000037 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127058335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000038 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127059585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000039 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127060835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000003a data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127062059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000003b data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127063309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000003c data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127064559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000003d data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127064559.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127065809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000003e data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127067068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000003f data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127068318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000040 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127069568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000041 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127070818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000042 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127072083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000043 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127073332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000044 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127074582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000045 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127074582.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127075831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000046 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127077085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000047 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127078335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000048 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127079585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000049 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127080835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000004a data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127082059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000004b data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127083309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000004c data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127084559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000004d data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127084559.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127085809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000004e data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127087068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000004f data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127088318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000050 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127089568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000051 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127090818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000052 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127092083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000053 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127093332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000054 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127094582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000055 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127094582.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127095831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000056 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127097085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000057 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127098335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000058 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127099585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000059 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127100835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000005a data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127102059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000005b data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127103309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000005c data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127104559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000005d data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127104559.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127105809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000005e data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127107068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000005f data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127108318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000060 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127109568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000061 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127110818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000062 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127112083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000063 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127113332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000064 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127114582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000065 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127114582.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127115831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000066 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127117085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000067 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127118335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000068 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127119585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000069 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127120835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000006a data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127122059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000006b data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127123309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000006c data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127124559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000006d data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127124559.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127125809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000006e data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127127068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000006f data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127128318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000070 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127129568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000071 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127130818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000072 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127132083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000073 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127133332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000074 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127134582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000075 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127134582.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127135831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000076 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127137085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000077 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127138335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000078 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127139585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000079 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127140835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000007a data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127142059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000007b data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127143309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000007c data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127144559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000007d data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127144559.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127145809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000007e data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127147068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000007f data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127148318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000080 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127149568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000081 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127150818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000082 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127152083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000083 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127153332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000084 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127154582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000085 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127154582.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127155831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000086 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127157085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000087 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127158335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000088 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127159585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000089 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127160835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000008a data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127162059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000008b data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127163309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000008c data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127164559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000008d data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127164559.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127165809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000008e data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127167068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000008f data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127168318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000090 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127169568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000091 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127170818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000092 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127172083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000093 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127173332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000094 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127174582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000095 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127174582.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127175831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000096 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127177085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000097 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127178335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000098 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127179585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000099 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127180835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000009a data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127182059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000009b data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127183309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000009c data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127184559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000009d data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127184559.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127185809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000009e data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127187068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000009f data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127188318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a0 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127189568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a1 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127190818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a2 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127192083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a3 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127193332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a4 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127194582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a5 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127194582.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127195831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a6 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127197085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a7 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127198335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a8 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127199585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000a9 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127200835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000aa data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127202059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ab data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127203309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ac data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127204559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ad data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127204559.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127205809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ae data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127207068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000af data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127208318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b0 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127209568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b1 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127210818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b2 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127212083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b3 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127213332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b4 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127214582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b5 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127214582.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127215831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b6 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127217085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b7 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127218335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b8 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127219585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000b9 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127220835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ba data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127222059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000bb data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127223309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000bc data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127224559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000bd data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127224559.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127225809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000be data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127227068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000bf data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127228318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c0 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127229568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c1 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127230818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c2 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127232083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c3 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127233332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c4 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127234582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c5 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127234582.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127235831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c6 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127237085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c7 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127238335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c8 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127239585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000c9 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127240835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ca data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127242059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000cb data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127243309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000cc data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127244559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000cd data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127244559.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127245809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ce data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127247068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000cf data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127248318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d0 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127249568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d1 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127250818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d2 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127252083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d3 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127253332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d4 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127254582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d5 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127254582.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127255831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d6 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127257085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d7 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127258335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d8 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127259585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000d9 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127260835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000da data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127262059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000db data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127263309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000dc data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127264559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000dd data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127264559.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127265809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000de data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127267068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000df data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127268318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e0 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127269568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e1 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127270818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e2 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127272083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e3 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127273332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e4 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127274582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e5 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127274582.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127275831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e6 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127277085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e7 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127278335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e8 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127279585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000e9 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127280835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ea data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127282059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000eb data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127283309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ec data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127284559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ed data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127284559.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127285809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ee data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127287068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ef data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127288318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f0 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127289568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f1 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127290818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f2 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127292083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f3 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127293332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f4 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127294582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f5 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127294582.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127295831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f6 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127297085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f7 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127298335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f8 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127299585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000f9 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127300835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000fa data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127302059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000fb data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127303309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000fc data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127304559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000fd data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127304559.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127305809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000fe data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127307068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000000ff data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127308318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000100 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127309568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000101 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127310818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000102 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127312083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000103 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127313332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000104 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127314582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000105 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127314582.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127315831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000106 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127317085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000107 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127318335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000108 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127319585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000109 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127320835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000010a data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127322059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000010b data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127323309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000010c data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127324559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000010d data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127324559.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127325809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000010e data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127327068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000010f data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127328318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000110 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127329568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000111 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127330818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000112 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127332083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000113 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127333332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000114 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127334582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000115 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127334582.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127335831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000116 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127337085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000117 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127338335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000118 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127339585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000119 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127340835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000011a data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127342059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000011b data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127343309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000011c data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127344559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000011d data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127344559.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127345809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000011e data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127347068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000011f data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127348318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000120 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127349568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000121 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127350818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000122 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127352083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000123 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127353332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000124 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127354582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000125 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127354582.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127355831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000126 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127357085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000127 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127358335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000128 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127359585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000129 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127360835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000012a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127362059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000012b data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127363309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000012c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127364559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000012d data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127364559.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127365809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000012e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127367068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000012f data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127368318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000130 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127369568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000131 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127370818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000132 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127372083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000133 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127373332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000134 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127374582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000135 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127374582.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127375831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000136 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127377085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000137 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127378335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000138 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127379585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000139 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127380835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000013a data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127382059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000013b data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127383309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000013c data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127384559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000013d data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127384559.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127385809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000013e data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127387068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000013f data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127388318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000140 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127389568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000141 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127390818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000142 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127392083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000143 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127393332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000144 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127394582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000145 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127394582.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127395831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000146 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127397085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000147 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127398335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000148 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127399585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000149 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127400835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000014a data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127402059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000014b data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127403309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000014c data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127404559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000014d data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127404559.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127405809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000014e data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127407068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000014f data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127408318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000150 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127409568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000151 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127410818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000152 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127412083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000153 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127413332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000154 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127414582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000155 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127414582.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127415831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000156 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127417085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000157 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127418335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000158 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127419585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000159 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127420835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000015a data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127422059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000015b data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127423309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000015c data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127424559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000015d data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127424559.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127425809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000015e data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127427068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000015f data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127428318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000160 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127429568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000161 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127430818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000162 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127432083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000163 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127433332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000164 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127434582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000165 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127434582.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127435831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000166 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127437085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000167 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127438335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000168 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127439585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000169 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127440835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000016a data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127442059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000016b data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127443309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000016c data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127444559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000016d data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127444559.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127445809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000016e data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127447068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000016f data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127448318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000170 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127449568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000171 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127450818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000172 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127452083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000173 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127453332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000174 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127454582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000175 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127454582.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127455831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000176 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127457085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000177 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127458335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000178 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127459585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000179 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127460835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000017a data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127462059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000017b data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127463309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000017c data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127464559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000017d data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127464559.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127465809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000017e data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127467068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000017f data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127468318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000180 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127469568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000181 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127470818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000182 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127472083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000183 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127473332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000184 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127474582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000185 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127474582.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127475831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000186 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127477085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000187 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127478335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000188 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127479585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000189 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127480835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000018a data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127482059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000018b data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127483309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000018c data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127484559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000018d data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127484559.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127485809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000018e data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127487068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000018f data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127488318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000190 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127489568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000191 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127490818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000192 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127492083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000193 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127493332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000194 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127494582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000195 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127494582.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127495831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000196 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127497085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000197 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127498335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000198 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127499585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000199 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127500835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000019a data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127502059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000019b data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127503309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000019c data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127504559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000019d data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127504559.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127505809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000019e data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127507068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000019f data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127508318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a0 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127509568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a1 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127510818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a2 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127512083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a3 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127513332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a4 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127514582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a5 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127514582.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127515831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a6 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127517085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a7 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127518335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a8 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127519585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001a9 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127520835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001aa data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127522059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ab data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127523309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ac data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127524559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ad data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127524559.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127525809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ae data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127527068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001af data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127528318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b0 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127529568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b1 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127530818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b2 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127532083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b3 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127533332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b4 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127534582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b5 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127534582.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127535831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b6 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127537085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b7 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127538335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b8 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127539585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001b9 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127540835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ba data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127542059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001bb data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127543309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001bc data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127544559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001bd data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127544559.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127545809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001be data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127547068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001bf data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127548318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c0 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127549568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c1 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127550818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c2 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127552083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c3 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127553332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c4 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127554582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c5 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127554582.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127555831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c6 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127557085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c7 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127558335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c8 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127559585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001c9 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127560835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ca data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127562059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001cb data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127563309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001cc data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127564559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001cd data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127564559.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127565809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ce data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127567068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001cf data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127568318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d0 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127569568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d1 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127570818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d2 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127572083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d3 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127573332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d4 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127574582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d5 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127574582.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127575831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d6 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127577085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d7 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127578335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d8 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127579585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001d9 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127580835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001da data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127582059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001db data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127583309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001dc data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127584559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001dd data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127584559.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127585809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001de data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127587068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001df data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127588318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e0 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127589568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e1 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127590818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e2 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127592083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e3 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127593332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e4 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127594582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e5 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127594582.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127595831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e6 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127597085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e7 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127598335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e8 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127599585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001e9 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127600835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ea data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127602059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001eb data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127603309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ec data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127604559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ed data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127604559.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127605809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ee data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127607068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ef data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127608318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f0 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127609568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f1 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127610818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f2 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127612083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f3 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127613332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f4 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127614582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f5 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127614582.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127615831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f6 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127617085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f7 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127618335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f8 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127619585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001f9 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127620835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001fa data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127622059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001fb data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127623309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001fc data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127624559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001fd data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127624559.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127625809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001fe data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127627068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000001ff data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127628318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000200 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127629568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000201 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127630818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000202 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127632083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000203 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127633332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000204 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127634582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000205 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127634582.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127635831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000206 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127637085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000207 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127638335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000208 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127639585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000209 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127640835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000020a data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127642059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000020b data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127643309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000020c data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127644559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000020d data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127644559.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127645809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000020e data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127647068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000020f data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127648318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000210 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127649568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000211 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127650818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000212 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127652083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000213 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127653332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000214 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127654582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000215 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127654582.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127655831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000216 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127657085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000217 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127658335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000218 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127659585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000219 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127660835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000021a data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127662059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000021b data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127663309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000021c data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127664559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000021d data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127664559.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127665809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000021e data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127667068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000021f data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127668318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000220 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127669568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000221 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127670818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000222 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127672083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000223 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127673332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000224 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127674582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000225 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127674582.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127675831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000226 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127677085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000227 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127678335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000228 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127679585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000229 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127680835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000022a data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127682059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000022b data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127683309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000022c data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127684559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000022d data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127684559.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127685809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000022e data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127687068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000022f data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127688318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000230 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127689568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000231 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127690818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000232 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127692083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000233 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127693332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000234 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127694582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000235 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127694582.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127695831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000236 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127697085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000237 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127698335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000238 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127699585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000239 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127700835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000023a data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127702059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000023b data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127703309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000023c data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127704559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000023d data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127704559.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127705809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000023e data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127707068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000023f data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127708318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000240 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127709568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000241 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127710818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000242 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127712083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000243 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127713332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000244 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127714582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000245 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127714582.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127715831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000246 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127717085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000247 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127718335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000248 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127719585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000249 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127720835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000024a data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127722059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000024b data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127723309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000024c data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127724559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000024d data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127724559.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127725809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000024e data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127727068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000024f data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127728318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000250 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127729568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000251 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127730818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000252 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127732083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000253 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127733332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000254 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127734582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000255 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127734582.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127735831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000256 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127737085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000257 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127738335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000258 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127739585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000259 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127740835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000025a data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127742059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000025b data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127743309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000025c data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127744559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000025d data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127744559.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127745809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000025e data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127747068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000025f data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127748318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000260 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127749568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000261 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127750818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000262 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127752083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000263 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127753332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000264 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127754582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000265 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127754582.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127755831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000266 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127757085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000267 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127758335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000268 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127759585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000269 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127760835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000026a data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127762059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000026b data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127763309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000026c data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127764559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000026d data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127764559.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127765809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000026e data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127767068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000026f data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127768318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000270 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127769568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000271 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127770818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000272 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127772083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000273 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127773332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000274 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127774582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000275 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127774582.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127775831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000276 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127777085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000277 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127778335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000278 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127779585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000279 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127780835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000027a data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127782059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000027b data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127783309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000027c data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127784559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000027d data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127784559.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127785809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000027e data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127787068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000027f data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127788318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000280 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127789568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000281 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127790818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000282 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127792083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000283 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127793332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000284 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127794582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000285 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127794582.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127795831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000286 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127797085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000287 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127798335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000288 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127799585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000289 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127800835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000028a data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127802059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000028b data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127803309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000028c data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127804559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000028d data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127804559.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127805809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000028e data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127807068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000028f data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127808318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000290 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127809568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000291 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127810818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000292 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127812083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000293 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127813332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000294 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127814582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000295 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127814582.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127815831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000296 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127817085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000297 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127818335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000298 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127819585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000299 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127820835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000029a data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127822059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000029b data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127823309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000029c data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127824559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000029d data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127824559.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127825809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000029e data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127827068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000029f data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127828318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a0 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127829568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a1 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127830818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a2 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127832083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a3 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127833332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a4 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127834582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a5 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127834582.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127835831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a6 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127837085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a7 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127838335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a8 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127839585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002a9 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127840835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002aa data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127842059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ab data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127843309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ac data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127844559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ad data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127844559.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127845809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ae data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127847068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002af data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127848318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b0 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127849568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b1 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127850818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b2 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127852083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b3 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127853332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b4 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127854582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b5 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127854582.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127855831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b6 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127857085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b7 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127858335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b8 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127859585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002b9 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127860835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ba data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127862059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002bb data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127863309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002bc data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127864559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002bd data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127864559.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127865809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002be data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127867068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002bf data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127868318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c0 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127869568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c1 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127870818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c2 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127872083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c3 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127873332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c4 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127874582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c5 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127874582.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127875831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c6 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127877085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c7 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127878335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c8 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127879585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002c9 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127880835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ca data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127882059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002cb data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127883309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002cc data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127884559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002cd data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127884559.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127885809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ce data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127887068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002cf data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127888318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d0 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127889568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d1 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127890818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d2 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127892083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d3 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127893332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d4 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127894582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d5 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127894582.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127895831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d6 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127897085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d7 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127898335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d8 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127899585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002d9 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127900835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002da data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127902059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002db data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127903309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002dc data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127904559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002dd data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127904559.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127905809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002de data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127907068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002df data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127908318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e0 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127909568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e1 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127910818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e2 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127912083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e3 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127913332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e4 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127914582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e5 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127914582.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127915831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e6 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127917085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e7 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127918335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e8 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127919585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002e9 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127920835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ea data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127922059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002eb data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127923309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ec data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127924559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ed data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127924559.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127925809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ee data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127927068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ef data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127928318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f0 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127929568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f1 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127930818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f2 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127932083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f3 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127933332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f4 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127934582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f5 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127934582.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127935831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f6 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127937085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f7 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127938335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f8 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127939585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002f9 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127940835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002fa data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127942059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002fb data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127943309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002fc data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127944559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002fd data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127944559.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127945809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002fe data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127947068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000002ff data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127948318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000300 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127949568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000301 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127950818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000302 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127952083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000303 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127953332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000304 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127954582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000305 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127954582.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127955831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000306 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127957085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000307 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127958335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000308 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127959585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000309 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127960835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000030a data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127962059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000030b data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127963309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000030c data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127964559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000030d data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127964559.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127965809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000030e data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127967068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000030f data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127968318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000310 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127969568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000311 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127970818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000312 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127972083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000313 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127973332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000314 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127974582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000315 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127974582.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127975831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000316 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127977085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000317 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127978335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000318 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127979585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000319 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127980835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000031a data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127982059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000031b data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127983309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000031c data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127984559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000031d data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127984559.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127985809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000031e data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127987068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000031f data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127988318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000320 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127989568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000321 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127990818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000322 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127992083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000323 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127993332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000324 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127994582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000325 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127994582.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127995831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000326 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127997085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000327 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127998335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000328 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127999585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000329 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128000835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000032a data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128002059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000032b data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128003309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000032c data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128004559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000032d data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128004559.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128005809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000032e data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128007068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000032f data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128008318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000330 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128009568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000331 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128010818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000332 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128012083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000333 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128013332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000334 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128014582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000335 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128014582.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128015831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000336 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128017085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000337 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128018335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000338 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128019585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000339 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128020835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000033a data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128022059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000033b data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128023309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000033c data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128024559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000033d data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128024559.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128025809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000033e data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128027068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000033f data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128028318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000340 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128029568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000341 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128030818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000342 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128032083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000343 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128033332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000344 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128034582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000345 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128034582.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128035831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000346 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128037085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000347 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128038335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000348 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128039585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000349 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128040835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000034a data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128042059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000034b data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128043309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000034c data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128044559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000034d data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128044559.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128045809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000034e data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128047068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000034f data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128048318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000350 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128049568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000351 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128050818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000352 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128052083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000353 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128053332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000354 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128054582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000355 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128054582.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128055831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000356 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128057085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000357 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128058335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000358 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128059585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000359 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128060835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000035a data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128062059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000035b data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128063309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000035c data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128064559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000035d data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128064559.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128065809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000035e data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128067068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000035f data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128068318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000360 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128069568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000361 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128070818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000362 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128072083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000363 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128073332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000364 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128074582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000365 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128074582.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128075831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000366 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128077085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000367 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128078335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000368 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128079585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000369 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128080835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000036a data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128082059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000036b data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128083309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000036c data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128084559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000036d data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128084559.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128085809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000036e data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128087068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000036f data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128088318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000370 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128089568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000371 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128090818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000372 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128092083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000373 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128093332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000374 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128094582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000375 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128094582.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128095831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000376 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128097085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000377 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128098335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000378 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128099585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000379 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128100835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000037a data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128102059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000037b data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128103309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000037c data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128104559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000037d data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128104559.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128105809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000037e data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128107068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000037f data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128108318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000380 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128109568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000381 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128110818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000382 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128112083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000383 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128113332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000384 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128114582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000385 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128114582.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128115831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000386 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128117085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000387 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128118335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000388 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128119585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000389 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128120835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000038a data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128122059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000038b data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128123309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000038c data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128124559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000038d data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128124559.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128125809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000038e data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128127068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000038f data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128128318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000390 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128129568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000391 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128130818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000392 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128132083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000393 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128133332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000394 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128134582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000395 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128134582.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128135831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000396 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128137085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000397 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128138335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000398 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128139585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 00000399 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128140835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000039a data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128142059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000039b data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128143309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000039c data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128144559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000039d data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128144559.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128145809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000039e data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128147068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 0000039f data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128148318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a0 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128149568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a1 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128150818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a2 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128152083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a3 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128153332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a4 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128154582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a5 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128154582.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128155831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a6 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128157085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a7 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128158335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a8 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128159585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003a9 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128160835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003aa data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128162059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ab data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128163309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ac data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128164559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ad data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128164559.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128165809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ae data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128167068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003af data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128168318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b0 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128169568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b1 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128170818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b2 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128172083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b3 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128173332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b4 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128174582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b5 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128174582.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128175831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b6 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128177085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b7 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128178335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b8 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128179585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003b9 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128180835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ba data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128182059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003bb data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128183309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003bc data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128184559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003bd data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128184559.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128185809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003be data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128187068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003bf data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128188318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c0 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128189568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c1 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128190818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c2 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128192083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c3 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128193332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c4 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128194582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c5 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128194582.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128195831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c6 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128197085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c7 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128198335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c8 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128199585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003c9 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128200835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ca data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128202059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003cb data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128203309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003cc data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128204559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003cd data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128204559.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128205809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ce data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128207068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003cf data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128208318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d0 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128209568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d1 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128210818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d2 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128212083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d3 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128213332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d4 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128214582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d5 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128214582.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128215831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d6 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128217085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d7 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128218335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d8 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128219585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003d9 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128220835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003da data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128222059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003db data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128223309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003dc data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128224559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003dd data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128224559.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128225809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003de data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128227068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003df data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128228318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e0 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128229568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e1 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128230818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e2 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128232083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e3 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128233332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e4 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128234582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e5 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128234582.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128235831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e6 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128237085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e7 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128238335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e8 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128239585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003e9 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128240835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ea data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128242059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003eb data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128243309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ec data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128244559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ed data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128244559.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128245809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ee data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128247068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ef data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128248318.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f0 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128249568.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f1 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128250818.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f2 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128252083.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f3 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128253332.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f4 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128254582.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f5 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128254582.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128255831.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f6 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128257085.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f7 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128258335.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f8 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128259585.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003f9 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128260835.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003fa data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128262059.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003fb data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128263309.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003fc data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128264559.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003fd data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128265809.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003fe data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128267068.0 ps INFO: READ @ DQS= bank = 0 row = 0005 col = 000003ff data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128302059.0 ps INFO: Activate  bank 0 row 0006
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128324559.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128334582.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128338335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128339585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128340835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128342059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128343309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128344559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128344559.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128345809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128347068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128348318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000008 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128349568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000009 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128350818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000000a data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128352083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000000b data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128353332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000000c data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128354582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000000d data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128354582.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128355831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000000e data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128357085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000000f data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128358335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000010 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128359585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000011 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128360835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000012 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128362059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000013 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128363309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000014 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128364559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000015 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128364559.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128365809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000016 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128367068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000017 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128368318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000018 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128369568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000019 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128370818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000001a data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128372083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000001b data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128373332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000001c data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128374582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000001d data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128374582.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128375831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000001e data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128377085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000001f data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128378335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000020 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128379585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000021 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128380835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000022 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128382059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000023 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128383309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000024 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128384559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000025 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128384559.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128385809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000026 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128387068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000027 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128388318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000028 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128389568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000029 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128390818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000002a data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128392083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000002b data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128393332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000002c data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128394582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000002d data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128394582.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128395831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000002e data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128397085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000002f data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128398335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000030 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128399585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000031 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128400835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000032 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128402059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000033 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128403309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000034 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128404559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000035 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128404559.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128405809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000036 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128407068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000037 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128408318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000038 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128409568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000039 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128410818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000003a data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128412083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000003b data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128413332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000003c data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128414582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000003d data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128414582.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128415831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000003e data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128417085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000003f data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128418335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000040 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128419585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000041 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128420835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000042 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128422059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000043 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128423309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000044 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128424559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000045 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128424559.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128425809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000046 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128427068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000047 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128428318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000048 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128429568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000049 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128430818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000004a data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128432083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000004b data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128433332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000004c data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128434582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000004d data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128434582.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128435831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000004e data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128437085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000004f data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128438335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000050 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128439585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000051 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128440835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000052 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128442059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000053 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128443309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000054 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128444559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000055 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128444559.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128445809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000056 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128447068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000057 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128448318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000058 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128449568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000059 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128450818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000005a data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128452083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000005b data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128453332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000005c data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128454582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000005d data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128454582.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128455831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000005e data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128457085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000005f data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128458335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000060 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128459585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000061 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128460835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000062 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128462059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000063 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128463309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000064 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128464559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000065 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128464559.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128465809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000066 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128467068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000067 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128468318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000068 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128469568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000069 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128470818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000006a data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128472083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000006b data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128473332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000006c data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128474582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000006d data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128474582.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128475831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000006e data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128477085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000006f data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128478335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000070 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128479585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000071 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128480835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000072 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128482059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000073 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128483309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000074 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128484559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000075 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128484559.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128485809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000076 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128487068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000077 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128488318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000078 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128489568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000079 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128490818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000007a data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128492083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000007b data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128493332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000007c data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128494582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000007d data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128494582.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128495831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000007e data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128497085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000007f data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128498335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000080 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128499585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000081 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128500835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000082 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128502059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000083 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128503309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000084 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128504559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000085 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128504559.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128505809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000086 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128507068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000087 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128508318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000088 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128509568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000089 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128510818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000008a data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128512083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000008b data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128513332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000008c data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128514582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000008d data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128514582.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128515831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000008e data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128517085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000008f data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128518335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000090 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128519585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000091 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128520835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000092 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128522059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000093 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128523309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000094 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128524559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000095 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128524559.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128525809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000096 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128527068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000097 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128528318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000098 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128529568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000099 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128530818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000009a data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128532083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000009b data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128533332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000009c data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128534582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000009d data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128534582.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128535831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000009e data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128537085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000009f data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128538335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a0 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128539585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a1 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128540835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a2 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128542059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a3 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128543309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a4 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128544559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a5 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128544559.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128545809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a6 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128547068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a7 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128548318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a8 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128549568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000a9 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128550818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000aa data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128552083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ab data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128553332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ac data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128554582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ad data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128554582.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128555831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ae data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128557085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000af data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128558335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b0 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128559585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b1 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128560835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b2 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128562059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b3 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128563309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b4 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128564559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b5 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128564559.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128565809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b6 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128567068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b7 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128568318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b8 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128569568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000b9 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128570818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ba data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128572083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000bb data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128573332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000bc data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128574582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000bd data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128574582.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128575831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000be data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128577085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000bf data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128578335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c0 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128579585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c1 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128580835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c2 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128582059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c3 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128583309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c4 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128584559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c5 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128584559.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128585809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c6 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128587068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c7 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128588318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c8 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128589568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000c9 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128590818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ca data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128592083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000cb data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128593332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000cc data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128594582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000cd data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128594582.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128595831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ce data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128597085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000cf data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128598335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d0 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128599585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d1 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128600835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d2 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128602059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d3 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128603309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d4 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128604559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d5 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128604559.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128605809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d6 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128607068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d7 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128608318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d8 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128609568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000d9 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128610818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000da data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128612083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000db data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128613332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000dc data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128614582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000dd data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128614582.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128615831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000de data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128617085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000df data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128618335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e0 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128619585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e1 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128620835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e2 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128622059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e3 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128623309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e4 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128624559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e5 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128624559.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128625809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e6 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128627068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e7 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128628318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e8 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128629568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000e9 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128630818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ea data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128632083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000eb data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128633332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ec data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128634582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ed data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128634582.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128635831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ee data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128637085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ef data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128638335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f0 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128639585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f1 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128640835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f2 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128642059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f3 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128643309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f4 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128644559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f5 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128644559.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128645809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f6 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128647068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f7 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128648318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f8 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128649568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000f9 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128650818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000fa data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128652083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000fb data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128653332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000fc data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128654582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000fd data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128654582.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128655831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000fe data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128657085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000000ff data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128658335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000100 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128659585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000101 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128660835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000102 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128662059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000103 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128663309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000104 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128664559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000105 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128664559.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128665809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000106 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128667068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000107 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128668318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000108 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128669568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000109 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128670818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000010a data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128672083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000010b data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128673332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000010c data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128674582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000010d data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128674582.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128675831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000010e data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128677085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000010f data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128678335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000110 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128679585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000111 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128680835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000112 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128682059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000113 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128683309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000114 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128684559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000115 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128684559.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128685809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000116 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128687068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000117 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128688318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000118 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128689568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000119 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128690818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000011a data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128692083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000011b data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128693332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000011c data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128694582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000011d data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128694582.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128695831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000011e data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128697085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000011f data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128698335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000120 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128699585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000121 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128700835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000122 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128702059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000123 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128703309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000124 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128704559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000125 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128704559.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128705809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000126 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128707068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000127 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128708318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000128 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128709568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000129 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128710818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000012a data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128712083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000012b data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128713332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000012c data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128714582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000012d data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128714582.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128715831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000012e data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128717085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000012f data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128718335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000130 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128719585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000131 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128720835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000132 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128722059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000133 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128723309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000134 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128724559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000135 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128724559.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128725809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000136 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128727068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000137 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128728318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000138 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128729568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000139 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128730818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000013a data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128732083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000013b data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128733332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000013c data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128734582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000013d data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128734582.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128735831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000013e data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128737085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000013f data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128738335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000140 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128739585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000141 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128740835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000142 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128742059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000143 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128743309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000144 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128744559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000145 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128744559.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128745809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000146 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128747068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000147 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128748318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000148 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128749568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000149 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128750818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000014a data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128752083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000014b data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128753332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000014c data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128754582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000014d data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128754582.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128755831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000014e data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128757085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000014f data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128758335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000150 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128759585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000151 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128760835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000152 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128762059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000153 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128763309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000154 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128764559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000155 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128764559.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128765809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000156 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128767068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000157 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128768318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000158 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128769568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000159 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128770818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000015a data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128772083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000015b data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128773332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000015c data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128774582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000015d data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128774582.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128775831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000015e data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128777085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000015f data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128778335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000160 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128779585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000161 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128780835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000162 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128782059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000163 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128783309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000164 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128784559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000165 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128784559.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128785809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000166 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128787068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000167 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128788318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000168 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128789568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000169 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128790818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000016a data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128792083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000016b data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128793332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000016c data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128794582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000016d data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128794582.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128795831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000016e data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128797085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000016f data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128798335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000170 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128799585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000171 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128800835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000172 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128802059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000173 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128803309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000174 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128804559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000175 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128804559.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128805809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000176 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128807068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000177 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128808318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000178 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128809568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000179 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128810818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000017a data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128812083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000017b data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128813332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000017c data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128814582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000017d data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128814582.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128815831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000017e data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128817085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000017f data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128818335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000180 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128819585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000181 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128820835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000182 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128822059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000183 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128823309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000184 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128824559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000185 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128824559.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128825809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000186 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128827068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000187 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128828318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000188 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128829568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000189 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128830818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000018a data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128832083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000018b data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128833332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000018c data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128834582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000018d data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128834582.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128835831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000018e data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128837085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000018f data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128838335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000190 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128839585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000191 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128840835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000192 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128842059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000193 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128843309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000194 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128844559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000195 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128844559.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128845809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000196 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128847068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000197 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128848318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000198 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128849568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000199 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128850818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000019a data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128852083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000019b data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128853332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000019c data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128854582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000019d data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128854582.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128855831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000019e data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128857085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000019f data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128858335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a0 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128859585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a1 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128860835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a2 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128862059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a3 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128863309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a4 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128864559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a5 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128864559.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128865809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a6 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128867068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a7 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128868318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a8 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128869568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001a9 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128870818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001aa data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128872083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ab data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128873332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ac data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128874582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ad data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128874582.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128875831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ae data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128877085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001af data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128878335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b0 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128879585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b1 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128880835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b2 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128882059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b3 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128883309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b4 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128884559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b5 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128884559.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128885809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b6 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128887068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b7 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128888318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b8 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128889568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001b9 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128890818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ba data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128892083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001bb data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128893332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001bc data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128894582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001bd data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128894582.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128895831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001be data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128897085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001bf data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128898335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c0 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128899585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c1 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128900835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c2 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128902059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c3 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128903309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c4 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128904559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c5 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128904559.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128905809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c6 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128907068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c7 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128908318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c8 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128909568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001c9 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128910818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ca data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128912083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001cb data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128913332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001cc data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128914582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001cd data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128914582.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128915831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ce data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128917085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001cf data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128918335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d0 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128919585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d1 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128920835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d2 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128922059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d3 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128923309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d4 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128924559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d5 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128924559.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128925809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d6 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128927068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d7 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128928318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d8 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128929568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001d9 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128930818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001da data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128932083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001db data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128933332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001dc data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128934582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001dd data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128934582.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128935831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001de data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128937085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001df data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128938335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e0 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128939585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e1 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128940835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e2 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128942059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e3 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128943309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e4 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128944559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e5 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128944559.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128945809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e6 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128947068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e7 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128948318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e8 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128949568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001e9 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128950818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ea data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128952083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001eb data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128953332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ec data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128954582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ed data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128954582.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128955831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ee data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128957085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ef data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128958335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f0 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128959585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f1 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128960835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f2 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128962059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f3 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128963309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f4 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128964559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f5 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128964559.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128965809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f6 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128967068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f7 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128968318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f8 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128969568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001f9 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128970818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001fa data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128972083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001fb data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128973332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001fc data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128974582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001fd data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128974582.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128975831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001fe data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128977085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000001ff data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128978335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000200 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128979585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000201 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128980835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000202 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128982059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000203 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128983309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000204 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128984559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000205 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128984559.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128985809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000206 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128987068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000207 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128988318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000208 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128989568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000209 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128990818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000020a data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128992083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000020b data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128993332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000020c data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128994582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000020d data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128994582.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128995831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000020e data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128997085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000020f data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128998335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000210 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128999585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000211 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129000835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000212 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129002059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000213 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129003309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000214 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129004559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000215 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129004559.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129005809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000216 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129007068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000217 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129008318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000218 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129009568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000219 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129010818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000021a data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129012083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000021b data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129013332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000021c data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129014582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000021d data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129014582.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129015831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000021e data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129017085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000021f data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129018335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000220 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129019585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000221 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129020835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000222 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129022059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000223 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129023309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000224 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129024559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000225 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129024559.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129025809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000226 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129027068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000227 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129028318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000228 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129029568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000229 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129030818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000022a data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129032083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000022b data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129033332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000022c data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129034582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000022d data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129034582.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129035831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000022e data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129037085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000022f data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129038335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000230 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129039585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000231 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129040835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000232 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129042059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000233 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129043309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000234 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129044559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000235 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129044559.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129045809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000236 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129047068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000237 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129048318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000238 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129049568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000239 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129050818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000023a data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129052083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000023b data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129053332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000023c data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129054582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000023d data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129054582.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129055831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000023e data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129057085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000023f data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129058335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000240 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129059585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000241 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129060835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000242 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129062059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000243 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129063309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000244 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129064559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000245 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129064559.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129065809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000246 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129067068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000247 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129068318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000248 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129069568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000249 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129070818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000024a data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129072083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000024b data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129073332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000024c data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129074582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000024d data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129074582.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129075831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000024e data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129077085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000024f data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129078335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000250 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129079585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000251 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129080835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000252 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129082059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000253 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129083309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000254 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129084559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000255 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129084559.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129085809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000256 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129087068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000257 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129088318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000258 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129089568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000259 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129090818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000025a data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129092083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000025b data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129093332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000025c data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129094582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000025d data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129094582.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129095831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000025e data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129097085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000025f data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129098335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000260 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129099585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000261 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129100835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000262 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129102059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000263 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129103309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000264 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129104559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000265 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129104559.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129105809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000266 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129107068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000267 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129108318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000268 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129109568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000269 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129110818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000026a data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129112083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000026b data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129113332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000026c data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129114582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000026d data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129114582.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129115831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000026e data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129117085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000026f data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129118335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000270 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129119585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000271 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129120835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000272 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129122059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000273 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129123309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000274 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129124559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000275 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129124559.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129125809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000276 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129127068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000277 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129128318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000278 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129129568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000279 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129130818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000027a data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129132083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000027b data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129133332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000027c data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129134582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000027d data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129134582.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129135831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000027e data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129137085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000027f data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129138335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000280 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129139585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000281 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129140835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000282 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129142059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000283 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129143309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000284 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129144559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000285 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129144559.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129145809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000286 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129147068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000287 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129148318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000288 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129149568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000289 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129150818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000028a data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129152083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000028b data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129153332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000028c data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129154582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000028d data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129154582.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129155831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000028e data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129157085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000028f data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129158335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000290 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129159585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000291 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129160835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000292 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129162059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000293 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129163309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000294 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129164559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000295 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129164559.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129165809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000296 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129167068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000297 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129168318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000298 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129169568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000299 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129170818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000029a data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129172083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000029b data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129173332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000029c data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129174582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000029d data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129174582.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129175831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000029e data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129177085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000029f data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129178335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a0 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129179585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a1 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129180835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a2 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129182059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a3 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129183309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a4 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129184559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a5 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129184559.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129185809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a6 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129187068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a7 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129188318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a8 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129189568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002a9 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129190818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002aa data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129192083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ab data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129193332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ac data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129194582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ad data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129194582.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129195831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ae data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129197085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002af data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129198335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b0 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129199585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b1 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129200835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b2 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129202059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b3 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129203309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b4 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129204559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b5 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129204559.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129205809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b6 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129207068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b7 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129208318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b8 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129209568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002b9 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129210818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ba data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129212083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002bb data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129213332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002bc data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129214582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002bd data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129214582.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129215831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002be data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129217085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002bf data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129218335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c0 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129219585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c1 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129220835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c2 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129222059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c3 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129223309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c4 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129224559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c5 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129224559.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129225809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c6 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129227068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c7 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129228318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c8 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129229568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002c9 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129230818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ca data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129232083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002cb data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129233332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002cc data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129234582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002cd data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129234582.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129235831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ce data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129237085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002cf data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129238335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d0 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129239585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d1 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129240835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d2 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129242059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d3 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129243309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d4 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129244559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d5 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129244559.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129245809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d6 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129247068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d7 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129248318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d8 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129249568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002d9 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129250818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002da data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129252083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002db data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129253332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002dc data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129254582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002dd data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129254582.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129255831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002de data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129257085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002df data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129258335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e0 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129259585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e1 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129260835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e2 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129262059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e3 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129263309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e4 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129264559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e5 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129264559.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129265809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e6 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129267068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e7 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129268318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e8 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129269568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002e9 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129270818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ea data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129272083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002eb data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129273332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ec data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129274582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ed data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129274582.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129275831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ee data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129277085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ef data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129278335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f0 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129279585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f1 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129280835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f2 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129282059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f3 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129283309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f4 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129284559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f5 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129284559.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129285809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f6 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129287068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f7 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129288318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f8 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129289568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002f9 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129290818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002fa data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129292083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002fb data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129293332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002fc data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129294582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002fd data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129294582.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129295831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002fe data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129297085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000002ff data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129298335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000300 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129299585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000301 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129300835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000302 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129302059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000303 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129303309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000304 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129304559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000305 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129304559.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129305809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000306 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129307068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000307 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129308318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000308 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129309568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000309 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129310818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000030a data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129312083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000030b data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129313332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000030c data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129314582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000030d data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129314582.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129315831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000030e data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129317085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000030f data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129318335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000310 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129319585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000311 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129320835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000312 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129322059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000313 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129323309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000314 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129324559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000315 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129324559.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129325809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000316 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129327068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000317 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129328318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000318 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129329568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000319 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129330818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000031a data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129332083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000031b data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129333332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000031c data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129334582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000031d data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129334582.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129335831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000031e data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129337085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000031f data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129338335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000320 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129339585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000321 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129340835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000322 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129342059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000323 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129343309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000324 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129344559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000325 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129344559.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129345809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000326 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129347068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000327 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129348318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000328 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129349568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000329 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129350818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000032a data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129352083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000032b data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129353332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000032c data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129354582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000032d data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129354582.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129355831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000032e data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129357085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000032f data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129358335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000330 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129359585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000331 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129360835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000332 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129362059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000333 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129363309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000334 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129364559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000335 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129364559.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129365809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000336 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129367068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000337 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129368318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000338 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129369568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000339 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129370818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000033a data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129372083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000033b data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129373332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000033c data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129374582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000033d data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129374582.0 ps INFO: Read      bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129375831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000033e data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129377085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000033f data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129378335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000340 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129379585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000341 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129380835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000342 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129382059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000343 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129383309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000344 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129384559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000345 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129384559.0 ps INFO: Read      bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129385809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000346 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129387068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000347 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129388318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000348 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129389568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000349 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129390818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000034a data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129392083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000034b data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129393332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000034c data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129394582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000034d data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129394582.0 ps INFO: Read      bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129395831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000034e data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129397085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000034f data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129398335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000350 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129399585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000351 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129400835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000352 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129402059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000353 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129403309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000354 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129404559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000355 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129404559.0 ps INFO: Read      bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129405809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000356 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129407068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000357 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129408318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000358 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129409568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000359 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129410818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000035a data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129412083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000035b data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129413332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000035c data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129414582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000035d data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129414582.0 ps INFO: Read      bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129415831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000035e data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129417085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000035f data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129418335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000360 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129419585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000361 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129420835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000362 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129422059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000363 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129423309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000364 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129424559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000365 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129424559.0 ps INFO: Read      bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129425809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000366 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129427068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000367 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129428318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000368 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129429568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000369 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129430818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000036a data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129432083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000036b data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129433332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000036c data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129434582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000036d data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129434582.0 ps INFO: Read      bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129435831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000036e data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129437085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000036f data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129438335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000370 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129439585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000371 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129440835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000372 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129442059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000373 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129443309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000374 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129444559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000375 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129444559.0 ps INFO: Read      bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129445809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000376 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129447068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000377 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129448318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000378 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129449568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000379 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129450818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000037a data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129452083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000037b data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129453332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000037c data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129454582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000037d data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129454582.0 ps INFO: Read      bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129455831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000037e data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129457085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000037f data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129458335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000380 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129459585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000381 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129460835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000382 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129462059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000383 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129463309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000384 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129464559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000385 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129464559.0 ps INFO: Read      bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129465809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000386 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129467068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000387 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129468318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000388 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129469568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000389 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129470818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000038a data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129472083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000038b data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129473332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000038c data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129474582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000038d data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129474582.0 ps INFO: Read      bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129475831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000038e data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129477085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000038f data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129478335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000390 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129479585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000391 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129480835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000392 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129482059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000393 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129483309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000394 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129484559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000395 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129484559.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129485809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000396 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129487068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000397 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129488318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000398 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129489568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 00000399 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129490818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000039a data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129492083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000039b data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129493332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000039c data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129494582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000039d data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129494582.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129495831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000039e data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129497085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 0000039f data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129498335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a0 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129499585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a1 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129500835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a2 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129502059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a3 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129503309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a4 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129504559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a5 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129504559.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129505809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a6 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129507068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a7 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129508318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a8 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129509568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003a9 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129510818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003aa data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129512083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ab data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129513332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ac data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129514582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ad data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129514582.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129515831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ae data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129517085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003af data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129518335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b0 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129519585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b1 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129520835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b2 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129522059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b3 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129523309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b4 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129524559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b5 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129524559.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129525809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b6 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129527068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b7 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129528318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b8 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129529568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003b9 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129530818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ba data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129532083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003bb data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129533332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003bc data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129534582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003bd data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129534582.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129535831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003be data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129537085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003bf data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129538335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c0 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129539585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c1 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129540835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c2 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129542059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c3 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129543309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c4 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129544559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c5 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129544559.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129545809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c6 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129547068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c7 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129548318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c8 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129549568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003c9 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129550818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ca data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129552083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003cb data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129553332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003cc data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129554582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003cd data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129554582.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129555831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ce data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129557085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003cf data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129558335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d0 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129559585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d1 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129560835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d2 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129562059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d3 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129563309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d4 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129564559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d5 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129564559.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129565809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d6 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129567068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d7 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129568318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d8 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129569568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003d9 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129570818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003da data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129572083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003db data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129573332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003dc data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129574582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003dd data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129574582.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129575831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003de data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129577085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003df data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129578335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e0 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129579585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e1 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129580835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e2 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129582059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e3 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129583309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e4 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129584559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e5 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129584559.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129585809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e6 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129587068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e7 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129588318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e8 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129589568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003e9 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129590818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ea data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129592083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003eb data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129593332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ec data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129594582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ed data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129594582.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129595831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ee data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129597085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ef data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129598335.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f0 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129599585.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f1 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129600835.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f2 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129602059.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f3 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129603309.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f4 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129604559.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f5 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 129604559.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129605809.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f6 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129607068.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f7 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129608318.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f8 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129609568.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003f9 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129610818.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003fa data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129612083.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003fb data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129613332.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003fc data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129614582.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003fd data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129615831.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003fe data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129617085.0 ps INFO: READ @ DQS= bank = 0 row = 0006 col = 000003ff data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129652083.0 ps INFO: Activate  bank 0 row 0007
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129674582.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129684559.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129688318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000000 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129689568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000001 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129690818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000002 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129692083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000003 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129693332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000004 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129694582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000005 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129694582.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129695831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000006 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129697085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000007 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129698335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000008 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129699585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000009 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129700835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000000a data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129702059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000000b data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129703309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000000c data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129704559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000000d data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129704559.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129705809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000000e data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129707068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000000f data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129708318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000010 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129709568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000011 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129710818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000012 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129712083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000013 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129713332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000014 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129714582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000015 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129714582.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129715831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000016 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129717085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000017 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129718335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000018 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129719585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000019 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129720835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000001a data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129722059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000001b data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129723309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000001c data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129724559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000001d data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129724559.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129725809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000001e data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129727068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000001f data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129728318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000020 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129729568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000021 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129730818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000022 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129732083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000023 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129733332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000024 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129734582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000025 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129734582.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129735831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000026 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129737085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000027 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129738335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000028 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129739585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000029 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129740835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000002a data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129742059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000002b data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129743309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000002c data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129744559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000002d data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129744559.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129745809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000002e data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129747068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000002f data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129748318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000030 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129749568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000031 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129750818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000032 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129752083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000033 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129753332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000034 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129754582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000035 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129754582.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129755831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000036 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129757085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000037 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129758335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000038 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129759585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000039 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129760835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000003a data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129762059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000003b data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129763309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000003c data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129764559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000003d data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129764559.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129765809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000003e data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129767068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000003f data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129768318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000040 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129769568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000041 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129770818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000042 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129772083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000043 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129773332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000044 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129774582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000045 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129774582.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129775831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000046 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129777085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000047 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129778335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000048 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129779585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000049 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129780835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000004a data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129782059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000004b data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129783309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000004c data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129784559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000004d data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129784559.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129785809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000004e data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129787068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000004f data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129788318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000050 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129789568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000051 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129790818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000052 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129792083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000053 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129793332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000054 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129794582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000055 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129794582.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129795831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000056 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129797085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000057 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129798335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000058 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129799585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000059 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129800835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000005a data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129802059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000005b data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129803309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000005c data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129804559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000005d data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129804559.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129805809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000005e data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129807068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000005f data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129808318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000060 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129809568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000061 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129810818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000062 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129812083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000063 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129813332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000064 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129814582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000065 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129814582.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129815831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000066 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129817085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000067 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129818335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000068 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129819585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000069 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129820835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000006a data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129822059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000006b data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129823309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000006c data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129824559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000006d data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129824559.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129825809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000006e data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129827068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000006f data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129828318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000070 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129829568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000071 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129830818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000072 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129832083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000073 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129833332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000074 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129834582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000075 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129834582.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129835831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000076 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129837085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000077 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129838335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000078 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129839585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000079 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129840835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000007a data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129842059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000007b data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129843309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000007c data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129844559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000007d data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129844559.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129845809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000007e data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129847068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000007f data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129848318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000080 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129849568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000081 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129850818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000082 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129852083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000083 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129853332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000084 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129854582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000085 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129854582.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129855831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000086 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129857085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000087 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129858335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000088 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129859585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000089 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129860835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000008a data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129862059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000008b data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129863309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000008c data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129864559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000008d data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129864559.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129865809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000008e data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129867068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000008f data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129868318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000090 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129869568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000091 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129870818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000092 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129872083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000093 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129873332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000094 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129874582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000095 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129874582.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129875831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000096 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129877085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000097 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129878335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000098 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129879585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000099 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129880835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000009a data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129882059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000009b data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129883309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000009c data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129884559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000009d data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129884559.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129885809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000009e data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129887068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000009f data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129888318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a0 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129889568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a1 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129890818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a2 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129892083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a3 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129893332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a4 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129894582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a5 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129894582.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129895831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a6 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129897085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a7 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129898335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a8 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129899585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000a9 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129900835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000aa data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129902059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ab data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129903309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ac data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129904559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ad data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129904559.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129905809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ae data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129907068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000af data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129908318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b0 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129909568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b1 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129910818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b2 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129912083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b3 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129913332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b4 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129914582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b5 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129914582.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129915831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b6 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129917085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b7 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129918335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b8 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129919585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000b9 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129920835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ba data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129922059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000bb data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129923309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000bc data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129924559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000bd data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129924559.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129925809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000be data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129927068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000bf data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129928318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c0 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129929568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c1 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129930818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c2 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129932083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c3 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129933332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c4 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129934582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c5 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129934582.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129935831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c6 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129937085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c7 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129938335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c8 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129939585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000c9 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129940835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ca data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129942059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000cb data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129943309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000cc data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129944559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000cd data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129944559.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129945809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ce data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129947068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000cf data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129948318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d0 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129949568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d1 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129950818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d2 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129952083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d3 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129953332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d4 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129954582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d5 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129954582.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129955831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d6 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129957085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d7 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129958335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d8 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129959585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000d9 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129960835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000da data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129962059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000db data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129963309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000dc data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129964559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000dd data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129964559.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129965809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000de data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129967068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000df data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129968318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e0 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129969568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e1 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129970818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e2 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129972083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e3 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129973332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e4 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129974582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e5 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129974582.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129975831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e6 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129977085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e7 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129978335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e8 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129979585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000e9 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129980835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ea data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129982059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000eb data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129983309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ec data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129984559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ed data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129984559.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129985809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ee data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129987068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ef data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129988318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f0 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129989568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f1 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129990818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f2 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129992083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f3 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129993332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f4 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129994582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f5 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129994582.0 ps INFO: Read      bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129995831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f6 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129997085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f7 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129998335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f8 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129999585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000f9 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130000835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000fa data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130002059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000fb data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130003309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000fc data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130004559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000fd data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130004559.0 ps INFO: Read      bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130005809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000fe data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130007068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000000ff data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130008318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000100 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130009568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000101 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130010818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000102 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130012083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000103 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130013332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000104 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130014582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000105 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130014582.0 ps INFO: Read      bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130015831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000106 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130017085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000107 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130018335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000108 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130019585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000109 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130020835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000010a data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130022059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000010b data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130023309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000010c data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130024559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000010d data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130024559.0 ps INFO: Read      bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130025809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000010e data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130027068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000010f data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130028318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000110 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130029568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000111 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130030818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000112 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130032083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000113 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130033332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000114 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130034582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000115 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130034582.0 ps INFO: Read      bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130035831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000116 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130037085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000117 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130038335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000118 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130039585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000119 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130040835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000011a data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130042059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000011b data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130043309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000011c data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130044559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000011d data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130044559.0 ps INFO: Read      bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130045809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000011e data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130047068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000011f data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130048318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000120 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130049568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000121 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130050818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000122 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130052083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000123 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130053332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000124 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130054582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000125 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130054582.0 ps INFO: Read      bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130055831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000126 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130057085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000127 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130058335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000128 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130059585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000129 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130060835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000012a data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130062059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000012b data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130063309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000012c data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130064559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000012d data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130064559.0 ps INFO: Read      bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130065809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000012e data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130067068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000012f data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130068318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000130 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130069568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000131 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130070818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000132 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130072083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000133 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130073332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000134 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130074582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000135 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130074582.0 ps INFO: Read      bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130075831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000136 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130077085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000137 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130078335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000138 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130079585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000139 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130080835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000013a data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130082059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000013b data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130083309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000013c data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130084559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000013d data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130084559.0 ps INFO: Read      bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130085809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000013e data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130087068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000013f data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130088318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000140 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130089568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000141 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130090818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000142 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130092083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000143 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130093332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000144 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130094582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000145 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130094582.0 ps INFO: Read      bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130095831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000146 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130097085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000147 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130098335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000148 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130099585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000149 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130100835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000014a data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130102059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000014b data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130103309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000014c data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130104559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000014d data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130104559.0 ps INFO: Read      bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130105809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000014e data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130107068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000014f data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130108318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000150 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130109568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000151 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130110818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000152 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130112083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000153 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130113332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000154 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130114582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000155 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130114582.0 ps INFO: Read      bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130115831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000156 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130117085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000157 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130118335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000158 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130119585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000159 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130120835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000015a data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130122059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000015b data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130123309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000015c data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130124559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000015d data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130124559.0 ps INFO: Read      bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130125809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000015e data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130127068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000015f data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130128318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000160 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130129568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000161 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130130818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000162 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130132083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000163 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130133332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000164 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130134582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000165 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130134582.0 ps INFO: Read      bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130135831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000166 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130137085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000167 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130138335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000168 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130139585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000169 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130140835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000016a data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130142059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000016b data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130143309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000016c data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130144559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000016d data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130144559.0 ps INFO: Read      bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130145809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000016e data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130147068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000016f data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130148318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000170 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130149568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000171 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130150818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000172 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130152083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000173 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130153332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000174 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130154582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000175 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130154582.0 ps INFO: Read      bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130155831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000176 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130157085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000177 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130158335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000178 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130159585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000179 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130160835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000017a data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130162059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000017b data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130163309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000017c data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130164559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000017d data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130164559.0 ps INFO: Read      bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130165809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000017e data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130167068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000017f data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130168318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000180 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130169568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000181 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130170818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000182 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130172083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000183 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130173332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000184 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130174582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000185 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130174582.0 ps INFO: Read      bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130175831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000186 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130177085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000187 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130178335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000188 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130179585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000189 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130180835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000018a data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130182059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000018b data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130183309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000018c data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130184559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000018d data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130184559.0 ps INFO: Read      bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130185809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000018e data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130187068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000018f data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130188318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000190 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130189568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000191 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130190818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000192 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130192083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000193 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130193332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000194 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130194582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000195 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130194582.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130195831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000196 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130197085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000197 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130198335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000198 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130199585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000199 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130200835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000019a data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130202059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000019b data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130203309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000019c data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130204559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000019d data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130204559.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130205809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000019e data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130207068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000019f data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130208318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a0 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130209568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a1 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130210818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a2 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130212083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a3 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130213332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a4 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130214582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a5 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130214582.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130215831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a6 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130217085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a7 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130218335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a8 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130219585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001a9 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130220835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001aa data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130222059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ab data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130223309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ac data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130224559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ad data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130224559.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130225809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ae data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130227068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001af data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130228318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b0 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130229568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b1 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130230818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b2 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130232083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b3 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130233332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b4 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130234582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b5 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130234582.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130235831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b6 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130237085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b7 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130238335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b8 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130239585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001b9 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130240835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ba data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130242059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001bb data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130243309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001bc data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130244559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001bd data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130244559.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130245809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001be data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130247068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001bf data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130248318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c0 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130249568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c1 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130250818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c2 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130252083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c3 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130253332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c4 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130254582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c5 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130254582.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130255831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c6 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130257085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c7 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130258335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c8 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130259585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001c9 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130260835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ca data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130262059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001cb data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130263309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001cc data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130264559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001cd data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130264559.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130265809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ce data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130267068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001cf data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130268318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d0 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130269568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d1 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130270818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d2 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130272083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d3 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130273332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d4 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130274582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d5 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130274582.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130275831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d6 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130277085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d7 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130278335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d8 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130279585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001d9 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130280835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001da data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130282059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001db data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130283309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001dc data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130284559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001dd data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130284559.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130285809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001de data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130287068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001df data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130288318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e0 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130289568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e1 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130290818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e2 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130292083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e3 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130293332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e4 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130294582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e5 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130294582.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130295831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e6 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130297085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e7 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130298335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e8 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130299585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001e9 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130300835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ea data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130302059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001eb data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130303309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ec data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130304559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ed data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130304559.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130305809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ee data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130307068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ef data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130308318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f0 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130309568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f1 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130310818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f2 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130312083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f3 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130313332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f4 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130314582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f5 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130314582.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130315831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f6 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130317085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f7 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130318335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f8 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130319585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001f9 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130320835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001fa data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130322059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001fb data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130323309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001fc data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130324559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001fd data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130324559.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130325809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001fe data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130327068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000001ff data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130328318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000200 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130329568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000201 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130330818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000202 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130332083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000203 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130333332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000204 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130334582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000205 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130334582.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130335831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000206 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130337085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000207 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130338335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000208 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130339585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000209 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130340835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000020a data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130342059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000020b data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130343309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000020c data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130344559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000020d data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130344559.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130345809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000020e data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130347068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000020f data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130348318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000210 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130349568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000211 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130350818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000212 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130352083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000213 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130353332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000214 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130354582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000215 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130354582.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130355831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000216 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130357085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000217 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130358335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000218 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130359585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000219 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130360835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000021a data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130362059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000021b data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130363309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000021c data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130364559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000021d data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130364559.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130365809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000021e data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130367068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000021f data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130368318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000220 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130369568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000221 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130370818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000222 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130372083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000223 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130373332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000224 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130374582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000225 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130374582.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130375831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000226 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130377085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000227 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130378335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000228 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130379585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000229 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130380835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000022a data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130382059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000022b data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130383309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000022c data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130384559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000022d data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130384559.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130385809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000022e data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130387068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000022f data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130388318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000230 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130389568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000231 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130390818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000232 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130392083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000233 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130393332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000234 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130394582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000235 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130394582.0 ps INFO: Read      bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130395831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000236 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130397085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000237 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130398335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000238 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130399585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000239 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130400835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000023a data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130402059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000023b data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130403309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000023c data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130404559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000023d data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130404559.0 ps INFO: Read      bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130405809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000023e data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130407068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000023f data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130408318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000240 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130409568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000241 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130410818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000242 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130412083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000243 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130413332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000244 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130414582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000245 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130414582.0 ps INFO: Read      bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130415831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000246 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130417085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000247 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130418335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000248 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130419585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000249 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130420835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000024a data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130422059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000024b data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130423309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000024c data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130424559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000024d data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130424559.0 ps INFO: Read      bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130425809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000024e data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130427068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000024f data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130428318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000250 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130429568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000251 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130430818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000252 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130432083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000253 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130433332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000254 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130434582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000255 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130434582.0 ps INFO: Read      bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130435831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000256 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130437085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000257 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130438335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000258 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130439585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000259 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130440835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000025a data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130442059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000025b data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130443309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000025c data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130444559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000025d data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130444559.0 ps INFO: Read      bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130445809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000025e data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130447068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000025f data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130448318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000260 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130449568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000261 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130450818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000262 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130452083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000263 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130453332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000264 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130454582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000265 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130454582.0 ps INFO: Read      bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130455831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000266 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130457085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000267 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130458335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000268 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130459585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000269 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130460835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000026a data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130462059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000026b data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130463309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000026c data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130464559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000026d data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130464559.0 ps INFO: Read      bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130465809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000026e data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130467068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000026f data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130468318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000270 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130469568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000271 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130470818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000272 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130472083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000273 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130473332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000274 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130474582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000275 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130474582.0 ps INFO: Read      bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130475831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000276 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130477085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000277 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130478335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000278 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130479585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000279 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130480835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000027a data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130482059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000027b data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130483309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000027c data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130484559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000027d data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130484559.0 ps INFO: Read      bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130485809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000027e data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130487068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000027f data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130488318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000280 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130489568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000281 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130490818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000282 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130492083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000283 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130493332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000284 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130494582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000285 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130494582.0 ps INFO: Read      bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130495831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000286 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130497085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000287 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130498335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000288 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130499585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000289 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130500835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000028a data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130502059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000028b data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130503309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000028c data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130504559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000028d data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130504559.0 ps INFO: Read      bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130505809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000028e data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130507068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000028f data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130508318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000290 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130509568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000291 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130510818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000292 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130512083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000293 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130513332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000294 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130514582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000295 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130514582.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130515831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000296 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130517085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000297 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130518335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000298 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130519585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000299 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130520835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000029a data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130522059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000029b data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130523309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000029c data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130524559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000029d data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130524559.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130525809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000029e data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130527068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000029f data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130528318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a0 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130529568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a1 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130530818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a2 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130532083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a3 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130533332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a4 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130534582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a5 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130534582.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130535831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a6 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130537085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a7 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130538335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a8 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130539585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002a9 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130540835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002aa data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130542059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ab data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130543309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ac data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130544559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ad data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130544559.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130545809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ae data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130547068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002af data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130548318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b0 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130549568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b1 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130550818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b2 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130552083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b3 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130553332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b4 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130554582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b5 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130554582.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130555831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b6 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130557085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b7 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130558335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b8 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130559585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002b9 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130560835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ba data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130562059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002bb data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130563309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002bc data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130564559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002bd data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130564559.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130565809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002be data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130567068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002bf data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130568318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c0 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130569568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c1 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130570818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c2 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130572083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c3 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130573332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c4 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130574582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c5 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130574582.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130575831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c6 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130577085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c7 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130578335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c8 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130579585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002c9 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130580835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ca data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130582059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002cb data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130583309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002cc data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130584559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002cd data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130584559.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130585809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ce data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130587068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002cf data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130588318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d0 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130589568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d1 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130590818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d2 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130592083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d3 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130593332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d4 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130594582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d5 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130594582.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130595831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d6 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130597085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d7 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130598335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d8 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130599585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002d9 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130600835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002da data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130602059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002db data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130603309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002dc data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130604559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002dd data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130604559.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130605809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002de data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130607068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002df data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130608318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e0 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130609568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e1 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130610818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e2 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130612083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e3 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130613332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e4 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130614582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e5 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130614582.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130615831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e6 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130617085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e7 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130618335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e8 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130619585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002e9 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130620835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ea data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130622059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002eb data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130623309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ec data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130624559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ed data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130624559.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130625809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ee data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130627068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ef data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130628318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f0 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130629568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f1 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130630818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f2 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130632083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f3 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130633332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f4 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130634582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f5 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130634582.0 ps INFO: Read      bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130635831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f6 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130637085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f7 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130638335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f8 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130639585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002f9 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130640835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002fa data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130642059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002fb data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130643309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002fc data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130644559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002fd data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130644559.0 ps INFO: Read      bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130645809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002fe data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130647068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 000002ff data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130648318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000300 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130649568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000301 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130650818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000302 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130652083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000303 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130653332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000304 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130654582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000305 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130654582.0 ps INFO: Read      bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130655831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000306 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130657085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000307 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130658335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000308 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130659585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000309 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130660835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000030a data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130662059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000030b data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130663309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000030c data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130664559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000030d data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130664559.0 ps INFO: Read      bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130665809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000030e data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130667068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000030f data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130668318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000310 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130669568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000311 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130670818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000312 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130672083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000313 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130673332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000314 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130674582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000315 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130674582.0 ps INFO: Read      bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130675831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000316 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130677085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000317 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130678335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000318 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130679585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000319 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130680835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000031a data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130682059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000031b data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130683309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000031c data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130684559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000031d data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130684559.0 ps INFO: Read      bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130685809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000031e data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130687068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000031f data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130688318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000320 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130689568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000321 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130690818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000322 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130692083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000323 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130693332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000324 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130694582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000325 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130694582.0 ps INFO: Read      bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130695831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000326 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130697085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000327 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130698335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000328 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130699585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000329 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130700835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000032a data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130702059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000032b data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130703309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000032c data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130704559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000032d data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130704559.0 ps INFO: Read      bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130705809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000032e data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130707068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000032f data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130708318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000330 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130709568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000331 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130710818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000332 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130712083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000333 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130713332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000334 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130714582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000335 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130714582.0 ps INFO: Read      bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130715831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000336 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130717085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000337 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130718335.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000338 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130719585.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000339 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130720835.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000033a data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130722059.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000033b data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130723309.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000033c data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130724559.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000033d data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130725809.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000033e data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130727068.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 0000033f data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130728318.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000340 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130729568.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000341 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130730818.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000342 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130732083.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000343 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130733332.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000344 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130734582.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000345 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130735831.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000346 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130737085.0 ps INFO: READ @ DQS= bank = 0 row = 0007 col = 00000347 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130744559.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130749568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130754582.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130764559.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000350 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000351 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000352 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000353 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000354 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000355 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130774582.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000356 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000357 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000358 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000359 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000035a data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000035b data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000035c data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000035d data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130784559.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000035e data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000035f data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000360 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000361 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000362 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000363 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000364 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000365 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130794582.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000366 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000367 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000368 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000369 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000036a data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000036b data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000036c data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000036d data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130804559.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000036e data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000036f data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000370 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000371 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000372 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000373 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000374 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000375 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130814582.0 ps INFO: Write     bank 0 col 380, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000376 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000377 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000378 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000379 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000037a data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000037b data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000037c data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000037d data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000037e data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000037f data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000380 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000381 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000382 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000383 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000384 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000385 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000386 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000387 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130839585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130852083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130882059.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131042059.0 ps INFO: Activate  bank 0 row 0007
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131064559.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 131069568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131074582.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000388 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000389 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000038a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000038b data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000038c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000038d data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131084559.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000038e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000038f data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000390 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000391 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000392 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000393 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000394 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000395 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131094582.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000396 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000397 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000398 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 00000399 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000039a data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000039b data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000039c data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000039d data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131104559.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000039e data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 0000039f data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a0 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a1 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a2 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a3 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a4 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a5 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131114582.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a6 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a7 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a8 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003a9 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003aa data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ab data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ac data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ad data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131124559.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ae data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003af data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b0 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b1 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b2 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b3 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b4 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b5 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131134582.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b6 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b7 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b8 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003b9 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ba data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003bb data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003bc data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003bd data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131144559.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003be data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003bf data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c0 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c1 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c2 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c3 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c4 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c5 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131154582.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c6 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c7 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c8 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003c9 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ca data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003cb data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003cc data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003cd data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131164559.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ce data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003cf data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d0 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d1 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d2 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d3 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d4 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d5 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131174582.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d6 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d7 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d8 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003d9 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003da data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003db data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003dc data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003dd data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131184559.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003de data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003df data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e0 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e1 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e2 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e3 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e4 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e5 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131194582.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e6 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e7 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e8 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003e9 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ea data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003eb data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ec data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ed data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131204559.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ee data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ef data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f0 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f1 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f2 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f3 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f4 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f5 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f6 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f7 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f8 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003f9 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003fa data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003fb data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003fc data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003fd data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003fe data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0007 col = 000003ff data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 131229568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 131242059.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131272083.0 ps INFO: Activate  bank 0 row 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131294582.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 131299585.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131304559.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000000 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000001 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000002 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000003 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000004 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000005 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131314582.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000006 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000007 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000008 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000009 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000000a data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000000b data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000000c data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000000d data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131324559.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000000e data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000000f data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000010 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000011 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000012 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000013 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000014 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000015 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131334582.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000016 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000017 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000018 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000019 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000001a data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000001b data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000001c data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000001d data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131344559.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000001e data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000001f data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000020 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000021 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000022 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000023 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000024 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000025 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131354582.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000026 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000027 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000028 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000029 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000002a data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000002b data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000002c data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000002d data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131364559.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000002e data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000002f data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000030 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000031 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000032 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000033 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000034 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000035 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131374582.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000036 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000037 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000038 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000039 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000003a data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000003b data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000003c data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000003d data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131384559.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000003e data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000003f data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000040 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000041 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000042 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000043 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000044 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000045 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131394582.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000046 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000047 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000048 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000049 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000004a data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000004b data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000004c data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000004d data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131404559.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000004e data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000004f data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000050 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000051 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000052 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000053 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000054 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000055 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131414582.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000056 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000057 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000058 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000059 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000005a data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000005b data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000005c data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000005d data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131424559.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000005e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000005f data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000060 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000061 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000062 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000063 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000064 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000065 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131434582.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000066 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000067 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000068 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000069 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000006a data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000006b data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000006c data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000006d data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131444559.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000006e data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000006f data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000070 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000071 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000072 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000073 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000074 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000075 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131454582.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000076 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000077 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000078 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000079 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000007a data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000007b data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000007c data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000007d data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131464559.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000007e data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000007f data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000080 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000081 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000082 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000083 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000084 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000085 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131474582.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000086 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000087 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000088 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000089 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000008a data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000008b data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000008c data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000008d data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131484559.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000008e data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000008f data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000090 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000091 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000092 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000093 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000094 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000095 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131494582.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000096 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000097 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000098 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000099 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000009a data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000009b data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000009c data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000009d data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131504559.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000009e data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000009f data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a0 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a1 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a2 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a3 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a4 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a5 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131514582.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a6 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a7 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a8 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000a9 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000aa data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ab data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ac data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ad data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131524559.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ae data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000af data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b0 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b1 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b2 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b3 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b4 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b5 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131534582.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b6 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b7 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b8 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000b9 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ba data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000bb data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000bc data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000bd data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131544559.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000be data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000bf data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c0 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c1 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c2 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c3 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c4 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c5 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131554582.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c6 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c7 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c8 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000c9 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ca data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000cb data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000cc data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000cd data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131564559.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ce data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000cf data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d0 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d1 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d2 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d3 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d4 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d5 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131574582.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d6 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d7 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d8 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000d9 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000da data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000db data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000dc data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000dd data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131584559.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000de data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000df data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e0 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e1 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e2 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e3 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e4 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e5 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131594582.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e6 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e7 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e8 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000e9 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ea data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000eb data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ec data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ed data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131604559.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ee data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ef data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f0 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f1 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f2 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f3 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f4 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f5 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131614582.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f6 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f7 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f8 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000f9 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000fa data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000fb data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000fc data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000fd data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131624559.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000fe data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000000ff data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000100 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000101 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000102 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000103 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000104 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000105 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131634582.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000106 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000107 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000108 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000109 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000010a data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000010b data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000010c data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000010d data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131644559.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000010e data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000010f data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000110 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000111 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000112 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000113 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000114 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000115 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131654582.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000116 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000117 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000118 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000119 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000011a data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000011b data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000011c data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000011d data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131664559.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000011e data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000011f data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000120 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000121 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000122 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000123 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000124 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000125 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131674582.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000126 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000127 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000128 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000129 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000012a data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000012b data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000012c data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000012d data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131684559.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000012e data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000012f data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000130 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000131 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000132 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000133 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000134 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000135 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131694582.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000136 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000137 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000138 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000139 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000013a data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000013b data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000013c data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000013d data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131704559.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000013e data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000013f data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000140 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000141 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000142 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000143 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000144 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000145 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131714582.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000146 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000147 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000148 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000149 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000014a data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000014b data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000014c data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000014d data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131724559.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000014e data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000014f data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000150 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000151 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000152 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000153 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000154 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000155 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131734582.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000156 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000157 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000158 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000159 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000015a data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000015b data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000015c data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000015d data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131744559.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000015e data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000015f data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000160 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000161 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000162 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000163 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000164 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000165 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131754582.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000166 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000167 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000168 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000169 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000016a data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000016b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000016c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000016d data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131764559.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000016e data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000016f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000170 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000171 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000172 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000173 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000174 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000175 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131774582.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000176 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000177 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000178 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000179 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000017a data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000017b data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000017c data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000017d data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131784559.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000017e data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000017f data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000180 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000181 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000182 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000183 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000184 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000185 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131794582.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000186 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000187 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000188 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000189 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000018a data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000018b data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000018c data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000018d data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131804559.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000018e data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000018f data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000190 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000191 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000192 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000193 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000194 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000195 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131814582.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000196 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000197 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000198 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000199 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000019a data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000019b data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000019c data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000019d data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131824559.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000019e data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000019f data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a0 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a1 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a2 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a3 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a4 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a5 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131834582.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a6 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a7 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a8 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001a9 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001aa data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ab data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ac data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ad data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131844559.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ae data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001af data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b0 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b1 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b2 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b3 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b4 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b5 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131854582.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b6 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b7 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b8 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001b9 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ba data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001bb data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001bc data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001bd data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131864559.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001be data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001bf data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c0 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c1 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c2 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c3 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c4 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c5 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131874582.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c6 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c7 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c8 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001c9 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ca data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001cb data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001cc data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001cd data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131884559.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ce data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001cf data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d0 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d1 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d2 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d3 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d4 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d5 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131894582.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d6 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d7 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d8 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001d9 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001da data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001db data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001dc data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001dd data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131904559.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001de data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001df data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e0 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e1 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e2 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e3 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e4 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e5 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131914582.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e6 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e7 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e8 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001e9 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ea data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001eb data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ec data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ed data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131924559.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ee data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ef data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f0 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f1 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f2 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f3 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f4 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f5 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131934582.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f6 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f7 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f8 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001f9 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001fa data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001fb data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001fc data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001fd data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131944559.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001fe data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000001ff data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000200 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000201 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000202 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000203 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000204 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000205 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131954582.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000206 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000207 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000208 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000209 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000020a data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000020b data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000020c data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000020d data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131964559.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000020e data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000020f data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000210 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000211 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000212 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000213 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000214 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000215 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131974582.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000216 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000217 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000218 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000219 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000021a data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000021b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000021c data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000021d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131984559.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000021e data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000021f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000220 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000221 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000222 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000223 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000224 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000225 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131994582.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000226 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000227 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000228 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000229 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000022a data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000022b data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000022c data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000022d data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132004559.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000022e data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000022f data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000230 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000231 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000232 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000233 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000234 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000235 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132014582.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000236 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000237 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000238 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000239 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000023a data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000023b data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000023c data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000023d data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132024559.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000023e data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000023f data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000240 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000241 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000242 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000243 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000244 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000245 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132034582.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000246 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000247 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000248 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000249 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000024a data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000024b data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000024c data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000024d data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132044559.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000024e data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000024f data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000250 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000251 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000252 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000253 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000254 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000255 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132054582.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000256 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000257 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000258 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000259 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000025a data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000025b data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000025c data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000025d data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132064559.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000025e data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000025f data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000260 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000261 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000262 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000263 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000264 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000265 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132074582.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000266 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000267 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000268 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000269 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000026a data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000026b data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000026c data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000026d data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132084559.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000026e data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000026f data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000270 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000271 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000272 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000273 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000274 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000275 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132094582.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000276 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000277 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000278 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000279 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000027a data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000027b data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000027c data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000027d data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132104559.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000027e data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000027f data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000280 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000281 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000282 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000283 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000284 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000285 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132114582.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000286 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000287 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000288 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000289 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000028a data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000028b data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000028c data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000028d data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132124559.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000028e data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000028f data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000290 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000291 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000292 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000293 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000294 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000295 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132134582.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000296 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000297 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000298 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000299 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000029a data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000029b data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000029c data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000029d data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132144559.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000029e data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000029f data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a0 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a1 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a2 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a3 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a4 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a5 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132154582.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a6 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a7 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a8 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002a9 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002aa data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ab data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ac data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ad data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132164559.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ae data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002af data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b0 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b1 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b2 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b3 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b4 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b5 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132174582.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b6 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b7 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b8 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002b9 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ba data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002bb data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002bc data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002bd data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132184559.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002be data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002bf data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c0 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c1 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c2 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c3 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c4 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c5 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132194582.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c6 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c7 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c8 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002c9 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ca data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002cb data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002cc data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002cd data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132204559.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ce data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002cf data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d0 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d1 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d2 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d3 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d4 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d5 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132214582.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d6 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d7 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d8 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002d9 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002da data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002db data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002dc data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002dd data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132224559.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002de data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002df data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e0 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e1 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e2 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e3 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e4 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e5 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132234582.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e6 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e7 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e8 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002e9 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ea data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002eb data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ec data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ed data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132244559.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ee data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ef data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f0 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f1 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f2 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f3 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f4 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f5 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132254582.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f6 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f7 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f8 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002f9 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002fa data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002fb data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002fc data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002fd data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132264559.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002fe data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000002ff data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000300 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000301 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000302 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000303 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000304 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000305 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132274582.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000306 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000307 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000308 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000309 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000030a data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000030b data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000030c data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000030d data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132284559.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000030e data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000030f data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000310 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000311 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000312 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000313 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000314 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000315 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132294582.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000316 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000317 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000318 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000319 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000031a data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000031b data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000031c data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000031d data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132304559.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000031e data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000031f data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000320 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000321 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000322 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000323 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000324 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000325 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132314582.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000326 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000327 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000328 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000329 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000032a data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000032b data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000032c data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000032d data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132324559.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000032e data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000032f data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000330 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000331 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000332 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000333 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000334 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000335 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132334582.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000336 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000337 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000338 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000339 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000033a data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000033b data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000033c data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000033d data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132344559.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000033e data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000033f data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000340 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000341 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000342 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000343 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000344 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000345 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132354582.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000346 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000347 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000348 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000349 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000034a data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000034b data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000034c data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000034d data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132364559.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000034e data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000034f data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000350 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000351 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000352 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000353 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000354 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000355 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132374582.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000356 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000357 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000358 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000359 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000035a data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000035b data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000035c data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000035d data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132384559.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000035e data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000035f data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000360 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000361 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000362 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000363 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000364 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000365 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132394582.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000366 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000367 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000368 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000369 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000036a data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000036b data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000036c data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000036d data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132404559.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000036e data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000036f data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000370 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000371 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000372 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000373 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000374 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000375 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132414582.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000376 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000377 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000378 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000379 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000037a data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000037b data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000037c data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000037d data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132424559.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000037e data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000037f data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000380 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000381 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000382 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000383 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000384 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000385 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132434582.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000386 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000387 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000388 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000389 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000038a data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000038b data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000038c data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000038d data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132444559.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000038e data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000038f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000390 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000391 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000392 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000393 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000394 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000395 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132454582.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000396 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000397 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000398 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 00000399 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000039a data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000039b data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000039c data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000039d data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132464559.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000039e data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 0000039f data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a0 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a1 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a2 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a3 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a4 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a5 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132474582.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a6 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a7 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a8 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003a9 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003aa data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ab data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ac data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ad data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132484559.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ae data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003af data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b0 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b1 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b2 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b3 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b4 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b5 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132494582.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b6 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b7 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b8 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003b9 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ba data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003bb data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003bc data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003bd data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132504559.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003be data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003bf data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c0 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c1 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c2 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c3 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c4 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c5 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132514582.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c6 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c7 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c8 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003c9 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ca data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003cb data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003cc data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003cd data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132524559.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ce data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003cf data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d0 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d1 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d2 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d3 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d4 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d5 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132534582.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d6 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d7 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d8 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003d9 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003da data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003db data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003dc data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003dd data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132544559.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003de data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003df data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e0 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e1 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e2 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e3 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e4 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e5 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132554582.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e6 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e7 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e8 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003e9 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ea data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003eb data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ec data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ed data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132564559.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ee data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ef data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f0 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f1 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f2 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f3 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f4 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f5 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f6 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f7 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f8 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003f9 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003fa data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003fb data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003fc data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003fd data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003fe data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0008 col = 000003ff data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 132589568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 132602059.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132632083.0 ps INFO: Activate  bank 0 row 0009
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132654582.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 132659585.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132664559.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000000 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000001 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000002 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000003 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000004 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000005 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132674582.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000006 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000007 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000008 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000009 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000000a data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000000b data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000000c data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000000d data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132684559.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000000e data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000000f data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000010 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000011 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000012 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000013 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000014 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132694582.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000016 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000017 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000018 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000019 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000001a data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000001b data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000001c data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000001d data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132704559.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000001e data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000001f data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000020 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000021 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000022 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000023 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000024 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000025 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132714582.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000026 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000027 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000028 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000029 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000002a data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000002b data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000002c data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000002d data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132724559.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000002e data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000002f data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000030 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000031 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000032 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000033 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000034 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000035 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132734582.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000036 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000037 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000038 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000039 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000003a data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000003b data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000003c data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000003d data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132744559.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000003e data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000003f data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000040 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000041 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000042 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000043 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000044 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000045 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132754582.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000046 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000047 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000048 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000049 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000004a data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000004b data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000004c data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000004d data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132764559.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000004e data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000004f data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000050 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000051 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000052 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000053 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000054 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000055 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132774582.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000056 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000057 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000058 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000059 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000005a data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000005b data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000005c data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000005d data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132784559.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000005e data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000005f data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000060 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000061 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000062 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000063 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000064 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000065 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132794582.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000066 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000067 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000068 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000069 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000006a data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000006b data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000006c data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000006d data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132804559.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000006e data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000006f data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000070 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000071 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000072 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000073 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000074 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000075 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132814582.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000076 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000077 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000078 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000079 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000007a data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000007b data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000007c data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000007d data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132824559.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000007e data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000007f data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000080 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000081 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000082 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000083 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000084 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000085 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132834582.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000086 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000087 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000088 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000089 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000008a data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000008b data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000008c data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000008d data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132844559.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000008e data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000008f data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000090 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000091 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000092 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000093 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000094 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000095 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132854582.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000096 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000097 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000098 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000099 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000009a data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000009b data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000009c data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000009d data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132864559.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000009e data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000009f data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a0 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a1 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a2 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a3 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a4 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a5 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132874582.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a6 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a7 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a8 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000a9 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000aa data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ab data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ac data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ad data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132884559.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ae data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000af data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b0 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b1 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b2 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b3 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b4 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b5 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132894582.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b6 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b7 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b8 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000b9 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ba data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000bb data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000bc data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000bd data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132904559.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000be data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000bf data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c0 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c1 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c2 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c3 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c4 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c5 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132914582.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c6 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c7 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c8 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000c9 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ca data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000cb data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000cc data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000cd data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132924559.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ce data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000cf data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d0 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d1 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d2 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d3 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d4 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d5 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132934582.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d6 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d7 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d8 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000d9 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000da data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000db data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000dc data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000dd data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132944559.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000de data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000df data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e0 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e1 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e2 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e3 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e4 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e5 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132954582.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e6 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e7 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e8 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000e9 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ea data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000eb data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ec data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ed data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132964559.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ee data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ef data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f0 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f1 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f2 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f3 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f4 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f5 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132974582.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f6 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f7 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f8 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000f9 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000fa data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000fb data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000fc data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000fd data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132984559.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000fe data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000000ff data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000100 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000101 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000102 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000103 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000104 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000105 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132994582.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000106 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000107 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000108 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000109 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000010a data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000010b data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000010c data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000010d data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133004559.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000010e data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000010f data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000110 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000111 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000112 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000113 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000114 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000115 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133014582.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000116 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000117 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000118 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000119 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000011a data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000011b data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000011c data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000011d data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133024559.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000011e data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000011f data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000120 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000121 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000122 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000123 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000124 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000125 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133034582.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000126 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000127 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000128 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000129 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000012a data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000012b data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000012c data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000012d data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133044559.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000012e data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000012f data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000130 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000131 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000132 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000133 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000134 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000135 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133054582.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000136 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000137 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000138 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000139 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000013a data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000013b data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000013c data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000013d data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133064559.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000013e data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000013f data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000140 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000141 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000142 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000143 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000144 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000145 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133074582.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000146 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000147 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000148 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000149 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000014a data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000014b data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000014c data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000014d data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133084559.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000014e data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000014f data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000150 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000151 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000152 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000153 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000154 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000155 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133094582.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000156 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000157 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000158 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000159 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000015a data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000015b data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000015c data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000015d data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133104559.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000015e data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000015f data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000160 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000161 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000162 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000163 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000164 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000165 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133114582.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000166 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000167 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000168 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000169 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000016a data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000016b data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000016c data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000016d data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133124559.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000016e data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000016f data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000170 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000171 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000172 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000173 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000174 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000175 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133134582.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000176 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000177 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000178 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000179 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000017a data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000017b data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000017c data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000017d data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133144559.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000017e data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000017f data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000180 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000181 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000182 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000183 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000184 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000185 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133154582.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000186 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000187 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000188 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000189 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000018a data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000018b data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000018c data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000018d data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133164559.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000018e data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000018f data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000190 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000191 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000192 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000193 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000194 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000195 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133174582.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000196 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000197 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000198 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000199 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000019a data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000019b data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000019c data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000019d data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133184559.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000019e data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000019f data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a0 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a1 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a2 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a3 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a4 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a5 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133194582.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a6 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a7 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a8 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001a9 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001aa data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ab data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ac data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ad data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133204559.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ae data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001af data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b0 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b1 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b2 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b3 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b4 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b5 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133214582.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b6 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b7 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b8 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001b9 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ba data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001bb data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001bc data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001bd data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133224559.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001be data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001bf data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c0 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c1 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c2 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c3 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c4 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c5 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133234582.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c6 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c7 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c8 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001c9 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ca data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001cb data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001cc data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001cd data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133244559.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ce data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001cf data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d0 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d1 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d2 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d3 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d4 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d5 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133254582.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d6 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d7 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d8 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001d9 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001da data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001db data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001dc data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001dd data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133264559.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001de data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001df data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e0 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e1 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e2 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e3 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e4 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e5 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133274582.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e6 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e7 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e8 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001e9 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ea data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001eb data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ec data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ed data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133284559.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ee data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ef data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f0 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f1 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f2 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f3 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f4 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f5 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133294582.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f6 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f7 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f8 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001f9 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001fa data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001fb data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001fc data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001fd data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133304559.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001fe data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000001ff data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000200 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000201 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000202 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000203 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000204 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000205 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133314582.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000206 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000207 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000208 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000209 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000020a data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000020b data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000020c data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000020d data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133324559.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000020e data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000020f data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000210 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000211 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000212 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000213 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000214 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000215 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133334582.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000216 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000217 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000218 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000219 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000021a data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000021b data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000021c data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000021d data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133344559.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000021e data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000021f data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000220 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000221 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000222 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000223 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000224 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000225 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133354582.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000226 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000227 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000228 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000229 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000022a data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000022b data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000022c data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000022d data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133364559.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000022e data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000022f data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000230 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000231 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000232 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000233 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000234 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000235 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133374582.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000236 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000237 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000238 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000239 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000023a data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000023b data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000023c data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000023d data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133384559.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000023e data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000023f data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000240 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000241 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000242 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000243 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000244 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000245 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133394582.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000246 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000247 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000248 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000249 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000024a data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000024b data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000024c data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000024d data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133404559.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000024e data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000024f data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000250 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000251 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000252 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000253 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000254 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000255 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133414582.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000256 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000257 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000258 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000259 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000025a data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000025b data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000025c data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000025d data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133424559.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000025e data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000025f data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000260 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000261 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000262 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000263 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000264 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000265 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133434582.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000266 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000267 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000268 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000269 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000026a data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000026b data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000026c data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000026d data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133444559.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000026e data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000026f data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000270 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000271 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000272 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000273 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000274 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000275 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133454582.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000276 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000277 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000278 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000279 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000027a data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000027b data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000027c data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000027d data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133464559.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000027e data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000027f data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000280 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000281 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000282 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000283 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000284 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000285 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133474582.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000286 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000287 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000288 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000289 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000028a data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000028b data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000028c data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000028d data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133484559.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000028e data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000028f data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000290 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000291 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000292 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000293 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000294 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000295 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133494582.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000296 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000297 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000298 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000299 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000029a data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000029b data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000029c data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000029d data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133504559.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000029e data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000029f data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a0 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a1 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a2 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a3 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a4 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a5 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133514582.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a6 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a7 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a8 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002a9 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002aa data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ab data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ac data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ad data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133524559.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ae data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002af data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b0 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b1 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b2 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b3 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b4 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b5 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133534582.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b6 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b7 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b8 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002b9 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ba data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002bb data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002bc data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002bd data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133544559.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002be data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002bf data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c0 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c1 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c2 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c3 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c4 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c5 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133554582.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c6 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c7 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c8 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002c9 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ca data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002cb data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002cc data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002cd data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133564559.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ce data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002cf data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d0 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d1 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d2 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d3 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d4 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d5 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133574582.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d6 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d7 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d8 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002d9 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002da data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002db data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002dc data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002dd data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133584559.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002de data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002df data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e0 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e1 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e2 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e3 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e4 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e5 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133594582.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e6 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e7 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e8 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002e9 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ea data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002eb data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ec data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ed data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133604559.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ee data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ef data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f0 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f1 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f2 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f3 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f4 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f5 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133614582.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f6 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f7 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f8 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002f9 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002fa data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002fb data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002fc data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002fd data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133624559.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002fe data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000002ff data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000300 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000301 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000302 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000303 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000304 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000305 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133634582.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000306 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000307 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000308 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000309 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000030a data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000030b data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000030c data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000030d data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133644559.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000030e data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000030f data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000310 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000311 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000312 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000313 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000314 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000315 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133654582.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000316 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000317 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000318 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000319 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000031a data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000031b data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000031c data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000031d data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133664559.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000031e data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000031f data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000320 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000321 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000322 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000323 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000324 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000325 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133674582.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000326 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000327 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000328 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000329 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000032a data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000032b data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000032c data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000032d data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133684559.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000032e data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000032f data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000330 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000331 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000332 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000333 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000334 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000335 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133694582.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000336 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000337 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000338 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000339 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000033a data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000033b data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000033c data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000033d data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133704559.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000033e data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000033f data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000340 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000341 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000342 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000343 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000344 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000345 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133714582.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000346 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000347 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133724559.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000350 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000351 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000352 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000353 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000354 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000355 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133734582.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000356 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000357 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000358 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000359 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000035a data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000035b data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000035c data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000035d data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133744559.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000035e data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000035f data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000360 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000361 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000362 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000363 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000364 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000365 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133754582.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000366 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000367 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000368 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000369 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000036a data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000036b data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000036c data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000036d data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133764559.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000036e data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000036f data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000370 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000371 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000372 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000373 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000374 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000375 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133774582.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000376 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000377 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000378 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000379 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000037a data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000037b data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000037c data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000037d data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133784559.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000037e data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000037f data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000380 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000381 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000382 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000383 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000384 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000385 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133794582.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000386 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000387 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000388 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000389 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000038a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000038b data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000038c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000038d data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133804559.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000038e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000038f data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000390 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000391 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000392 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000393 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000394 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000395 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133814582.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000396 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000397 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000398 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 00000399 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000039a data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000039b data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000039c data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000039d data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133824559.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000039e data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 0000039f data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a0 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a1 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a2 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a3 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a4 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a5 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133834582.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a6 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a7 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a8 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003a9 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003aa data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ab data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ac data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ad data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133844559.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ae data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003af data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b0 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b1 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b2 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b3 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b4 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b5 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133854582.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b6 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b7 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b8 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003b9 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ba data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003bb data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003bc data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003bd data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133864559.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003be data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003bf data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c0 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c1 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c2 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c3 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c4 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c5 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133874582.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c6 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c7 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c8 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003c9 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ca data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003cb data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003cc data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003cd data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133884559.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ce data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003cf data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d0 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d1 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d2 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d3 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d4 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d5 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133894582.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d6 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d7 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d8 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003d9 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003da data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003db data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003dc data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003dd data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133904559.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003de data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003df data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e0 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e1 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e2 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e3 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e4 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e5 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133914582.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e6 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e7 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e8 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003e9 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ea data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003eb data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ec data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ed data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133924559.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ee data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ef data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f0 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f1 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f2 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f3 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f4 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f5 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f6 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f7 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f8 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003f9 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003fa data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003fb data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003fc data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003fd data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003fe data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 0009 col = 000003ff data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133949568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133962059.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133992083.0 ps INFO: Activate  bank 0 row 000a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134014582.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 134019585.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134024559.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000000 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000001 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000002 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000003 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000004 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000005 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134034582.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000006 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000007 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000008 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000009 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000000a data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000000b data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000000c data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000000d data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134044559.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000000e data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000000f data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000010 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000011 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000012 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000013 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000014 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000015 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134054582.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000016 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000017 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000018 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000019 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000001a data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000001b data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000001c data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000001d data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134064559.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000001e data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000001f data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000020 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000021 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000022 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000023 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000024 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000025 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134074582.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000026 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000027 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000028 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000029 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000002a data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000002b data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000002c data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000002d data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134084559.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000002e data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000002f data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000030 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000031 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000032 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000033 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000034 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000035 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134094582.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000036 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000037 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000038 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000039 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000003a data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000003b data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000003c data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000003d data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134104559.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000003e data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000003f data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000040 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000041 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000042 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000043 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000044 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000045 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134114582.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000046 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000047 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000048 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000049 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000004a data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000004b data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000004c data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000004d data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134124559.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000004e data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000004f data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000050 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000051 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000052 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000053 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000054 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000055 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134134582.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000056 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000057 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000058 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000059 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000005a data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000005b data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000005c data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000005d data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134144559.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000005e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000005f data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000060 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000061 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000062 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000063 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000064 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000065 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134154582.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000066 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000067 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000068 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000069 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000006a data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000006b data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000006c data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000006d data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134164559.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000006e data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000006f data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000070 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000071 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000072 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000073 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000074 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000075 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134174582.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000076 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000077 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000078 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000079 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000007a data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000007b data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000007c data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000007d data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134184559.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000007e data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000007f data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000080 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000081 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000082 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000083 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000084 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000085 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134194582.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000086 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000087 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000088 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000089 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000008a data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000008b data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000008c data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000008d data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134204559.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000008e data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000008f data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000090 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000091 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000092 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000093 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000094 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000095 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134214582.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000096 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000097 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000098 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000099 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000009a data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000009b data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000009c data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000009d data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134224559.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000009e data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000009f data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a0 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a1 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a2 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a3 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a4 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a5 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134234582.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a6 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a7 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a8 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000a9 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000aa data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ab data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ac data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ad data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134244559.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ae data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000af data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b0 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b1 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b2 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b3 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b4 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b5 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134254582.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b6 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b7 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b8 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000b9 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ba data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000bb data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000bc data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000bd data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134264559.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000be data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000bf data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c0 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c1 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c2 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c3 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c4 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c5 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134274582.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c6 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c7 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c8 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000c9 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ca data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000cb data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000cc data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000cd data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134284559.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ce data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000cf data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d0 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d1 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d2 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d3 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d4 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d5 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134294582.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d6 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d7 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d8 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000d9 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000da data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000db data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000dc data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000dd data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134304559.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000de data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000df data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e0 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e1 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e2 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e3 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e4 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e5 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134314582.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e6 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e7 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e8 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000e9 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ea data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000eb data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ec data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ed data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134324559.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ee data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ef data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f0 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f1 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f2 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f3 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f4 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f5 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134334582.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f6 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f7 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f8 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000f9 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000fa data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000fb data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000fc data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000fd data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134344559.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000fe data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000000ff data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000100 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000101 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000102 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000103 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000104 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000105 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134354582.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000106 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000107 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000108 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000109 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000010a data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000010b data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000010c data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000010d data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134364559.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000010e data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000010f data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000110 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000111 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000112 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000113 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000114 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000115 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134374582.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000116 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000117 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000118 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000119 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000011a data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000011b data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000011c data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000011d data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134384559.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000011e data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000011f data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000120 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000121 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000122 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000123 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000124 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000125 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134394582.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000126 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000127 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000128 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000129 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000012a data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000012b data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000012c data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000012d data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134404559.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000012e data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000012f data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000130 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000131 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000132 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000133 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000134 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000135 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134414582.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000136 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000137 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000138 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000139 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000013a data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000013b data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000013c data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000013d data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134424559.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000013e data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000013f data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000140 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000141 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000142 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000143 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000144 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000145 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134434582.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000146 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000147 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000148 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000149 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000014a data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000014b data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000014c data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000014d data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134444559.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000014e data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000014f data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000150 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000151 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000152 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000153 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000154 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000155 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134454582.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000156 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000157 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000158 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000159 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000015a data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000015b data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000015c data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000015d data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134464559.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000015e data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000015f data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000160 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000161 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000162 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000163 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000164 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000165 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134474582.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000166 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000167 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000168 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000169 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000016a data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000016b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000016c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000016d data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134484559.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000016e data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000016f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000170 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000171 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000172 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000173 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000174 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000175 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134494582.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000176 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000177 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000178 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000179 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000017a data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000017b data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000017c data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000017d data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134504559.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000017e data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000017f data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000180 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000181 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000182 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000183 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000184 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000185 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134514582.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000186 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000187 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000188 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000189 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000018a data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000018b data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000018c data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000018d data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134524559.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000018e data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000018f data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000190 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000191 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000192 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000193 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000194 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000195 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134534582.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000196 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000197 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000198 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000199 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000019a data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000019b data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000019c data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000019d data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134544559.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000019e data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000019f data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a0 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a1 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a2 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a3 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a4 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a5 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134554582.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a6 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a7 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a8 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001a9 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001aa data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ab data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ac data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ad data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134564559.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ae data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001af data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b0 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b1 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b2 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b3 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b4 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b5 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134574582.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b6 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b7 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b8 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001b9 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ba data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001bb data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001bc data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001bd data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134584559.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001be data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001bf data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c0 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c1 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c2 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c3 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c4 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c5 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134594582.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c6 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c7 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c8 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001c9 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ca data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001cb data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001cc data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001cd data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134604559.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ce data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001cf data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d0 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d1 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d2 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d3 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d4 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d5 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134614582.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d6 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d7 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d8 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001d9 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001da data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001db data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001dc data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001dd data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134624559.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001de data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001df data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e0 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e1 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e2 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e3 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e4 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e5 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134634582.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e6 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e7 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e8 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001e9 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ea data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001eb data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ec data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ed data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134644559.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ee data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ef data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f0 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f1 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f2 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f3 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f4 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f5 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134654582.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f6 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f7 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f8 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001f9 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001fa data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001fb data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001fc data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001fd data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134664559.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001fe data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000001ff data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000200 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000201 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000202 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000203 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000204 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000205 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134674582.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000206 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000207 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000208 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000209 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000020a data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000020b data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000020c data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000020d data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134684559.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000020e data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000020f data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000210 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000211 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000212 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000213 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000214 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000215 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134694582.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000216 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000217 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000218 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000219 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000021a data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000021b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000021c data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000021d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134704559.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000021e data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000021f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000220 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000221 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000222 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000223 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000224 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000225 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134714582.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000226 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000227 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000228 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000229 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000022a data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000022b data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000022c data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000022d data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134724559.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000022e data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000022f data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000230 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000231 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000232 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000233 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000234 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000235 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134734582.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000236 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000237 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000238 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000239 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000023a data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000023b data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000023c data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000023d data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134744559.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000023e data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000023f data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000240 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000241 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000242 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000243 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000244 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000245 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134754582.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000246 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000247 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000248 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000249 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000024a data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000024b data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000024c data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000024d data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134764559.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000024e data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000024f data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000250 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000251 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000252 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000253 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000254 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000255 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134774582.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000256 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000257 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000258 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000259 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000025a data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000025b data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000025c data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000025d data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134784559.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000025e data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000025f data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000260 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000261 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000262 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000263 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000264 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000265 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134794582.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000266 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000267 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000268 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000269 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000026a data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000026b data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000026c data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000026d data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134804559.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000026e data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000026f data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000270 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000271 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000272 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000273 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000274 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000275 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134814582.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000276 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000277 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000278 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000279 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000027a data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000027b data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000027c data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000027d data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134824559.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000027e data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000027f data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000280 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000281 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000282 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000283 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000284 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000285 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134834582.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000286 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000287 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000288 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000289 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000028a data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000028b data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000028c data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000028d data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134844559.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000028e data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000028f data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000290 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000291 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000292 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000293 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000294 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000295 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134854582.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000296 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000297 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000298 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000299 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000029a data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000029b data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000029c data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000029d data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134864559.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000029e data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000029f data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a0 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a1 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a2 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a3 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a4 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a5 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134874582.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a6 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a7 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a8 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002a9 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002aa data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ab data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ac data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ad data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134884559.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ae data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002af data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b0 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b1 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b2 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b3 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b4 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b5 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134894582.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b6 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b7 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b8 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002b9 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ba data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002bb data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002bc data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002bd data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134904559.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002be data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002bf data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c0 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c1 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c2 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c3 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c4 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c5 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134914582.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c6 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c7 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c8 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002c9 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ca data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002cb data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002cc data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002cd data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134924559.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ce data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002cf data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d0 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d1 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d2 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d3 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d4 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d5 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134934582.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d6 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d7 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d8 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002d9 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002da data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002db data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002dc data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002dd data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134944559.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002de data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002df data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e0 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e1 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e2 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e3 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e4 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e5 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134954582.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e6 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e7 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e8 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002e9 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ea data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002eb data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ec data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ed data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134964559.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ee data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ef data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f0 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f1 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f2 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f3 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f4 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f5 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134974582.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f6 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f7 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f8 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002f9 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002fa data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002fb data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002fc data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002fd data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134984559.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002fe data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000002ff data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000300 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000301 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000302 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000303 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000304 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000305 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134994582.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000306 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000307 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000308 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000309 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000030a data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000030b data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000030c data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000030d data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135004559.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000030e data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000030f data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000310 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000311 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000312 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000313 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000314 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000315 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135014582.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000316 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000317 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000318 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000319 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000031a data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000031b data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000031c data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000031d data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135024559.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000031e data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000031f data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000320 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000321 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000322 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000323 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000324 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000325 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135034582.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000326 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000327 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000328 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000329 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000032a data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000032b data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000032c data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000032d data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135044559.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000032e data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000032f data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000330 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000331 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000332 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000333 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000334 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000335 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135054582.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000336 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000337 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000338 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000339 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000033a data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000033b data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000033c data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000033d data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135064559.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000033e data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000033f data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000340 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000341 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000342 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000343 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000344 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000345 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135074582.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000346 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000347 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000348 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000349 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000034a data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000034b data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000034c data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000034d data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135084559.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000034e data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000034f data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000350 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000351 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000352 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000353 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000354 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000355 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135094582.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000356 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000357 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000358 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000359 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000035a data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000035b data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000035c data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000035d data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135104559.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000035e data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000035f data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000360 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000361 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000362 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000363 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000364 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000365 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135114582.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000366 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000367 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000368 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000369 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000036a data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000036b data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000036c data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000036d data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135124559.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000036e data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000036f data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000370 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000371 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000372 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000373 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000374 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000375 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135134582.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000376 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000377 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000378 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000379 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000037a data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000037b data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000037c data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000037d data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135144559.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000037e data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000037f data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000380 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000381 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000382 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000383 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000384 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000385 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135154582.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000386 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000387 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000388 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000389 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000038a data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000038b data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000038c data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000038d data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135164559.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000038e data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000038f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000390 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000391 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000392 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000393 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000394 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000395 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135174582.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000396 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000397 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000398 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 00000399 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000039a data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000039b data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000039c data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000039d data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135184559.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000039e data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 0000039f data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a0 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a1 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a2 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a3 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a4 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a5 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135194582.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a6 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a7 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a8 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003a9 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003aa data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ab data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ac data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ad data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135204559.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ae data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003af data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b0 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b1 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b2 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b3 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b4 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b5 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135214582.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b6 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b7 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b8 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003b9 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ba data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003bb data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003bc data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003bd data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135224559.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003be data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003bf data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c0 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c1 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c2 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c3 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c4 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c5 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135234582.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c6 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c7 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c8 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003c9 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ca data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003cb data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003cc data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003cd data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135244559.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ce data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003cf data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d0 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d1 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d2 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d3 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d4 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d5 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135254582.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d6 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d7 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d8 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003d9 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003da data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003db data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003dc data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003dd data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135264559.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003de data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003df data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e0 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e1 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e2 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e3 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e4 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e5 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135274582.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e6 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e7 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e8 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003e9 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ea data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003eb data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ec data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ed data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135284559.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ee data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ef data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f0 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f1 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f2 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f3 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f4 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f5 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f6 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f7 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f8 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003f9 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003fa data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003fb data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003fc data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003fd data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003fe data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000a col = 000003ff data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135309568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135322059.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135352083.0 ps INFO: Activate  bank 0 row 000b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135374582.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135379585.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135384559.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000000 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000001 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000002 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000003 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000004 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000005 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135394582.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000006 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000007 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000008 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000009 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000000a data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000000b data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000000c data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000000d data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135404559.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000000e data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000000f data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000010 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000011 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000012 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000013 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000014 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135414582.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000016 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000017 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000018 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000019 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000001a data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000001b data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000001c data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000001d data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135424559.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000001e data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000001f data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000020 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000021 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000022 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000023 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000024 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000025 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135434582.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000026 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000027 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000028 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000029 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000002a data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000002b data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000002c data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000002d data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135444559.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000002e data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000002f data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000030 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000031 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000032 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000033 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000034 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000035 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135454582.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000036 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000037 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000038 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000039 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000003a data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000003b data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000003c data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000003d data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135464559.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000003e data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000003f data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000040 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000041 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000042 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000043 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000044 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000045 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135474582.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000046 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000047 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000048 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000049 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000004a data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000004b data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000004c data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000004d data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135484559.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000004e data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000004f data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000050 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000051 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000052 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000053 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000054 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000055 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135494582.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000056 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000057 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000058 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000059 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000005a data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000005b data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000005c data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000005d data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135504559.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000005e data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000005f data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000060 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000061 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000062 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000063 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000064 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000065 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135514582.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000066 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000067 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000068 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000069 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000006a data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000006b data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000006c data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000006d data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135524559.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000006e data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000006f data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000070 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000071 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000072 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000073 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000074 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000075 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135534582.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000076 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000077 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000078 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000079 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000007a data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000007b data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000007c data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000007d data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135544559.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000007e data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000007f data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000080 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000081 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000082 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000083 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000084 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000085 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135554582.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000086 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000087 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000088 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000089 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000008a data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000008b data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000008c data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000008d data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135564559.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000008e data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000008f data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000090 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000091 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000092 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000093 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000094 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000095 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135574582.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000096 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000097 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000098 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000099 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000009a data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000009b data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000009c data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000009d data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135584559.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000009e data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000009f data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a0 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a1 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a2 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a3 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a4 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a5 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135594582.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a6 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a7 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a8 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000a9 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000aa data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ab data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ac data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ad data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135604559.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ae data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000af data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b0 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b1 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b2 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b3 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b4 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b5 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135614582.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b6 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b7 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b8 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000b9 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ba data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000bb data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000bc data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000bd data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135624559.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000be data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000bf data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c0 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c1 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c2 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c3 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c4 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c5 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135634582.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c6 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c7 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c8 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000c9 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ca data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000cb data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000cc data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000cd data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135644559.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ce data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000cf data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d0 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d1 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d2 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d3 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d4 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d5 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135654582.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d6 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d7 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d8 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000d9 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000da data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000db data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000dc data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000dd data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135664559.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000de data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000df data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e0 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e1 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e2 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e3 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e4 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e5 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135674582.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e6 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e7 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e8 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000e9 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ea data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000eb data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ec data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ed data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135684559.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ee data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ef data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f0 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f1 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f2 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f3 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f4 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f5 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135694582.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f6 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f7 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f8 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000f9 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000fa data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000fb data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000fc data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000fd data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135704559.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000fe data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000000ff data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000100 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000101 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000102 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000103 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000104 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000105 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135714582.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000106 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000107 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000108 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000109 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000010a data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000010b data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000010c data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000010d data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135724559.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000010e data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000010f data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000110 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000111 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000112 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000113 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000114 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000115 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135734582.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000116 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000117 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000118 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000119 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000011a data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000011b data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000011c data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000011d data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135744559.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000011e data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000011f data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000120 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000121 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000122 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000123 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000124 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000125 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135754582.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000126 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000127 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000128 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000129 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000012a data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000012b data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000012c data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000012d data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135764559.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000012e data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000012f data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000130 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000131 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000132 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000133 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000134 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000135 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135774582.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000136 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000137 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000138 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000139 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000013a data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000013b data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000013c data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000013d data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135784559.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000013e data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000013f data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000140 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000141 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000142 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000143 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000144 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000145 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135794582.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000146 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000147 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000148 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000149 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000014a data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000014b data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000014c data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000014d data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135804559.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000014e data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000014f data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000150 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000151 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000152 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000153 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000154 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000155 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135814582.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000156 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000157 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000158 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000159 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000015a data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000015b data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000015c data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000015d data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135824559.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000015e data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000015f data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000160 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000161 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000162 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000163 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000164 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000165 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135834582.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000166 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000167 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000168 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000169 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000016a data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000016b data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000016c data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000016d data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135844559.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000016e data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000016f data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000170 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000171 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000172 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000173 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000174 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000175 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135854582.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000176 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000177 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000178 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000179 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000017a data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000017b data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000017c data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000017d data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135864559.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000017e data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000017f data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000180 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000181 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000182 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000183 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000184 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000185 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135874582.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000186 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000187 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000188 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000189 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000018a data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000018b data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000018c data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000018d data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135884559.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000018e data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000018f data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000190 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000191 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000192 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000193 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000194 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000195 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135894582.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000196 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000197 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000198 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000199 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000019a data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000019b data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000019c data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000019d data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135904559.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000019e data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000019f data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a0 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a1 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a2 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a3 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a4 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a5 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135914582.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a6 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a7 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a8 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001a9 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001aa data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ab data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ac data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ad data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135924559.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ae data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001af data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b0 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b1 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b2 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b3 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b4 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b5 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135934582.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b6 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b7 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b8 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001b9 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ba data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001bb data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001bc data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001bd data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135944559.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001be data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001bf data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c0 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c1 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c2 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c3 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c4 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c5 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135954582.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c6 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c7 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c8 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001c9 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ca data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001cb data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001cc data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001cd data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135964559.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ce data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001cf data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d0 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d1 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d2 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d3 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d4 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d5 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135974582.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d6 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d7 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d8 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001d9 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001da data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001db data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001dc data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001dd data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135984559.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001de data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001df data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e0 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e1 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e2 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e3 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e4 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e5 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135994582.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e6 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e7 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e8 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001e9 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ea data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001eb data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ec data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ed data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136004559.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ee data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ef data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f0 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f1 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f2 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f3 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f4 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f5 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136014582.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f6 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f7 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f8 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001f9 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001fa data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001fb data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001fc data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001fd data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136024559.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001fe data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000001ff data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000200 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000201 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000202 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000203 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000204 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000205 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136034582.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000206 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000207 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000208 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000209 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000020a data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000020b data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000020c data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000020d data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136044559.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000020e data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000020f data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000210 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000211 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000212 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000213 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000214 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000215 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136054582.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000216 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000217 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000218 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000219 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000021a data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000021b data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000021c data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000021d data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136064559.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000021e data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000021f data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000220 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000221 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000222 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000223 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000224 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000225 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136074582.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000226 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000227 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000228 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000229 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000022a data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000022b data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000022c data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000022d data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136084559.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000022e data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000022f data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000230 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000231 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000232 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000233 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000234 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000235 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136094582.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000236 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000237 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000238 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000239 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000023a data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000023b data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000023c data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000023d data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136104559.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000023e data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000023f data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000240 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000241 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000242 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000243 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000244 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000245 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136114582.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000246 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000247 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000248 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000249 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000024a data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000024b data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000024c data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000024d data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136124559.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000024e data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000024f data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000250 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000251 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000252 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000253 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000254 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000255 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136134582.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000256 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000257 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000258 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000259 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000025a data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000025b data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000025c data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000025d data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136144559.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000025e data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000025f data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000260 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000261 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000262 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000263 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000264 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000265 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136154582.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000266 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000267 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000268 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000269 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000026a data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000026b data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000026c data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000026d data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136164559.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000026e data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000026f data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000270 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000271 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000272 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000273 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000274 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000275 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136174582.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000276 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000277 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000278 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000279 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000027a data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000027b data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000027c data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000027d data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136184559.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000027e data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000027f data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000280 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000281 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000282 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000283 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000284 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000285 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136194582.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000286 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000287 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000288 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000289 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000028a data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000028b data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000028c data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000028d data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136204559.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000028e data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000028f data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000290 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000291 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000292 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000293 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000294 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000295 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136214582.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000296 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000297 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000298 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000299 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000029a data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000029b data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000029c data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000029d data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136224559.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000029e data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000029f data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a0 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a1 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a2 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a3 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a4 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a5 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136234582.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a6 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a7 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a8 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002a9 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002aa data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ab data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ac data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ad data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136244559.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ae data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002af data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b0 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b1 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b2 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b3 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b4 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b5 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136254582.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b6 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b7 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b8 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002b9 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ba data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002bb data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002bc data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002bd data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136264559.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002be data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002bf data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c0 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c1 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c2 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c3 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c4 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c5 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136274582.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c6 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c7 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c8 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002c9 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ca data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002cb data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002cc data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002cd data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136284559.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ce data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002cf data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d0 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d1 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d2 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d3 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d4 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d5 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136294582.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d6 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d7 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d8 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002d9 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002da data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002db data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002dc data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002dd data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136304559.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002de data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002df data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e0 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e1 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e2 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e3 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e4 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e5 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136314582.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e6 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e7 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e8 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002e9 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ea data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002eb data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ec data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ed data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136324559.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ee data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ef data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f0 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f1 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f2 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f3 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f4 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f5 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136334582.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f6 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f7 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f8 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002f9 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002fa data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002fb data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002fc data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002fd data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136344559.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002fe data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000002ff data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000300 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000301 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000302 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000303 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000304 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000305 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136354582.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000306 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000307 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000308 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000309 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000030a data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000030b data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000030c data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000030d data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136364559.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000030e data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000030f data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000310 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000311 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000312 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000313 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000314 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000315 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136374582.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000316 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000317 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000318 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000319 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000031a data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000031b data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000031c data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000031d data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136384559.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000031e data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000031f data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000320 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000321 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000322 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000323 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000324 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000325 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136394582.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000326 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000327 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000328 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000329 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000032a data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000032b data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000032c data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000032d data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136404559.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000032e data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000032f data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000330 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000331 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000332 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000333 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000334 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000335 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136414582.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000336 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000337 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000338 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000339 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000033a data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000033b data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000033c data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000033d data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136424559.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000033e data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000033f data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000340 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000341 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000342 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000343 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000344 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000345 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136434582.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000346 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000347 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136444559.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000350 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000351 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000352 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000353 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000354 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000355 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136454582.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000356 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000357 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000358 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000359 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000035a data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000035b data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000035c data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000035d data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136464559.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000035e data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000035f data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000360 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000361 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000362 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000363 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000364 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000365 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136474582.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000366 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000367 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000368 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000369 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000036a data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000036b data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000036c data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000036d data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136484559.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000036e data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000036f data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000370 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000371 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000372 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000373 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000374 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000375 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136494582.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000376 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000377 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000378 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000379 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000037a data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000037b data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000037c data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000037d data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136504559.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000037e data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000037f data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000380 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000381 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000382 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000383 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000384 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000385 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136514582.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000386 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000387 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000388 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000389 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000038a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000038b data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000038c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000038d data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136524559.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000038e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000038f data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000390 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000391 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000392 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000393 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000394 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000395 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136534582.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000396 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000397 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000398 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 00000399 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000039a data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000039b data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000039c data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000039d data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136544559.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000039e data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 0000039f data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a0 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a1 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a2 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a3 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a4 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a5 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136554582.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a6 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a7 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a8 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003a9 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003aa data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ab data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ac data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ad data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136564559.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ae data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003af data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b0 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b1 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b2 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b3 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b4 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b5 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136574582.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b6 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b7 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b8 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003b9 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ba data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003bb data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003bc data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003bd data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136584559.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003be data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003bf data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c0 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c1 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c2 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c3 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c4 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c5 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136594582.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c6 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c7 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c8 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003c9 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ca data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003cb data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003cc data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003cd data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136604559.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ce data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003cf data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d0 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d1 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d2 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d3 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d4 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d5 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136614582.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d6 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d7 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d8 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003d9 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003da data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003db data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003dc data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003dd data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136624559.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003de data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003df data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e0 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e1 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e2 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e3 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e4 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e5 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136634582.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e6 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e7 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e8 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003e9 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ea data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003eb data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ec data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ed data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136644559.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ee data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ef data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f0 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f1 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f2 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f3 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f4 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f5 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f6 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f7 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f8 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003f9 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003fa data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003fb data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003fc data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003fd data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003fe data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000b col = 000003ff data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136669568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136682059.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136712083.0 ps INFO: Activate  bank 0 row 000c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136734582.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136739585.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136744559.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000000 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000001 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000002 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000003 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000004 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000005 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136754582.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000006 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000007 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000008 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000009 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000000a data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000000b data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000000c data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000000d data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136764559.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000000e data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000000f data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000010 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000011 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000012 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000013 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000014 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000015 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136774582.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000016 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000017 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000018 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000019 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000001a data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000001b data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000001c data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000001d data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136784559.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000001e data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000001f data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000020 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000021 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000022 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000023 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000024 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000025 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136794582.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000026 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000027 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000028 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000029 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000002a data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000002b data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000002c data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000002d data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136804559.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000002e data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000002f data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000030 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000031 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000032 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000033 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000034 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000035 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136814582.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000036 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000037 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000038 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000039 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000003a data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000003b data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000003c data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000003d data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136824559.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000003e data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000003f data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000040 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000041 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000042 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000043 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000044 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000045 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136834582.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000046 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000047 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000048 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000049 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000004a data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000004b data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000004c data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000004d data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136844559.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000004e data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000004f data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000050 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000051 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000052 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000053 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000054 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000055 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136854582.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000056 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000057 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000058 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000059 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000005a data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000005b data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000005c data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000005d data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136864559.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000005e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000005f data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000060 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000061 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000062 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000063 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000064 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000065 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136874582.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000066 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000067 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000068 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000069 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000006a data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000006b data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000006c data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000006d data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136884559.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000006e data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000006f data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000070 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000071 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000072 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000073 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000074 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000075 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136894582.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000076 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000077 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000078 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000079 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000007a data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000007b data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000007c data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000007d data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136904559.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000007e data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000007f data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000080 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000081 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000082 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000083 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000084 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000085 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136914582.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000086 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000087 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000088 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000089 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000008a data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000008b data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000008c data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000008d data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136924559.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000008e data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000008f data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000090 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000091 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000092 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000093 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000094 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000095 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136934582.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000096 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000097 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000098 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000099 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000009a data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000009b data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000009c data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000009d data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136944559.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000009e data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000009f data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a0 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a1 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a2 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a3 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a4 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a5 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136954582.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a6 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a7 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a8 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000a9 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000aa data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ab data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ac data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ad data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136964559.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ae data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000af data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b0 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b1 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b2 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b3 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b4 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b5 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136974582.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b6 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b7 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b8 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000b9 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ba data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000bb data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000bc data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000bd data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136984559.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000be data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000bf data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c0 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c1 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c2 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c3 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c4 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c5 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136994582.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c6 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c7 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c8 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000c9 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ca data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000cb data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000cc data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000cd data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137004559.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ce data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000cf data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d0 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d1 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d2 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d3 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d4 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d5 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137014582.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d6 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d7 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d8 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000d9 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000da data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000db data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000dc data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000dd data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137024559.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000de data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000df data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e0 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e1 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e2 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e3 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e4 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e5 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137034582.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e6 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e7 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e8 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000e9 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ea data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000eb data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ec data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ed data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137044559.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ee data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ef data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f0 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f1 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f2 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f3 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f4 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f5 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137054582.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f6 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f7 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f8 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000f9 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000fa data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000fb data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000fc data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000fd data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137064559.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000fe data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000000ff data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000100 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000101 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000102 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000103 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000104 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000105 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137074582.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000106 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000107 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000108 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000109 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000010a data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000010b data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000010c data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000010d data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137084559.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000010e data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000010f data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000110 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000111 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000112 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000113 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000114 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000115 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137094582.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000116 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000117 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000118 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000119 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000011a data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000011b data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000011c data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000011d data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137104559.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000011e data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000011f data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000120 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000121 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000122 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000123 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000124 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000125 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137114582.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000126 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000127 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000128 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000129 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000012a data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000012b data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000012c data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000012d data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137124559.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000012e data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000012f data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000130 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000131 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000132 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000133 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000134 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000135 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137134582.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000136 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000137 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000138 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000139 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000013a data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000013b data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000013c data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000013d data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137144559.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000013e data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000013f data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000140 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000141 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000142 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000143 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000144 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000145 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137154582.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000146 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000147 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000148 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000149 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000014a data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000014b data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000014c data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000014d data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137164559.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000014e data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000014f data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000150 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000151 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000152 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000153 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000154 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000155 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137174582.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000156 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000157 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000158 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000159 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000015a data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000015b data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000015c data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000015d data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137184559.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000015e data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000015f data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000160 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000161 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000162 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000163 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000164 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000165 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137194582.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000166 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000167 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000168 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000169 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000016a data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000016b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000016c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000016d data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137204559.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000016e data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000016f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000170 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000171 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000172 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000173 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000174 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000175 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137214582.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000176 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000177 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000178 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000179 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000017a data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000017b data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000017c data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000017d data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137224559.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000017e data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000017f data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000180 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000181 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000182 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000183 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000184 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000185 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137234582.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000186 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000187 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000188 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000189 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000018a data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000018b data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000018c data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000018d data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137244559.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000018e data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000018f data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000190 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000191 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000192 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000193 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000194 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000195 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137254582.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000196 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000197 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000198 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000199 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000019a data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000019b data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000019c data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000019d data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137264559.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000019e data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000019f data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a0 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a1 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a2 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a3 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a4 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a5 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137274582.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a6 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a7 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a8 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001a9 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001aa data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ab data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ac data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ad data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137284559.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ae data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001af data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b0 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b1 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b2 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b3 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b4 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b5 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137294582.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b6 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b7 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b8 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001b9 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ba data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001bb data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001bc data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001bd data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137304559.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001be data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001bf data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c0 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c1 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c2 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c3 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c4 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c5 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137314582.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c6 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c7 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c8 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001c9 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ca data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001cb data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001cc data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001cd data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137324559.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ce data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001cf data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d0 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d1 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d2 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d3 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d4 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d5 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137334582.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d6 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d7 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d8 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001d9 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001da data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001db data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001dc data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001dd data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137344559.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001de data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001df data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e0 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e1 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e2 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e3 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e4 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e5 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137354582.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e6 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e7 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e8 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001e9 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ea data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001eb data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ec data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ed data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137364559.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ee data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ef data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f0 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f1 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f2 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f3 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f4 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f5 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137374582.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f6 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f7 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f8 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001f9 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001fa data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001fb data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001fc data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001fd data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137384559.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001fe data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000001ff data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000200 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000201 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000202 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000203 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000204 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000205 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137394582.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000206 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000207 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000208 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000209 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000020a data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000020b data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000020c data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000020d data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137404559.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000020e data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000020f data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000210 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000211 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000212 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000213 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000214 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000215 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137414582.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000216 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000217 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000218 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000219 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000021a data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000021b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000021c data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000021d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137424559.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000021e data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000021f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000220 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000221 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000222 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000223 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000224 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000225 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137434582.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000226 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000227 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000228 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000229 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000022a data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000022b data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000022c data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000022d data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137444559.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000022e data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000022f data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000230 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000231 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000232 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000233 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000234 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000235 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137454582.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000236 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000237 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000238 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000239 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000023a data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000023b data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000023c data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000023d data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137464559.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000023e data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000023f data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000240 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000241 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000242 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000243 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000244 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000245 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137474582.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000246 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000247 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000248 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000249 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000024a data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000024b data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000024c data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000024d data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137484559.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000024e data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000024f data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000250 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000251 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000252 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000253 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000254 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000255 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137494582.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000256 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000257 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000258 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000259 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000025a data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000025b data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000025c data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000025d data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137504559.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000025e data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000025f data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000260 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000261 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000262 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000263 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000264 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000265 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137514582.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000266 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000267 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000268 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000269 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000026a data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000026b data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000026c data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000026d data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137524559.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000026e data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000026f data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000270 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000271 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000272 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000273 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000274 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000275 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137534582.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000276 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000277 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000278 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000279 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000027a data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000027b data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000027c data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000027d data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137544559.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000027e data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000027f data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000280 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000281 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000282 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000283 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000284 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000285 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137554582.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000286 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000287 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000288 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000289 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000028a data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000028b data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000028c data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000028d data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137564559.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000028e data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000028f data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000290 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000291 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000292 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000293 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000294 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000295 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137574582.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000296 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000297 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000298 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000299 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000029a data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000029b data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000029c data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000029d data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137584559.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000029e data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000029f data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a0 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a1 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a2 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a3 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a4 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a5 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137594582.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a6 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a7 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a8 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002a9 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002aa data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ab data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ac data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ad data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137604559.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ae data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002af data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b0 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b1 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b2 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b3 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b4 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b5 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137614582.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b6 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b7 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b8 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002b9 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ba data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002bb data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002bc data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002bd data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137624559.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002be data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002bf data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c0 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c1 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c2 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c3 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c4 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c5 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137634582.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c6 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c7 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c8 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002c9 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ca data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002cb data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002cc data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002cd data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137644559.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ce data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002cf data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d0 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d1 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d2 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d3 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d4 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d5 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137654582.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d6 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d7 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d8 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002d9 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002da data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002db data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002dc data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002dd data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137664559.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002de data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002df data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e0 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e1 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e2 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e3 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e4 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e5 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137674582.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e6 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e7 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e8 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002e9 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ea data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002eb data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ec data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ed data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137684559.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ee data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ef data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f0 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f1 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f2 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f3 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f4 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f5 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137694582.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f6 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f7 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f8 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002f9 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002fa data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002fb data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002fc data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002fd data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137704559.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002fe data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000002ff data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000300 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000301 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000302 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000303 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000304 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000305 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137714582.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000306 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000307 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000308 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000309 data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000030a data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000030b data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000030c data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000030d data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137724559.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000030e data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000030f data = 7878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000310 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000311 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000312 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000313 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000314 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000315 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137734582.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000316 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000317 data = 7979
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000318 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000319 data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000031a data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000031b data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000031c data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000031d data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137744559.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000031e data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000031f data = 7a7a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000320 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000321 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000322 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000323 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000324 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000325 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137754582.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000326 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000327 data = 7b7b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000328 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000329 data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000032a data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000032b data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000032c data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000032d data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137764559.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000032e data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000032f data = 7c7c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000330 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000331 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000332 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000333 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000334 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000335 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137774582.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000336 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000337 data = 7d7d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000338 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000339 data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000033a data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000033b data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000033c data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000033d data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137784559.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000033e data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000033f data = 7e7e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000340 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000341 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000342 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000343 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000344 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000345 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137794582.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000346 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000347 data = 7f7f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000348 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000349 data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000034a data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000034b data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000034c data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000034d data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137804559.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000034e data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000034f data = 8080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000350 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000351 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000352 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000353 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000354 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000355 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137814582.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000356 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000357 data = 8181
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000358 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000359 data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000035a data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000035b data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000035c data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000035d data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137824559.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000035e data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000035f data = 8282
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000360 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000361 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000362 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000363 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000364 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000365 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137834582.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000366 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000367 data = 8383
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000368 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000369 data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000036a data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000036b data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000036c data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000036d data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137844559.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000036e data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000036f data = 8484
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000370 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000371 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000372 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000373 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000374 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000375 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137854582.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000376 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000377 data = 8585
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000378 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000379 data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000037a data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000037b data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000037c data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000037d data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137864559.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000037e data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000037f data = 8686
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000380 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000381 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000382 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000383 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000384 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000385 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137874582.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000386 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000387 data = 8787
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000388 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000389 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000038a data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000038b data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000038c data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000038d data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137884559.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000038e data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000038f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000390 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000391 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000392 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000393 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000394 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000395 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137894582.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000396 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000397 data = 8989
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000398 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 00000399 data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000039a data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000039b data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000039c data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000039d data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137904559.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000039e data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 0000039f data = 8a8a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a0 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a1 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a2 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a3 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a4 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a5 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137914582.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a6 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a7 data = 8b8b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a8 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003a9 data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003aa data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ab data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ac data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ad data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137924559.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ae data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003af data = 8c8c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b0 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b1 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b2 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b3 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b4 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b5 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137934582.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b6 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b7 data = 8d8d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b8 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003b9 data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ba data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003bb data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003bc data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003bd data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137944559.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003be data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003bf data = 8e8e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c0 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c1 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c2 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c3 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c4 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c5 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137954582.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c6 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c7 data = 8f8f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c8 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003c9 data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ca data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003cb data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003cc data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003cd data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137964559.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ce data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003cf data = 9090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d0 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d1 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d2 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d3 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d4 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d5 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137974582.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d6 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d7 data = 9191
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d8 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003d9 data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003da data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003db data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003dc data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003dd data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137984559.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003de data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003df data = 9292
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e0 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e1 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e2 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e3 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e4 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e5 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137994582.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e6 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e7 data = 9393
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e8 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003e9 data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ea data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003eb data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ec data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ed data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138004559.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ee data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ef data = 9494
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f0 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f1 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f2 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f3 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f4 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f5 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f6 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f7 data = 9595
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f8 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003f9 data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003fa data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003fb data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003fc data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003fd data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003fe data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000c col = 000003ff data = 9696
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138029568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138042059.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138072083.0 ps INFO: Activate  bank 0 row 000d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138094582.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138099585.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138104559.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000000 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000001 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000002 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000003 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000004 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000005 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138114582.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000006 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000007 data = 9797
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000008 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000009 data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000000a data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000000b data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000000c data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000000d data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138124559.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000000e data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000000f data = 9898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000010 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000011 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000012 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000013 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000014 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138134582.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000016 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000017 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000018 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000019 data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000001a data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000001b data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000001c data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000001d data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138144559.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000001e data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000001f data = 9a9a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000020 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000021 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000022 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000023 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000024 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000025 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138154582.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000026 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000027 data = 9b9b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000028 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000029 data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000002a data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000002b data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000002c data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000002d data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138164559.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000002e data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000002f data = 9c9c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000030 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000031 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000032 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000033 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000034 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000035 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138174582.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000036 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000037 data = 9d9d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000038 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000039 data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000003a data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000003b data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000003c data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000003d data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138184559.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000003e data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000003f data = 9e9e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000040 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000041 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000042 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000043 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000044 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000045 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138194582.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000046 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000047 data = 9f9f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000048 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000049 data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000004a data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000004b data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000004c data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000004d data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138204559.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000004e data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000004f data = a0a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000050 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000051 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000052 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000053 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000054 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000055 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138214582.0 ps INFO: Write     bank 0 col 060, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000056 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000057 data = a1a1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000058 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000059 data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000005a data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000005b data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000005c data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000005d data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000005e data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000005f data = a2a2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000060 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000061 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000062 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000063 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000064 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000065 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000066 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000067 data = a3a3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138239585.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138252083.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138282059.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138442059.0 ps INFO: Activate  bank 0 row 000d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138464559.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138469568.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138474582.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000068 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000069 data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000006a data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000006b data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000006c data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000006d data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138484559.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000006e data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000006f data = a4a4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000070 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000071 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000072 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000073 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000074 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000075 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138494582.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000076 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000077 data = a5a5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000078 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000079 data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000007a data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000007b data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000007c data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000007d data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138504559.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000007e data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000007f data = a6a6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000080 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000081 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000082 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000083 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000084 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000085 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138514582.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000086 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000087 data = a7a7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000088 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000089 data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000008a data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000008b data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000008c data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000008d data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138524559.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000008e data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000008f data = a8a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000090 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000091 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000092 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000093 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000094 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000095 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138534582.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000096 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000097 data = a9a9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000098 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000099 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000009a data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000009b data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000009c data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000009d data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138544559.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000009e data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000009f data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a0 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a1 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a2 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a3 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a4 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a5 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138554582.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a6 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a7 data = abab
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a8 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000a9 data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000aa data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ab data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ac data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ad data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138564559.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ae data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000af data = acac
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b0 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b1 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b2 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b3 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b4 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b5 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138574582.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b6 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b7 data = adad
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b8 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000b9 data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ba data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000bb data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000bc data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000bd data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138584559.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000be data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000bf data = aeae
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c0 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c1 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c2 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c3 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c4 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c5 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138594582.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c6 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c7 data = afaf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c8 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000c9 data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ca data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000cb data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000cc data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000cd data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138604559.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ce data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000cf data = b0b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d0 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d1 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d2 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d3 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d4 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d5 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138614582.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d6 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d7 data = b1b1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d8 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000d9 data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000da data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000db data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000dc data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000dd data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138624559.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000de data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000df data = b2b2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e0 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e1 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e2 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e3 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e4 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e5 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138634582.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e6 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e7 data = b3b3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e8 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000e9 data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ea data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000eb data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ec data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ed data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138644559.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ee data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ef data = b4b4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f0 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f1 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f2 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f3 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f4 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f5 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138654582.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f6 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f7 data = b5b5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f8 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000f9 data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000fa data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000fb data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000fc data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000fd data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138664559.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000fe data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000000ff data = b6b6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138668318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000100 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138669568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000101 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138670818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000102 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138672083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000103 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138673332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000104 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138674582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000105 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138674582.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138675831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000106 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138677085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000107 data = b7b7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138678335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000108 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138679585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000109 data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138680835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000010a data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138682059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000010b data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138683309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000010c data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138684559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000010d data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138684559.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138685809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000010e data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138687068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000010f data = b8b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138688318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000110 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138689568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000111 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138690818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000112 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138692083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000113 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138693332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000114 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138694582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000115 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138694582.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138695831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000116 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138697085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000117 data = b9b9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138698335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000118 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138699585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000119 data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138700835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000011a data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138702059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000011b data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138703309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000011c data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138704559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000011d data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138704559.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138705809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000011e data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138707068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000011f data = baba
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000120 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000121 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000122 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000123 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000124 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000125 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138714582.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000126 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000127 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000128 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000129 data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000012a data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000012b data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000012c data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000012d data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138724559.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000012e data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000012f data = bcbc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000130 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000131 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000132 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000133 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000134 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000135 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138734582.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000136 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000137 data = bdbd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000138 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000139 data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000013a data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000013b data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000013c data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000013d data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138744559.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000013e data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000013f data = bebe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000140 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000141 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000142 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000143 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000144 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000145 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138754582.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000146 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000147 data = bfbf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000148 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000149 data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000014a data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000014b data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000014c data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000014d data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138764559.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000014e data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000014f data = c0c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000150 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000151 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000152 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000153 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000154 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000155 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138774582.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000156 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000157 data = c1c1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000158 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000159 data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000015a data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000015b data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000015c data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000015d data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138784559.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000015e data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000015f data = c2c2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000160 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000161 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000162 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000163 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000164 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000165 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138794582.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000166 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000167 data = c3c3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000168 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000169 data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000016a data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000016b data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000016c data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000016d data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138804559.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000016e data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000016f data = c4c4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000170 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000171 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000172 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000173 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000174 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000175 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138814582.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000176 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000177 data = c5c5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000178 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000179 data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000017a data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000017b data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000017c data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000017d data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138824559.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000017e data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000017f data = c6c6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000180 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000181 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000182 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000183 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000184 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000185 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138834582.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000186 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000187 data = c7c7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000188 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000189 data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000018a data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000018b data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000018c data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000018d data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138844559.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000018e data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000018f data = c8c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000190 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000191 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000192 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000193 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000194 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000195 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138854582.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000196 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000197 data = c9c9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000198 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000199 data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000019a data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000019b data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000019c data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000019d data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138864559.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000019e data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000019f data = caca
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a0 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a1 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a2 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a3 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a4 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a5 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138874582.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a6 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a7 data = cbcb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a8 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001a9 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001aa data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ab data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ac data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ad data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138884559.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ae data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001af data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b0 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b1 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b2 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b3 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b4 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b5 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138894582.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b6 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b7 data = cdcd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b8 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001b9 data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ba data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001bb data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001bc data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001bd data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138904559.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001be data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001bf data = cece
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c0 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c1 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c2 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c3 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c4 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c5 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138914582.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c6 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c7 data = cfcf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c8 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001c9 data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ca data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001cb data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001cc data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001cd data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138924559.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ce data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001cf data = d0d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d0 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d1 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d2 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d3 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d4 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d5 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138934582.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d6 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d7 data = d1d1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d8 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001d9 data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001da data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001db data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001dc data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001dd data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138944559.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001de data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001df data = d2d2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e0 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e1 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e2 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e3 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e4 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e5 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138954582.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e6 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e7 data = d3d3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e8 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001e9 data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ea data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001eb data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ec data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ed data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138964559.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ee data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ef data = d4d4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f0 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f1 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f2 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f3 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f4 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f5 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138974582.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f6 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f7 data = d5d5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f8 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001f9 data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001fa data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001fb data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001fc data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001fd data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138984559.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001fe data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000001ff data = d6d6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000200 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000201 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000202 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000203 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000204 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000205 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138994582.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000206 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000207 data = d7d7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000208 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000209 data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000020a data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000020b data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000020c data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000020d data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139004559.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000020e data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000020f data = d8d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000210 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000211 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000212 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000213 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000214 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000215 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139014582.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000216 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000217 data = d9d9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000218 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000219 data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000021a data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000021b data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000021c data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000021d data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139024559.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000021e data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000021f data = dada
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000220 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000221 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000222 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000223 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000224 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000225 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139034582.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000226 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000227 data = dbdb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000228 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000229 data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000022a data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000022b data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000022c data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000022d data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139044559.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000022e data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000022f data = dcdc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000230 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000231 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000232 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000233 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000234 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000235 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139054582.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000236 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000237 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000238 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000239 data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000023a data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000023b data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000023c data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000023d data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139064559.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000023e data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000023f data = dede
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000240 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000241 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000242 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000243 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000244 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000245 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139074582.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000246 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000247 data = dfdf
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000248 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000249 data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000024a data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000024b data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000024c data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000024d data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139084559.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000024e data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000024f data = e0e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000250 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000251 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000252 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000253 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000254 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000255 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139094582.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000256 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000257 data = e1e1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000258 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000259 data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000025a data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000025b data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000025c data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000025d data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139104559.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000025e data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000025f data = e2e2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000260 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000261 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000262 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000263 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000264 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000265 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139114582.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000266 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000267 data = e3e3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000268 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000269 data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000026a data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000026b data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000026c data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000026d data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139124559.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000026e data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000026f data = e4e4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000270 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000271 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000272 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000273 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000274 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000275 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139134582.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000276 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000277 data = e5e5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000278 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000279 data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000027a data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000027b data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000027c data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000027d data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139144559.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000027e data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000027f data = e6e6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000280 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000281 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000282 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000283 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000284 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000285 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139154582.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000286 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000287 data = e7e7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000288 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000289 data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000028a data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000028b data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000028c data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000028d data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139164559.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000028e data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000028f data = e8e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000290 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000291 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000292 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000293 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000294 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000295 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139174582.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000296 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000297 data = e9e9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000298 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000299 data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000029a data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000029b data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000029c data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000029d data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139184559.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000029e data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000029f data = eaea
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a0 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a1 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a2 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a3 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a4 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a5 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139194582.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a6 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a7 data = ebeb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a8 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002a9 data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002aa data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ab data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ac data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ad data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139204559.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ae data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002af data = ecec
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b0 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b1 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b2 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b3 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b4 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b5 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139214582.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b6 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b7 data = eded
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b8 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002b9 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ba data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002bb data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002bc data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002bd data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139224559.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002be data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002bf data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c0 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c1 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c2 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c3 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c4 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c5 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139234582.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c6 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c7 data = efef
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c8 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002c9 data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ca data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002cb data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002cc data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002cd data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139244559.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ce data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002cf data = f0f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d0 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d1 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d2 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d3 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d4 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d5 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139254582.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d6 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d7 data = f1f1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d8 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002d9 data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002da data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002db data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002dc data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002dd data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139264559.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002de data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002df data = f2f2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e0 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e1 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e2 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e3 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e4 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e5 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139274582.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e6 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e7 data = f3f3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e8 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002e9 data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ea data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002eb data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ec data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ed data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139284559.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ee data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ef data = f4f4
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f0 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f1 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f2 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f3 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f4 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f5 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139294582.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f6 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f7 data = f5f5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f8 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002f9 data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002fa data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002fb data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002fc data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002fd data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139304559.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002fe data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000002ff data = f6f6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000300 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000301 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000302 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000303 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000304 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000305 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139314582.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000306 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000307 data = f7f7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000308 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000309 data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000030a data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000030b data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000030c data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000030d data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139324559.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000030e data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000030f data = f8f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000310 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000311 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000312 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000313 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000314 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000315 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139334582.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000316 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000317 data = f9f9
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000318 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000319 data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000031a data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000031b data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000031c data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000031d data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139344559.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000031e data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000031f data = fafa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000320 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000321 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000322 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000323 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000324 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000325 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139354582.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000326 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000327 data = fbfb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000328 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000329 data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000032a data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000032b data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000032c data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000032d data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139364559.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000032e data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000032f data = fcfc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000330 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000331 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000332 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000333 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000334 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000335 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139374582.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000336 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000337 data = fdfd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000338 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000339 data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000033a data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000033b data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000033c data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000033d data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139384559.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000033e data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000033f data = fefe
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000340 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000341 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000342 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000343 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000344 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000345 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139394582.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000346 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000347 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000348 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000034a data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000034c data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139404559.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000034e data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000350 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000351 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000352 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000353 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000354 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000355 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139414582.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000356 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000357 data = 0101
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000358 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000359 data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000035a data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000035b data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000035c data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000035d data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139424559.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000035e data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000035f data = 0202
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000360 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000361 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000362 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000363 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000364 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000365 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139434582.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000366 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000367 data = 0303
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000368 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000369 data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000036a data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000036b data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000036c data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000036d data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139444559.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000036e data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000036f data = 0404
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000370 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000371 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000372 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000373 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000374 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000375 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139454582.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000376 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000377 data = 0505
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000378 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000379 data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000037a data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000037b data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000037c data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000037d data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139464559.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000037e data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000037f data = 0606
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000380 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000381 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000382 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000383 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000384 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000385 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139474582.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000386 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000387 data = 0707
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000388 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000389 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000038a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000038b data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000038c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000038d data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139484559.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000038e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000038f data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000390 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000391 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000392 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000393 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000394 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000395 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139494582.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000396 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000397 data = 0909
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000398 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 00000399 data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000039a data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000039b data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000039c data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000039d data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139504559.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000039e data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 0000039f data = 0a0a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a0 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a1 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a2 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a3 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a4 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a5 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139514582.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a6 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a7 data = 0b0b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a8 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003a9 data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003aa data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ab data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ac data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ad data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139524559.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ae data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003af data = 0c0c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b0 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b1 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b2 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b3 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b4 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b5 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139534582.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b6 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b7 data = 0d0d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b8 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003b9 data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ba data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003bb data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003bc data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003bd data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139544559.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003be data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003bf data = 0e0e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c0 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c1 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c2 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c3 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c4 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c5 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139554582.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c6 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c7 data = 0f0f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c8 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003c9 data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ca data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003cb data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003cc data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003cd data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139564559.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ce data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003cf data = 1010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d0 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d1 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d2 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d3 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d4 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d5 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139574582.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d6 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d7 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d8 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003d9 data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003da data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003db data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003dc data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003dd data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139584559.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003de data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003df data = 1212
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e0 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e1 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e2 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e3 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e4 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e5 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139594582.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e6 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e7 data = 1313
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e8 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003e9 data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ea data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003eb data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ec data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ed data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139604559.0 ps INFO: Write     bank 0 col 3f8, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ee data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ef data = 1414
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f0 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f1 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f2 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f3 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f4 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f5 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f6 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f7 data = 1515
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f8 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003f9 data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003fa data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003fb data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003fc data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003fd data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003fe data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000d col = 000003ff data = 1616
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 139629568.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 139642059.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139672083.0 ps INFO: Activate  bank 0 row 000e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139694582.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 139699585.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139704559.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139708318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000000 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139709568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000001 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139710818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000002 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139712083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000003 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139713332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000004 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139714582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000005 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139714582.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139715831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000006 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139717085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000007 data = 1717
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139718335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000008 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139719585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000009 data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139720835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000000a data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139722059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000000b data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139723309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000000c data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139724559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000000d data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139724559.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139725809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000000e data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139727068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000000f data = 1818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139728318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000010 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139729568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000011 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139730818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000012 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139732083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000013 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139733332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000014 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139734582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000015 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139734582.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139735831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000016 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139737085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000017 data = 1919
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139738335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000018 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139739585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000019 data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139740835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000001a data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139742059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000001b data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139743309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000001c data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139744559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000001d data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139744559.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139745809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000001e data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139747068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000001f data = 1a1a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139748318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000020 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139749568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000021 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139750818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000022 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139752083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000023 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139753332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000024 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139754582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000025 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139754582.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139755831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000026 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139757085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000027 data = 1b1b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139758335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000028 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139759585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000029 data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139760835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000002a data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139762059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000002b data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139763309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000002c data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139764559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000002d data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139764559.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139765809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000002e data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139767068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000002f data = 1c1c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139768318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000030 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139769568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000031 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139770818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000032 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139772083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000033 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139773332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000034 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139774582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000035 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139774582.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139775831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000036 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139777085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000037 data = 1d1d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139778335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000038 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139779585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000039 data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139780835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000003a data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139782059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000003b data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139783309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000003c data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139784559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000003d data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139784559.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139785809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000003e data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139787068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000003f data = 1e1e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139788318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000040 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139789568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000041 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139790818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000042 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139792083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000043 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139793332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000044 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139794582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000045 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139794582.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139795831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000046 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139797085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000047 data = 1f1f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139798335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000048 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139799585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000049 data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139800835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000004a data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139802059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000004b data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139803309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000004c data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139804559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000004d data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139804559.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139805809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000004e data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139807068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000004f data = 2020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139808318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000050 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139809568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000051 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139810818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000052 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139812083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000053 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139813332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000054 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139814582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000055 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139814582.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139815831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000056 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139817085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000057 data = 2121
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139818335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000058 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139819585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000059 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139820835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000005a data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139822059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000005b data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139823309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000005c data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139824559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000005d data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139824559.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139825809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000005e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139827068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000005f data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139828318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000060 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139829568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000061 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139830818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000062 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139832083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000063 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139833332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000064 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139834582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000065 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139834582.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139835831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000066 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139837085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000067 data = 2323
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139838335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000068 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139839585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000069 data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139840835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000006a data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139842059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000006b data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139843309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000006c data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139844559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000006d data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139844559.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139845809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000006e data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139847068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000006f data = 2424
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139848318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000070 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139849568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000071 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139850818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000072 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139852083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000073 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139853332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000074 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139854582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000075 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139854582.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139855831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000076 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139857085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000077 data = 2525
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139858335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000078 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139859585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000079 data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139860835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000007a data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139862059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000007b data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139863309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000007c data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139864559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000007d data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139864559.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139865809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000007e data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139867068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000007f data = 2626
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139868318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000080 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139869568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000081 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139870818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000082 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139872083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000083 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139873332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000084 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139874582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000085 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139874582.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139875831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000086 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139877085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000087 data = 2727
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139878335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000088 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139879585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000089 data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139880835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000008a data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139882059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000008b data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139883309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000008c data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139884559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000008d data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139884559.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139885809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000008e data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139887068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000008f data = 2828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139888318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000090 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139889568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000091 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139890818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000092 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139892083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000093 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139893332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000094 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139894582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000095 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139894582.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139895831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000096 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139897085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000097 data = 2929
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139898335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000098 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139899585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000099 data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139900835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000009a data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139902059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000009b data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139903309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000009c data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139904559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000009d data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139904559.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139905809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000009e data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139907068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000009f data = 2a2a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139908318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a0 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139909568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a1 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139910818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a2 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139912083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a3 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139913332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a4 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139914582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a5 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139914582.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139915831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a6 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139917085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a7 data = 2b2b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139918335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a8 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139919585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000a9 data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139920835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000aa data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139922059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ab data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139923309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ac data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139924559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ad data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139924559.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139925809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ae data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139927068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000af data = 2c2c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139928318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b0 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139929568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b1 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139930818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b2 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139932083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b3 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139933332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b4 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139934582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b5 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139934582.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139935831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b6 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139937085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b7 data = 2d2d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139938335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b8 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139939585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000b9 data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139940835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ba data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139942059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000bb data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139943309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000bc data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139944559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000bd data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139944559.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139945809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000be data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139947068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000bf data = 2e2e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139948318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c0 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139949568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c1 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139950818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c2 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139952083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c3 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139953332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c4 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139954582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c5 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139954582.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139955831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c6 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139957085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c7 data = 2f2f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139958335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c8 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139959585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000c9 data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139960835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ca data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139962059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000cb data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139963309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000cc data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139964559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000cd data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139964559.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139965809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ce data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139967068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000cf data = 3030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139968318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d0 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139969568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d1 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139970818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d2 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139972083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d3 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139973332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d4 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139974582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d5 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139974582.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139975831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d6 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139977085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d7 data = 3131
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139978335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d8 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139979585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000d9 data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139980835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000da data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139982059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000db data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139983309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000dc data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139984559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000dd data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139984559.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139985809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000de data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139987068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000df data = 3232
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139988318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e0 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139989568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e1 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139990818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e2 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139992083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e3 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139993332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e4 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139994582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e5 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139994582.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139995831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e6 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139997085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e7 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139998335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e8 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139999585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000e9 data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140000835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ea data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140002059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000eb data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140003309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ec data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140004559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ed data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140004559.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140005809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ee data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140007068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ef data = 3434
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140008318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f0 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140009568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f1 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140010818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f2 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140012083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f3 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140013332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f4 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140014582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f5 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140014582.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140015831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f6 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140017085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f7 data = 3535
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140018335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f8 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140019585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000f9 data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140020835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000fa data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140022059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000fb data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140023309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000fc data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140024559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000fd data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140024559.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140025809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000fe data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140027068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000000ff data = 3636
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140028318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000100 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140029568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000101 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140030818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000102 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140032083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000103 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140033332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000104 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140034582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000105 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140034582.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140035831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000106 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140037085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000107 data = 3737
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140038335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000108 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140039585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000109 data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140040835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000010a data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140042059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000010b data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140043309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000010c data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140044559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000010d data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140044559.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140045809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000010e data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140047068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000010f data = 3838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140048318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000110 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140049568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000111 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140050818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000112 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140052083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000113 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140053332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000114 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140054582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000115 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140054582.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140055831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000116 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140057085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000117 data = 3939
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140058335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000118 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140059585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000119 data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140060835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000011a data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140062059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000011b data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140063309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000011c data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140064559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000011d data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140064559.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140065809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000011e data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140067068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000011f data = 3a3a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140068318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000120 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140069568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000121 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140070818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000122 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140072083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000123 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140073332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000124 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140074582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000125 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140074582.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140075831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000126 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140077085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000127 data = 3b3b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140078335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000128 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140079585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000129 data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140080835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000012a data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140082059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000012b data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140083309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000012c data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140084559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000012d data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140084559.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140085809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000012e data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140087068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000012f data = 3c3c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140088318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000130 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140089568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000131 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140090818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000132 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140092083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000133 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140093332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000134 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140094582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000135 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140094582.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140095831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000136 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140097085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000137 data = 3d3d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140098335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000138 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140099585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000139 data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140100835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000013a data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140102059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000013b data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140103309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000013c data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140104559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000013d data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140104559.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140105809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000013e data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140107068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000013f data = 3e3e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140108318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000140 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140109568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000141 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140110818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000142 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140112083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000143 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140113332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000144 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140114582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000145 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140114582.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140115831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000146 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140117085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000147 data = 3f3f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140118335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000148 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140119585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000149 data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140120835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000014a data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140122059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000014b data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140123309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000014c data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140124559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000014d data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140124559.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140125809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000014e data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140127068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000014f data = 4040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140128318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000150 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140129568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000151 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140130818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000152 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140132083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000153 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140133332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000154 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140134582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000155 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140134582.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140135831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000156 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140137085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000157 data = 4141
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140138335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000158 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140139585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000159 data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140140835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000015a data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140142059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000015b data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140143309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000015c data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140144559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000015d data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140144559.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140145809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000015e data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140147068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000015f data = 4242
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140148318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000160 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140149568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000161 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140150818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000162 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140152083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000163 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140153332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000164 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140154582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000165 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140154582.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140155831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000166 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140157085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000167 data = 4343
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140158335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000168 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140159585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000169 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140160835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000016a data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140162059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000016b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140163309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000016c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140164559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000016d data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140164559.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140165809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000016e data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140167068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000016f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140168318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000170 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140169568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000171 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140170818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000172 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140172083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000173 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140173332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000174 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140174582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000175 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140174582.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140175831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000176 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140177085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000177 data = 4545
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140178335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000178 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140179585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000179 data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140180835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000017a data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140182059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000017b data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140183309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000017c data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140184559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000017d data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140184559.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140185809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000017e data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140187068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000017f data = 4646
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140188318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000180 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140189568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000181 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140190818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000182 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140192083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000183 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140193332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000184 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140194582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000185 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140194582.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140195831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000186 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140197085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000187 data = 4747
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140198335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000188 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140199585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000189 data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140200835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000018a data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140202059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000018b data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140203309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000018c data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140204559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000018d data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140204559.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140205809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000018e data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140207068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000018f data = 4848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140208318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000190 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140209568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000191 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140210818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000192 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140212083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000193 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140213332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000194 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140214582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000195 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140214582.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140215831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000196 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140217085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000197 data = 4949
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140218335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000198 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140219585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000199 data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140220835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000019a data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140222059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000019b data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140223309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000019c data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140224559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000019d data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140224559.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140225809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000019e data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140227068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000019f data = 4a4a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140228318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a0 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140229568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a1 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140230818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a2 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140232083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a3 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140233332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a4 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140234582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a5 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140234582.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140235831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a6 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140237085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a7 data = 4b4b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140238335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a8 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140239585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001a9 data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140240835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001aa data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140242059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ab data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140243309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ac data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140244559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ad data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140244559.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140245809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ae data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140247068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001af data = 4c4c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140248318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b0 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140249568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b1 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140250818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b2 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140252083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b3 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140253332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b4 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140254582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b5 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140254582.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140255831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b6 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140257085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b7 data = 4d4d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140258335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b8 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140259585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001b9 data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140260835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ba data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140262059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001bb data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140263309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001bc data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140264559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001bd data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140264559.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140265809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001be data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140267068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001bf data = 4e4e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140268318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c0 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140269568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c1 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140270818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c2 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140272083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c3 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140273332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c4 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140274582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c5 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140274582.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140275831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c6 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140277085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c7 data = 4f4f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140278335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c8 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140279585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001c9 data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140280835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ca data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140282059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001cb data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140283309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001cc data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140284559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001cd data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140284559.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140285809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ce data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140287068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001cf data = 5050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140288318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d0 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140289568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d1 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140290818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d2 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140292083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d3 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140293332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d4 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140294582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d5 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140294582.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140295831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d6 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140297085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d7 data = 5151
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140298335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d8 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140299585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001d9 data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140300835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001da data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140302059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001db data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140303309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001dc data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140304559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001dd data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140304559.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140305809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001de data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140307068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001df data = 5252
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140308318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e0 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140309568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e1 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140310818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e2 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140312083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e3 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140313332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e4 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140314582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e5 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140314582.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140315831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e6 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140317085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e7 data = 5353
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140318335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e8 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140319585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001e9 data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140320835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ea data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140322059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001eb data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140323309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ec data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140324559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ed data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140324559.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140325809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ee data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140327068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ef data = 5454
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140328318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f0 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140329568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f1 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140330818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f2 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140332083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f3 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140333332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f4 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140334582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f5 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140334582.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140335831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f6 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140337085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f7 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140338335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f8 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140339585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001f9 data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140340835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001fa data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140342059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001fb data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140343309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001fc data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140344559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001fd data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140344559.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140345809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001fe data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140347068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000001ff data = 5656
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140348318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000200 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140349568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000201 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140350818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000202 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140352083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000203 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140353332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000204 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140354582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000205 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140354582.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140355831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000206 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140357085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000207 data = 5757
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140358335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000208 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140359585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000209 data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140360835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000020a data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140362059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000020b data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140363309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000020c data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140364559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000020d data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140364559.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140365809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000020e data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140367068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000020f data = 5858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140368318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000210 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140369568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000211 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140370818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000212 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140372083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000213 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140373332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000214 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140374582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000215 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140374582.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140375831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000216 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140377085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000217 data = 5959
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140378335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000218 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140379585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000219 data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140380835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000021a data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140382059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000021b data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140383309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000021c data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140384559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000021d data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140384559.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140385809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000021e data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140387068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000021f data = 5a5a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140388318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000220 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140389568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000221 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140390818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000222 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140392083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000223 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140393332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000224 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140394582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000225 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140394582.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140395831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000226 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140397085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000227 data = 5b5b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140398335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000228 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140399585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000229 data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140400835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000022a data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140402059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000022b data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140403309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000022c data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140404559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000022d data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140404559.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140405809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000022e data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140407068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000022f data = 5c5c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140408318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000230 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140409568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000231 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140410818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000232 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140412083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000233 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140413332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000234 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140414582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000235 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140414582.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140415831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000236 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140417085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000237 data = 5d5d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140418335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000238 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140419585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000239 data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140420835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000023a data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140422059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000023b data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140423309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000023c data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140424559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000023d data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140424559.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140425809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000023e data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140427068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000023f data = 5e5e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140428318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000240 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140429568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000241 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140430818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000242 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140432083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000243 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140433332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000244 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140434582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000245 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140434582.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140435831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000246 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140437085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000247 data = 5f5f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140438335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000248 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140439585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000249 data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140440835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000024a data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140442059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000024b data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140443309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000024c data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140444559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000024d data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140444559.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140445809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000024e data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140447068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000024f data = 6060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140448318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000250 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140449568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000251 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140450818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000252 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140452083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000253 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140453332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000254 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140454582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000255 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140454582.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140455831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000256 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140457085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000257 data = 6161
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140458335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000258 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140459585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000259 data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140460835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000025a data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140462059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000025b data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140463309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000025c data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140464559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000025d data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140464559.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140465809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000025e data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140467068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000025f data = 6262
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140468318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000260 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140469568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000261 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140470818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000262 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140472083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000263 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140473332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000264 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140474582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000265 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140474582.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140475831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000266 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140477085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000267 data = 6363
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140478335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000268 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140479585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000269 data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140480835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000026a data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140482059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000026b data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140483309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000026c data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140484559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000026d data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140484559.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140485809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000026e data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140487068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000026f data = 6464
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140488318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000270 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140489568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000271 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140490818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000272 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140492083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000273 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140493332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000274 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140494582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000275 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140494582.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140495831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000276 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140497085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000277 data = 6565
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140498335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000278 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140499585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000279 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140500835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000027a data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140502059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000027b data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140503309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000027c data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140504559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000027d data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140504559.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140505809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000027e data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140507068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000027f data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140508318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000280 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140509568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000281 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140510818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000282 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140512083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000283 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140513332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000284 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140514582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000285 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140514582.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140515831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000286 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140517085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000287 data = 6767
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140518335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000288 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140519585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000289 data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140520835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000028a data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140522059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000028b data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140523309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000028c data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140524559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000028d data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140524559.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140525809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000028e data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140527068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000028f data = 6868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140528318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000290 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140529568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000291 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140530818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000292 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140532083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000293 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140533332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000294 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140534582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000295 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140534582.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140535831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000296 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140537085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000297 data = 6969
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140538335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000298 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140539585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 00000299 data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140540835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000029a data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140542059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000029b data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140543309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000029c data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140544559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000029d data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140544559.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140545809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000029e data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140547068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 0000029f data = 6a6a
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140548318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a0 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140549568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a1 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140550818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a2 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140552083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a3 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140553332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a4 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140554582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a5 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140554582.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140555831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a6 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140557085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a7 data = 6b6b
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140558335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a8 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140559585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002a9 data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140560835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002aa data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140562059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ab data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140563309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ac data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140564559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ad data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140564559.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140565809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ae data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140567068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002af data = 6c6c
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140568318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b0 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140569568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b1 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140570818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b2 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140572083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b3 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140573332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b4 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140574582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b5 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140574582.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140575831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b6 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140577085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b7 data = 6d6d
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140578335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b8 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140579585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002b9 data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140580835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ba data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140582059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002bb data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140583309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002bc data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140584559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002bd data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140584559.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140585809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002be data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140587068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002bf data = 6e6e
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140588318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c0 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140589568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c1 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140590818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c2 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140592083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c3 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140593332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c4 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140594582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c5 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140594582.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140595831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c6 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140597085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c7 data = 6f6f
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140598335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c8 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140599585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002c9 data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140600835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ca data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140602059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002cb data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140603309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002cc data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140604559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002cd data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140604559.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140605809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ce data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140607068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002cf data = 7070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140608318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d0 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140609568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d1 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140610818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d2 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140612083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d3 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140613332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d4 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140614582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d5 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140614582.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140615831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d6 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140617085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d7 data = 7171
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140618335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d8 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140619585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002d9 data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140620835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002da data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140622059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002db data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140623309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002dc data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140624559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002dd data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140624559.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140625809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002de data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140627068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002df data = 7272
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140628318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e0 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140629568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e1 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140630818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e2 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140632083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e3 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140633332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e4 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140634582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e5 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140634582.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140635831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e6 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140637085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e7 data = 7373
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140638335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e8 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140639585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002e9 data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140640835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ea data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140642059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002eb data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140643309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ec data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140644559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ed data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140644559.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140645809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ee data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140647068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ef data = 7474
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140648318.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f0 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140649568.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f1 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140650818.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f2 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140652083.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f3 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140653332.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f4 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140654582.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f5 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140654582.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140655831.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f6 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140657085.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f7 data = 7575
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140658335.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f8 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140659585.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002f9 data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140660835.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002fa data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140662059.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002fb data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140663309.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002fc data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140664559.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002fd data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140664559.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140665809.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002fe data = 7676
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140667068.0 ps INFO: WRITE @ DQS= bank = 0 row = 000e col = 000002ff data = 7676
run: Time (s): cpu = 00:00:43 ; elapsed = 00:04:07 . Memory (MB): peak = 4139.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {G:/V2020/S02/02_example_mig_ddr-35t/01_mig_ddr_test/mig_ddr_test/mig_ddr.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 14 22:49:57 2020...
