{
  "DESIGN_NAME": "TopModule",
  "VERILOG_FILES": "dir::src/TopModule.v",
  "CLOCK_TREE_SYNTH": false,
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10,
  "PL_RANDOM_GLB_PLACEMENT": false,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 180 270",
  "RUN_LINTER": false,
  "PL_TARGET_DENSITY": 0.85,
  "FP_CORE_UTIL": 0.01,
  "DIODE_ON_PORTS": "none",

  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 50,
  "FP_PDN_HPITCH": 50,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "DIODE_INSERTION_STRATEGY": 3,

  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

  "pdk::sky130*": {
    "FP_CORE_UTIL": 1,
    "CLOCK_PERIOD": 10,
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 8
    },
    "scl::sky130_fd_sc_ls": {
      "MAX_FANOUT_CONSTRAINT": 5
    }
  },

  "pdk::gf180mcu*": {
    "CLOCK_PERIOD": 24.0,
    "FP_CORE_UTIL": 1,
    "MAX_FANOUT_CONSTRAINT": 4,
    "PL_TARGET_DENSITY": 0.5
  }
}
