<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/impl/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/bootloader.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/edge_detect.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/tinyfpga_bootloader.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_in_arb.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_in_pe.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_out_arb.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_out_pe.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_pe.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_rx.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_tx.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_tx_mux.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_reset_det.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_serial_ctrl_ep.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_spi_bridge_ep.v
(VERI-1482) Analyzing Verilog file C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/impl/source/usb_pll_inst.v
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/bootloader.v(1,8-1,19) (VERI-1018) compiling module TinyFPGA_EX
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/bootloader.v(1,1-99,10) (VERI-9000) elaborating module 'TinyFPGA_EX'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/impl/source/usb_pll_inst.v(8,1-75,10) (VERI-9000) elaborating module 'usb_pll_inst_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/tinyfpga_bootloader.v(1,1-278,10) (VERI-9000) elaborating module 'tinyfpga_bootloader_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_serial_ctrl_ep.v(1,1-462,10) (VERI-9000) elaborating module 'usb_serial_ctrl_ep_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_spi_bridge_ep.v(1,1-413,10) (VERI-9000) elaborating module 'usb_spi_bridge_ep_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_pe.v(1,1-232,10) (VERI-9000) elaborating module 'usb_fs_pe_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/edge_detect.v(1,1-13,10) (VERI-9000) elaborating module 'rising_edge_detector_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/edge_detect.v(1,1-13,10) (VERI-9000) elaborating module 'rising_edge_detector_uniq_2'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/edge_detect.v(15,1-27,10) (VERI-9000) elaborating module 'falling_edge_detector_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_in_arb.v(1,1-37,10) (VERI-9000) elaborating module 'usb_fs_in_arb_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_out_arb.v(1,1-25,10) (VERI-9000) elaborating module 'usb_fs_out_arb_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_in_pe.v(2,1-397,10) (VERI-9000) elaborating module 'usb_fs_in_pe_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_out_pe.v(2,1-410,10) (VERI-9000) elaborating module 'usb_fs_out_pe_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_rx.v(1,1-366,10) (VERI-9000) elaborating module 'usb_fs_rx_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_tx_mux.v(1,1-16,10) (VERI-9000) elaborating module 'usb_fs_tx_mux_uniq_1'
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_tx.v(1,1-243,10) (VERI-9000) elaborating module 'usb_fs_tx_uniq_1'
WARNING - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_pe.v(122,3-153,5) (VERI-1927) port reset_ep remains unconnected for this instance
WARNING - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_fs_pe.v(155,3-185,5) (VERI-1927) port reset_ep remains unconnected for this instance
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_reset_det.v(2,8-2,21) (VERI-1018) compiling module usb_reset_det
INFO - C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/common/usb_reset_det.v(2,1-31,10) (VERI-9000) elaborating module 'usb_reset_det'
Done: design load finished with (0) errors, and (2) warnings

</PRE></BODY></HTML>