$date
	Sat Oct 22 19:25:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#214671
b1000 !
1"
#214674
b1000 &
b1000 %
1$
#214675
0"
#214678
b100 &
b100 %
#214682
b10 &
b10 %
#214686
b1 &
1#
b1 %
#214690
b0 &
b0 %
0#
0$
#1206839
b100 !
1"
#1206842
b100 &
b100 %
1$
#1206843
0"
#1206846
b10 &
b10 %
#1206850
b1 &
b1 %
1#
#1206854
b0 &
0#
b0 %
0$
#2277039
b1100 !
1"
#2277042
b1100 &
b1100 %
1$
#2277043
0"
#2277046
b110 &
b110 %
#2277050
b11 &
b11 %
#2277054
b1010 &
b1010 %
#2277058
b101 &
b101 %
#2277062
b10000 &
b10000 %
#2277066
b1000 &
b1000 %
#2277070
b100 &
b100 %
#2277074
b10 &
b10 %
#2277078
b1 &
1#
b1 %
#2277082
b0 &
b0 %
0#
0$
#4500012
