verilog work "counter_3s.v"
