=====
SETUP
24.749
18.928
43.678
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.704
7.072
i2c_config_m0/i2c_master_top_m0/n207_s58
8.888
9.344
i2c_config_m0/i2c_master_top_m0/n211_s89
11.482
11.938
i2c_config_m0/i2c_master_top_m0/n223_s40
14.154
14.722
i2c_config_m0/i2c_master_top_m0/n228_s25
16.648
16.937
i2c_config_m0/i2c_master_top_m0/n228_s12
17.318
17.897
i2c_config_m0/i2c_master_top_m0/n228_s7
17.899
18.467
i2c_config_m0/i2c_master_top_m0/n228_s6
18.639
18.928
i2c_config_m0/i2c_master_top_m0/txr_0_s0
18.928
=====
SETUP
25.036
18.672
43.708
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_4_s2
6.704
7.087
i2c_config_m0/n74_s3
9.178
9.726
i2c_config_m0/n124_s16
11.391
11.938
i2c_config_m0/n124_s15
13.791
14.369
i2c_config_m0/i2c_master_top_m0/n219_s20
14.547
15.126
i2c_config_m0/i2c_master_top_m0/n219_s10
15.277
15.844
i2c_config_m0/i2c_master_top_m0/n223_s10
17.594
18.102
i2c_config_m0/i2c_master_top_m0/n223_s6
18.104
18.672
i2c_config_m0/i2c_master_top_m0/txr_1_s0
18.672
=====
SETUP
25.254
18.422
43.677
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.714
7.096
i2c_config_m0/i2c_master_top_m0/n215_s23
8.263
8.841
i2c_config_m0/i2c_master_top_m0/n199_s49
11.144
11.435
i2c_config_m0/i2c_master_top_m0/n223_s28
14.094
14.668
i2c_config_m0/i2c_master_top_m0/n219_s24
16.178
16.756
i2c_config_m0/i2c_master_top_m0/n219_s12
16.759
17.048
i2c_config_m0/i2c_master_top_m0/n219_s7
17.220
17.794
i2c_config_m0/i2c_master_top_m0/n219_s6
17.966
18.423
i2c_config_m0/i2c_master_top_m0/txr_2_s0
18.423
=====
SETUP
26.071
17.608
43.679
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.704
7.087
i2c_config_m0/i2c_master_top_m0/n199_s14
8.882
9.389
i2c_config_m0/i2c_master_top_m0/n199_s48
11.254
11.833
i2c_config_m0/i2c_master_top_m0/n199_s43
13.352
13.899
i2c_config_m0/i2c_master_top_m0/n199_s29
15.033
15.601
i2c_config_m0/i2c_master_top_m0/n199_s13
15.603
16.177
i2c_config_m0/i2c_master_top_m0/n199_s8
16.349
16.857
i2c_config_m0/i2c_master_top_m0/n199_s6
17.029
17.608
i2c_config_m0/i2c_master_top_m0/txr_7_s0
17.608
=====
SETUP
26.370
17.306
43.677
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.714
7.096
i2c_config_m0/i2c_master_top_m0/n215_s23
8.263
8.841
i2c_config_m0/i2c_master_top_m0/n203_s76
11.324
11.891
i2c_config_m0/i2c_master_top_m0/n215_s70
14.005
14.513
i2c_config_m0/i2c_master_top_m0/n215_s39
14.515
15.089
i2c_config_m0/i2c_master_top_m0/n215_s18
15.803
16.121
i2c_config_m0/i2c_master_top_m0/n215_s10
16.278
16.566
i2c_config_m0/i2c_master_top_m0/n215_s6
16.739
17.306
i2c_config_m0/i2c_master_top_m0/txr_3_s0
17.306
=====
SETUP
26.603
17.092
43.694
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.704
7.087
i2c_config_m0/i2c_master_top_m0/n215_s11
11.597
12.170
i2c_config_m0/i2c_master_top_m0/n207_s71
13.602
14.180
i2c_config_m0/i2c_master_top_m0/n207_s24
14.183
14.730
i2c_config_m0/i2c_master_top_m0/n207_s11
15.114
15.682
i2c_config_m0/i2c_master_top_m0/n207_s7
16.063
16.352
i2c_config_m0/i2c_master_top_m0/n207_s6
16.524
17.092
i2c_config_m0/i2c_master_top_m0/txr_5_s0
17.092
=====
SETUP
26.609
17.099
43.708
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.704
7.087
i2c_config_m0/i2c_master_top_m0/n215_s11
11.597
12.170
i2c_config_m0/i2c_master_top_m0/n207_s71
13.602
14.180
i2c_config_m0/i2c_master_top_m0/n207_s24
14.183
14.730
i2c_config_m0/i2c_master_top_m0/n211_s13
15.730
16.309
i2c_config_m0/i2c_master_top_m0/n211_s7
16.312
16.600
i2c_config_m0/i2c_master_top_m0/n211_s6
16.810
17.099
i2c_config_m0/i2c_master_top_m0/txr_4_s0
17.099
=====
SETUP
26.712
16.967
43.679
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_4_s2
6.704
7.087
i2c_config_m0/i2c_master_top_m0/n211_s21
9.859
10.407
i2c_config_m0/i2c_master_top_m0/n199_s25
10.964
11.538
i2c_config_m0/i2c_master_top_m0/n203_s63
13.072
13.579
i2c_config_m0/i2c_master_top_m0/n203_s35
13.582
14.089
i2c_config_m0/i2c_master_top_m0/n203_s14
14.661
15.239
i2c_config_m0/i2c_master_top_m0/n203_s8
15.242
15.809
i2c_config_m0/i2c_master_top_m0/n203_s6
16.399
16.967
i2c_config_m0/i2c_master_top_m0/txr_6_s0
16.967
=====
SETUP
28.746
14.693
43.439
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_4_s2
6.704
7.087
i2c_config_m0/n74_s3
9.178
9.726
i2c_config_m0/n124_s16
11.391
11.938
i2c_config_m0/n124_s17
13.373
13.692
i2c_config_m0/i2c_write_req_s4
13.707
14.163
i2c_config_m0/i2c_write_req_s0
14.693
=====
SETUP
29.196
14.491
43.687
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_4_s2
6.704
7.087
i2c_config_m0/n74_s3
9.178
9.726
i2c_config_m0/n124_s16
11.391
11.938
i2c_config_m0/n124_s17
13.373
13.664
i2c_config_m0/i2c_write_req_s0
14.491
=====
SETUP
29.482
14.214
43.696
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_4_s2
6.704
7.087
i2c_config_m0/n74_s3
9.178
9.726
i2c_config_m0/n124_s16
11.391
11.938
i2c_config_m0/n124_s17
13.373
13.692
i2c_config_m0/n100_s7
13.707
14.214
i2c_config_m0/state_0_s0
14.214
=====
SETUP
30.313
13.147
43.460
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.734
7.117
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
7.696
8.274
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.452
9.019
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.199
9.518
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0
9.916
10.463
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3
11.034
11.602
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.964
12.253
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
12.428
12.996
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
13.147
=====
SETUP
30.406
13.036
43.441
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.734
7.117
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
7.696
8.274
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.452
9.019
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.199
9.518
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0
9.916
10.463
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3
11.034
11.602
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.964
12.253
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
12.428
12.884
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
13.036
=====
SETUP
31.114
12.316
43.430
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_1_s2
12.316
=====
SETUP
31.114
12.316
43.430
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_2_s2
12.316
=====
SETUP
31.114
12.316
43.430
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_4_s2
12.316
=====
SETUP
31.114
12.316
43.430
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_6_s2
12.316
=====
SETUP
31.123
12.316
43.439
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_3_s2
12.316
=====
SETUP
31.123
12.316
43.439
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_5_s2
12.316
=====
SETUP
31.186
12.254
43.439
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_7_s2
12.254
=====
SETUP
31.186
12.254
43.439
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_8_s2
12.254
=====
SETUP
31.186
12.254
43.439
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/state_2_s0
6.744
7.127
i2c_config_m0/i2c_master_top_m0/next_state_0_s32
9.756
10.304
i2c_config_m0/state_1_s5
10.726
11.305
i2c_config_m0/lut_index_9_s5
11.524
12.097
i2c_config_m0/lut_index_9_s2
12.254
=====
SETUP
31.281
12.417
43.698
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
6.725
7.108
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2
7.851
8.399
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2
8.613
9.191
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1
9.371
9.950
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2
10.169
10.488
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s1
10.659
11.206
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0
12.129
12.417
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0
12.417
=====
SETUP
31.366
12.323
43.689
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.734
7.117
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
7.696
8.274
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.452
9.019
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.199
9.518
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0
9.916
10.463
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3
11.034
11.602
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
11.816
12.323
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.323
=====
SETUP
31.413
12.285
43.698
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
6.725
7.108
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s2
7.851
8.399
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2
8.613
9.191
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1
9.371
9.950
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2
10.169
10.488
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s1
10.659
11.206
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n345_s1
11.778
12.285
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
12.285
=====
HOLD
0.374
4.053
3.679
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0
3.678
3.854
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s2
3.861
4.053
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0
4.053
=====
HOLD
0.374
4.045
3.672
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.670
3.847
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
3.854
4.045
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
4.045
=====
HOLD
0.374
4.039
3.665
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3
3.664
3.840
i2c_config_m0/i2c_master_top_m0/byte_controller/n67_s3
3.848
4.039
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3
4.039
=====
HOLD
0.374
4.039
3.665
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
3.664
3.840
i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
3.848
4.039
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
4.039
=====
HOLD
0.374
4.045
3.672
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.670
3.847
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
3.854
4.045
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
4.045
=====
HOLD
0.374
4.043
3.669
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/read_s5
3.668
3.844
i2c_config_m0/i2c_master_top_m0/n81_s9
3.851
4.043
i2c_config_m0/i2c_master_top_m0/read_s5
4.043
=====
HOLD
0.374
4.050
3.676
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/write_s5
3.675
3.851
i2c_config_m0/i2c_master_top_m0/n81_s8
3.859
4.050
i2c_config_m0/i2c_master_top_m0/write_s5
4.050
=====
HOLD
0.378
4.029
3.652
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2
3.650
3.827
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s11
3.838
4.029
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2
4.029
=====
HOLD
0.378
4.029
3.652
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1
3.650
3.827
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n47_s4
3.838
4.029
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1
4.029
=====
HOLD
0.378
4.029
3.652
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0
3.650
3.827
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12
3.838
4.029
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0
4.029
=====
HOLD
0.378
4.049
3.672
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
3.670
3.847
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3
3.858
4.049
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
4.049
=====
HOLD
0.378
4.042
3.664
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
3.663
3.839
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0
3.850
4.042
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
4.042
=====
HOLD
0.381
4.023
3.642
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
3.640
3.817
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s1
3.832
4.023
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
4.023
=====
HOLD
0.381
4.033
3.652
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_7_s2
3.651
3.827
i2c_config_m0/n74_s5
3.842
4.033
i2c_config_m0/lut_index_7_s2
4.033
=====
HOLD
0.389
4.041
3.652
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_8_s2
3.651
3.831
i2c_config_m0/n73_s1
3.850
4.041
i2c_config_m0/lut_index_8_s2
4.041
=====
HOLD
0.393
4.040
3.647
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_4_s2
3.646
3.826
i2c_config_m0/n77_s3
3.848
4.040
i2c_config_m0/lut_index_4_s2
4.040
=====
HOLD
0.440
4.097
3.657
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1
3.655
3.832
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s1
3.839
4.097
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1
4.097
=====
HOLD
0.440
4.112
3.672
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
3.670
3.847
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2
3.854
4.112
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
4.112
=====
HOLD
0.440
4.109
3.669
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/start_s5
3.668
3.844
i2c_config_m0/i2c_master_top_m0/n81_s6
3.851
4.109
i2c_config_m0/i2c_master_top_m0/start_s5
4.109
=====
HOLD
0.444
4.114
3.670
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.669
3.845
i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
3.857
4.114
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
4.114
=====
HOLD
0.447
4.116
3.669
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/state_1_s1
3.668
3.844
i2c_config_m0/i2c_master_top_m0/next_state_1_s30
3.859
4.116
i2c_config_m0/i2c_master_top_m0/state_1_s1
4.116
=====
HOLD
0.449
4.090
3.642
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
3.640
3.817
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0
4.090
=====
HOLD
0.449
4.104
3.655
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0
3.654
3.830
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.104
=====
HOLD
0.449
4.108
3.659
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0
3.658
3.834
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0
3.917
4.108
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0
4.108
=====
HOLD
0.449
4.108
3.659
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0
3.658
3.834
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n221_s0
3.917
4.108
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0
4.108
