#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct  7 18:23:44 2023
# Process ID: 20640
# Current directory: C:/Users/Miles/Desktop/Interface Technology Lab/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13876 C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface Technology Lab/lab1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.xpr}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/APP/Vivado/Vivado/2023.1/data/boards/board_files/new/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/APP/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Miles/Desktop/Interface Technology Lab/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface Technology Lab/lab_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APP/Vivado/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'swerv_soc_syscon_wrapper_0_0' generated file not found 'c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1588.137 ; gain = 347.961
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Reading block design file <C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>...
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Successfully read diagram <swerv_soc> from block design file <C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1706.879 ; gain = 97.039
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-3420] Updated swerv_soc_syscon_wrapper_0_0 to use current project options
Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi2wb_intcon_wrapper_0/o_user_axi4' to master interface '/axi2wb_intcon_wrapper_0/o_user_axi4'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_dat_i
/axi2wb_intcon_wrapper_0/wb_uart_ack_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq
/syscon_wrapper_0/i_ram_init_done
/syscon_wrapper_0/i_ram_init_error

Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
Exporting to file c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Hardware Definition File c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_syscon_wrapper_0_0
[Sat Oct  7 18:46:36 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/synth_1/runme.log
[Sat Oct  7 18:46:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1983.934 ; gain = 234.156
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-3420] Updated swerv_soc_syscon_wrapper_0_0 to use current project options
Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-3420] Updated swerv_soc_syscon_wrapper_0_0 to use current project options
Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-3420] Updated swerv_soc_syscon_wrapper_0_0 to use current project options
Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi2wb_intcon_wrapper_0/o_user_axi4' to master interface '/axi2wb_intcon_wrapper_0/o_user_axi4'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_dat_i
/axi2wb_intcon_wrapper_0/wb_uart_ack_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq
/syscon_wrapper_0/i_ram_init_done
/syscon_wrapper_0/i_ram_init_error

Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
Exporting to file c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Hardware Definition File c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_syscon_wrapper_0_0
[Sat Oct  7 18:49:21 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/synth_1/runme.log
[Sat Oct  7 18:49:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/impl_1/runme.log
make_wrapper -files [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -top
reset_run synth_1
reset_run swerv_soc_syscon_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_syscon_wrapper_0_0
[Sat Oct  7 18:51:34 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/synth_1/runme.log
[Sat Oct  7 18:51:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/impl_1/runme.log
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-3420] Updated swerv_soc_syscon_wrapper_0_0 to use current project options
Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.426 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi2wb_intcon_wrapper_0/o_user_axi4' to master interface '/axi2wb_intcon_wrapper_0/o_user_axi4'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_dat_i
/axi2wb_intcon_wrapper_0/wb_uart_ack_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq
/syscon_wrapper_0/i_ram_init_done
/syscon_wrapper_0/i_ram_init_error

Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
Exporting to file c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Hardware Definition File c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_syscon_wrapper_0_0
[Sat Oct  7 18:53:14 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/synth_1/runme.log
[Sat Oct  7 18:53:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/impl_1/runme.log
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-3420] Updated swerv_soc_syscon_wrapper_0_0 to use current project options
Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-3420] Updated swerv_soc_syscon_wrapper_0_0 to use current project options
Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-3420] Updated swerv_soc_syscon_wrapper_0_0 to use current project options
Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi2wb_intcon_wrapper_0/o_user_axi4' to master interface '/axi2wb_intcon_wrapper_0/o_user_axi4'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_dat_i
/axi2wb_intcon_wrapper_0/wb_uart_ack_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq
/syscon_wrapper_0/i_ram_init_done
/syscon_wrapper_0/i_ram_init_error

Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
Exporting to file c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Hardware Definition File c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_syscon_wrapper_0_0
[Sat Oct  7 19:21:56 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
synth_1: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/synth_1/runme.log
[Sat Oct  7 19:21:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/impl_1/runme.log
set_property location {2 569 166} [get_bd_cells axi2wb_intcon_wrapper_0]
generate_target all [get_files  {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}]
export_simulation -of_objects [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -directory {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files} -ipstatic_source_dir {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
generate_target all [get_files  {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'swerv_soc' - hence not re-generating.
export_ip_user_files -of_objects [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}]
export_simulation -of_objects [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -directory {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files} -ipstatic_source_dir {C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {2 452 90} [get_bd_cells axi2wb_intcon_wrapper_0]
undo
INFO: [Common 17-17] undo 'set_property location {2 452 90} [get_bd_cells axi2wb_intcon_wrapper_0]'
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/i_ram_init_done]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/i_ram_init_error]
endgroup
make_wrapper -files [get_files {{C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}}] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi2wb_intcon_wrapper_0/o_user_axi4' to master interface '/axi2wb_intcon_wrapper_0/o_user_axi4'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_dat_i
/axi2wb_intcon_wrapper_0/wb_uart_ack_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <C:\Users\Miles\Desktop\Interface Technology Lab\lab1\project_2.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_dat_i
/axi2wb_intcon_wrapper_0/wb_uart_ack_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/sim/swerv_soc.v
Verilog Output written to : c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
Exporting to file c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Hardware Definition File c:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.gen/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
[Sat Oct  7 19:36:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/synth_1/runme.log
[Sat Oct  7 19:36:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/Miles/Desktop/Interface Technology Lab/lab1/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2517.406 ; gain = 3.000
INFO: [Netlist 29-17] Analyzing 1507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3423.773 ; gain = 24.395
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3423.773 ; gain = 24.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3423.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 50 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances

