# MiniEDA
Automated RTL-to-power estimation flow integrating Yosys (synthesis), OpenSTA (timing), and GTKWave (waveform). Incorporates VCD-based switching activity for accurate dynamic power analysis, mimicking ASIC design closure workflows with open-source tools.
