{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747302390226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747302390226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 12:46:19 2025 " "Processing started: Thu May 15 12:46:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747302390226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302390226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302390226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747302390461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747302390462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital ic material and projects/projects/design/digital clock/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital ic material and projects/projects/design/digital clock/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302395388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302395388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital ic material and projects/projects/design/digital clock/rtl/even_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital ic material and projects/projects/design/digital clock/rtl/even_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 even_clk_div " "Found entity 1: even_clk_div" {  } { { "../rtl/even_clk_div.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/even_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302395389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302395389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital ic material and projects/projects/design/digital clock/rtl/decoder_7seq.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital ic material and projects/projects/design/digital clock/rtl/decoder_7seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seq " "Found entity 1: decoder_7seq" {  } { { "../rtl/decoder_7seq.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/decoder_7seq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302395389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302395389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital ic material and projects/projects/design/digital clock/rtl/count_59.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital ic material and projects/projects/design/digital clock/rtl/count_59.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_59 " "Found entity 1: count_59" {  } { { "../rtl/count_59.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/count_59.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302395390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302395390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital ic material and projects/projects/design/digital clock/rtl/count_12.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital ic material and projects/projects/design/digital clock/rtl/count_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_12 " "Found entity 1: count_12" {  } { { "../rtl/count_12.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/count_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302395391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302395391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital ic material and projects/projects/design/digital clock/rtl/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital ic material and projects/projects/design/digital clock/rtl/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../rtl/clock.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747302395407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302395407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747302395426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "even_clk_div even_clk_div:clkdiv2 " "Elaborating entity \"even_clk_div\" for hierarchy \"even_clk_div:clkdiv2\"" {  } { { "../rtl/top.v" "clkdiv2" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302395439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 even_clk_div.v(31) " "Verilog HDL assignment warning at even_clk_div.v(31): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/even_clk_div.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/even_clk_div.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302395440 "|top|even_clk_div:clkdiv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:dut " "Elaborating entity \"clock\" for hierarchy \"clock:dut\"" {  } { { "../rtl/top.v" "dut" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302395440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_59 clock:dut\|count_59:secs " "Elaborating entity \"count_59\" for hierarchy \"clock:dut\|count_59:secs\"" {  } { { "../rtl/clock.v" "secs" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/clock.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302395445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_59.v(14) " "Verilog HDL assignment warning at count_59.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/count_59.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/count_59.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302395446 "|top|clock:dut|count_59:secs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_59.v(25) " "Verilog HDL assignment warning at count_59.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/count_59.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/count_59.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302395447 "|top|clock:dut|count_59:secs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_12 clock:dut\|count_12:hrs " "Elaborating entity \"count_12\" for hierarchy \"clock:dut\|count_12:hrs\"" {  } { { "../rtl/clock.v" "hrs" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/clock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302395448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_12.v(16) " "Verilog HDL assignment warning at count_12.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/count_12.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/count_12.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302395450 "|top|clock:dut|count_12:hrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_12.v(22) " "Verilog HDL assignment warning at count_12.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/count_12.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/count_12.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747302395450 "|top|clock:dut|count_12:hrs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seq decoder_7seq:sev_seg1_s " "Elaborating entity \"decoder_7seq\" for hierarchy \"decoder_7seq:sev_seg1_s\"" {  } { { "../rtl/top.v" "sev_seg1_s" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302395451 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/count_12.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/count_12.v" 13 -1 0 } } { "../rtl/clock.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/clock.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747302395770 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1747302395770 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[1\] GND " "Pin \"d6\[1\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747302395805 "|top|d6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[2\] GND " "Pin \"d6\[2\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747302395805 "|top|d6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[6\] VCC " "Pin \"d6\[6\]\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "H:/Digital IC Material and Projects/Projects/Design/Digital Clock/rtl/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747302395805 "|top|d6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747302395805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747302395849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747302396395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747302396395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747302396423 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747302396423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747302396423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747302396423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747302396434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 12:46:36 2025 " "Processing ended: Thu May 15 12:46:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747302396434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747302396434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747302396434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747302396434 ""}
