#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000165219fbda0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000165219f6920 .scope module, "uart_tb" "uart_tb" 3 3;
 .timescale -9 -12;
v0000016521ab4960_0 .var "clk", 0 0;
v0000016521ab4e10_0 .net "error", 0 0, v0000016521ab4460_0;  1 drivers
v0000016521ab58b0_0 .var "rst", 0 0;
v0000016521ab51d0_0 .net "tx_busy", 0 0, v0000016521ab46e0_0;  1 drivers
v0000016521ab5310_0 .var "tx_data", 7 0;
v0000016521ab4f50_0 .net "tx_line", 0 0, v0000016521ab4820_0;  1 drivers
v0000016521ab4b90_0 .var "tx_start", 0 0;
E_0000016521a5e8f0 .event anyedge, v0000016521ab46e0_0;
S_00000165219f6ab0 .scope module, "dut" "uart_tx" 3 17, 4 11 0, S_00000165219f6920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start_i";
    .port_info 3 /INPUT 8 "tx_data_i";
    .port_info 4 /OUTPUT 1 "tx_busy_o";
    .port_info 5 /OUTPUT 1 "tx_line_o";
    .port_info 6 /OUTPUT 1 "error_o";
P_00000165219f6c40 .param/l "BAUD_RATE" 0 4 13, +C4<00000000000000011100001000000000>;
P_00000165219f6c78 .param/l "CLKS_PER_BIT" 1 4 25, +C4<00000000000000000000000000001000>;
P_00000165219f6cb0 .param/l "CLK_FREQ" 0 4 12, +C4<00000000000011110100001001000000>;
P_00000165219f6ce8 .param/l "PARITY_ODD" 0 4 14, C4<0>;
enum0000016521a59340 .enum4 (3)
   "IDLE" 3'b000,
   "START" 3'b001,
   "DATA" 3'b010,
   "PARITY" 3'b011,
   "STOP" 3'b100
 ;
v00000165219fbf30_0 .var "bit_index", 2 0;
v00000165219fba50_0 .net "clk", 0 0, v0000016521ab4960_0;  1 drivers
v0000016521ab4320_0 .var "clk_count", 15 0;
v0000016521ab43c0_0 .var "data_reg", 7 0;
v0000016521ab4460_0 .var "error_o", 0 0;
v0000016521ab4500_0 .var "parity_bit", 0 0;
v0000016521ab45a0_0 .net "rst", 0 0, v0000016521ab58b0_0;  1 drivers
v0000016521ab4640_0 .var "state", 2 0;
v0000016521ab46e0_0 .var "tx_busy_o", 0 0;
v0000016521ab4780_0 .net "tx_data_i", 7 0, v0000016521ab5310_0;  1 drivers
v0000016521ab4820_0 .var "tx_line_o", 0 0;
v0000016521ab48c0_0 .net "tx_start_i", 0 0, v0000016521ab4b90_0;  1 drivers
E_0000016521a5e2f0 .event posedge, v0000016521ab45a0_0, v00000165219fba50_0;
    .scope S_00000165219f6ab0;
T_0 ;
    %wait E_0000016521a5e2f0;
    %load/vec4 v0000016521ab45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000016521ab4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016521ab46e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016521ab4820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000165219fbf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016521ab4460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016521ab4500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016521ab4460_0, 0;
    %load/vec4 v0000016521ab4640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016521ab4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016521ab46e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000165219fbf30_0, 0;
    %load/vec4 v0000016521ab48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000016521ab4780_0;
    %assign/vec4 v0000016521ab43c0_0, 0;
    %load/vec4 v0000016521ab4780_0;
    %xor/r;
    %assign/vec4 v0000016521ab4500_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000016521ab4640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016521ab46e0_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0000016521ab48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016521ab4460_0, 0;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016521ab4820_0, 0;
    %load/vec4 v0000016521ab4320_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0000016521ab4320_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000016521ab4640_0, 0;
T_0.13 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000016521ab48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016521ab4460_0, 0;
T_0.14 ;
    %load/vec4 v0000016521ab43c0_0;
    %load/vec4 v00000165219fbf30_0;
    %part/u 1;
    %assign/vec4 v0000016521ab4820_0, 0;
    %load/vec4 v0000016521ab4320_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v0000016521ab4320_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %load/vec4 v00000165219fbf30_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.18, 5;
    %load/vec4 v00000165219fbf30_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000165219fbf30_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000165219fbf30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000016521ab4640_0, 0;
T_0.19 ;
T_0.17 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0000016521ab48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016521ab4460_0, 0;
T_0.20 ;
    %load/vec4 v0000016521ab4500_0;
    %assign/vec4 v0000016521ab4820_0, 0;
    %load/vec4 v0000016521ab4320_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.22, 5;
    %load/vec4 v0000016521ab4320_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000016521ab4640_0, 0;
T_0.23 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000016521ab48c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016521ab4460_0, 0;
T_0.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016521ab4820_0, 0;
    %load/vec4 v0000016521ab4320_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.26, 5;
    %load/vec4 v0000016521ab4320_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000016521ab4320_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000016521ab4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016521ab46e0_0, 0;
T_0.27 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000165219f6920;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016521ab4960_0, 0, 1;
T_1.0 ;
    %delay 500000, 0;
    %load/vec4 v0000016521ab4960_0;
    %inv;
    %store/vec4 v0000016521ab4960_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_00000165219f6920;
T_2 ;
    %vpi_call/w 3 35 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000165219f6920 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016521ab58b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016521ab4b90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000016521ab5310_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016521ab58b0_0, 0, 1;
    %delay 2000000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000016521ab5310_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016521ab4b90_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016521ab4b90_0, 0, 1;
T_2.0 ;
    %load/vec4 v0000016521ab51d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_0000016521a5e8f0;
    %jmp T_2.0;
T_2.1 ;
    %delay 10000000, 0;
    %vpi_call/w 3 56 "$display", "UART Test Complete" {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "uart_tb.sv";
    "..\UART\examples\fpga\uart_tx.sv";
