[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Emu compiled at Jan  8 2025, 16:37:15
Using simulated 32768B flash
[info]use ./dse-driver/build/dse_1.bin as flash bin
reset dse complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 10000292
DSE reset finish at pc: 10000296, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17618
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17618 ms.
==================================================
CoreMark Iterations/Sec 567
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1826462
epoch: 1
max epoch: 7
ipc: 1.750289
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 10000292
DSE reset finish at pc: 10000296, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17618
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17618 ms.
==================================================
CoreMark Iterations/Sec 567
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1826462
epoch: 2
max epoch: 7
ipc: 1.750289
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 10000292
DSE reset finish at pc: 10000296, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17612
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17612 ms.
==================================================
CoreMark Iterations/Sec 567
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1825623
epoch: 3
max epoch: 7
ipc: 1.751093
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 10000292
DSE reset finish at pc: 10000296, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17612
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17612 ms.
==================================================
CoreMark Iterations/Sec 567
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1825623
epoch: 4
max epoch: 7
ipc: 1.751093
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 10000292
DSE reset finish at pc: 10000296, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17612
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17612 ms.
==================================================
CoreMark Iterations/Sec 567
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1825752
epoch: 5
max epoch: 7
ipc: 1.750969
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 10000292
DSE reset finish at pc: 10000296, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17612
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17612 ms.
==================================================
CoreMark Iterations/Sec 567
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1825752
epoch: 6
max epoch: 7
ipc: 1.750969
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 10000292
DSE reset finish at pc: 10000296, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17603
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17603 ms.
==================================================
CoreMark Iterations/Sec 568
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1824472
epoch: 7
max epoch: 7
ipc: 1.752198
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 10000292
DSE reset finish at pc: 10000296, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17618
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17618 ms.
==================================================
CoreMark Iterations/Sec 567
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_flow,                   77
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_alloc,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_0,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_1,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: recv_prefetch,                   17
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: recv_normal,                   60
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_flow,                   76
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_alloc,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_0,              1826407
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_1,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: recv_prefetch,                   17
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: recv_normal,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                   60
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                   72
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                   93
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                   24
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                   69
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,                  195
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                  114
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                  165
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,                  564
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_1.alu: in_valid,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_1.alu: in_fire,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_1.alu: out_valid,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_1.alu: out_fire,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.bku: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.bku: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.bku: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.bku: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_1: from_int_fire,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_1: from_int_valid,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_1: out_fire,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_1: out_valid,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: issue_count_0,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: issue_count_1,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: issue_count_2,                94162
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: issue_count_3,                65449
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_sum,              2202309
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_0_1,               529415
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_1_2,               468985
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_2_3,               750865
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock: writeback_count_3_4,                77198
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                 4346
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                   41
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                 9565
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                  138
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                   19
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                   31
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                   29
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                   43
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                    7
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                   35
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: deq_dispatch_bypass_0,                61986
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: deq_select_0,                  340
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: deq_oldest,                 3563
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: deq_oldest_override_select_0,                 3563
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: allocate_fire_0,                66447
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: allocate_valid_0,                66447
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: srcState_ready_0,              2374995
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: deq_fire_0,                65449
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: deq_valid_0,                68133
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: select_0,                53703
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_0,                53280
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_0_0,                 2406
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: select_1,                12113
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_1,                12103
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_1_0,                 1135
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: select_2,                   70
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_2,                   63
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_2_0,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: select_3,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_3,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: select_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: select_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_5_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: select_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_6_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: select_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: num_wakeup_7_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: redirect_num,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: allocate_num,                65938
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_num_sum,                68133
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_num_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_fpBusyTable: busy_count,                  378
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_num_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_num_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.csr: in_valid,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_num_overflow,                68133
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.csr: in_fire,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0: issue_num_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.csr: out_valid,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.csr: out_fire,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                  510
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                  178
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                   70
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,                  831
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                  287
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                  568
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                  155
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                  281
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                  119
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                  122
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                   62
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                   53
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                   38
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                  288
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                  148
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                 1073
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                 1038
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                   48
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                   35
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                   30
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                   39
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,              5452823
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                   17
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,                 2653
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sum,                 2653
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,                 1251
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,              1824153
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,                  494
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,                 1984
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,                 1213
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,                  309
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,                  474
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                   17
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                   38
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                   20
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,               575279
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                 3273
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,                 3767
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                77877
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                47982
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,                58076
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                67022
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,              1824154
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sum,                 2653
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,                56044
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                23623
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                  227
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,              1824153
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,                 1984
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,                79667
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,                  309
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                  227
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                   17
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                54657
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: waittable_load_wait,                57420
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: storeset_load_wait,                13340
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: storeset_load_strict_wait,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: storeset_store_wait,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: in,              3219383
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_flow,                   78
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: empty,               532117
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_alloc,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: utilization,              3688961
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: waitInstr,               470180
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_0,              1826416
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: stall_cycle_rob,                77135
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_1,                   48
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: stall_cycle_int_dq,                79960
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.oldestSelection: oldest_override_0,                64434
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_dispatch: stall_cycle_ls_dq,                32254
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: recv_prefetch,                   12
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.oldestSelection: oldest_same_as_selected_0,                45755
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: recv_normal,                   66
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.oldestSelection: oldest_same_as_selected_1,                64434
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: utilization,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_dispatch_bypass_0,                 5277
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_dispatch_bypass_1,                28163
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_select_0,                 3497
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_select_1,                48151
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_oldest,                64434
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_oldest_override_select_0,                64434
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: allocate_fire_0,               142429
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: allocate_valid_0,               142429
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: srcState_ready_0,              1176899
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: allocate_fire_1,                 8948
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: allocate_valid_1,                 8948
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: srcState_ready_1,              1627637
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_fire_0,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_pf_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_valid_0,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_sp_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_fire_1,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: util_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: deq_valid_1,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.f2f: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_0,                 1431
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: exHalf,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_0,                 1431
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: empty,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.f2f: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_0_0,                 1430
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: in,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_1,                 2403
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.f2f: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: out,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_1,                 2402
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.f2f: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: out_try,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_1_0,                 2403
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                   47
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fpDq: fake_block,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_2,                 3640
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                   41
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: utilization,              3862099
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.f2i: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_2,                 3639
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_sum,              3862099
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                   62
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.f2i: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_2_0,                 3639
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_mean,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                  139
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.f2i: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_3,                 4989
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.f2i: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_3,                 4987
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.fpFreeList: utilization,            175340038
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_3_0,                 4940
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_0_1,               472272
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_4,                 7601
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_1_2,               433155
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_4,                 7598
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_2_3,               261924
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_4_0,                 7427
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_3_4,               223265
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_5,                12568
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_4_5,               170227
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_5,                12550
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_5_6,               127060
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_5_0,                11657
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_6_7,                58017
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_6,                32110
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access,               133549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_7_8,                73551
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_6,                32030
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_6_0,                28197
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_8_9,                 6854
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: accessPorts0,                47002
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_7,                75234
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,                   39
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_9_10,                   86
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_7,                75026
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_10_11,                   44
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_7_0,                52178
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,              1826425
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: accessPorts1,               102867
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: util_11_12,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_8,                 8361
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,                   39
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: full,                80481
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_8,                 8322
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: exHalf,                80543
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_8_0,                 3455
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: empty,               472273
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_9,                  466
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: in,              2228108
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: out,              2226136
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_9,                  457
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_waittable: wait_table_bit_set,              2669772
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: out_try,              3370182
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_9_0,                   26
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_intDq: fake_block,                80339
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_10,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: utilization,              1691764
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_10,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_sum,              1691764
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_10_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access,               241140
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,                   38
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_11_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts0,               698950
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_overflow,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_0_1,              1275290
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,              1826426
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_1_2,               164507
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_12_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,                   38
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_2_3,               182220
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts1,               627942
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_3_4,                48350
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_4_5,                26982
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_13_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_5_6,                28007
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_14,                   38
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_6_7,                20421
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_14,                   35
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_7_8,                32119
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_14_0,                   38
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_8_9,                26579
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: select_15,                  649
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_9_10,                13394
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_15,                  649
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_10_11,                 5276
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: num_wakeup_15_0,                  647
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: util_11_12,                 3318
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: redirect_num,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: full,                38144
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: allocate_num,               150759
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: exHalf,                80686
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_num_sum,               149158
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: empty,              1275291
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_num_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: in,               719438
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_num_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: out,               717456
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_num_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: out_try,              1298381
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_num_overflow,                 5884
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_lsDq: fake_block,                16068
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_num_0_1,              1683189
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0: issue_num_1_2,               143274
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_1: PrefetchEntryReq2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_0: PrefetchEntryReq2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_valid,               582479
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire,               582479
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                 4346
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire_first_issue,               568779
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                   41
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.oldestSelection: oldest_override_0,                58215
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_recover,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.oldestSelection: oldest_same_as_selected_0,                 2546
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.oldestSelection: oldest_same_as_selected_1,                57887
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,                 6478
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_valid,               624979
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3: from_int_fire,                65449
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3: from_int_valid,                68133
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire,               624979
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3: out_fire,                65449
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire_first_issue,               532844
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              1326881
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3: out_valid,                68133
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              1326881
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,               149810
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,               100875
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_0.alu: in_valid,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.fence: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_0.alu: in_fire,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,               184434
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.fence: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.fence: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_0.alu: out_valid,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.fence: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,               117744
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_0.alu: out_fire,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2: from_int_fire,                94162
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2: from_int_valid,                94162
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                   31
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2: out_fire,                94142
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                   31
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                   23
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2: out_valid,                94142
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,                70835
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli3_add_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_real_issued,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_0: from_int_fire,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                52980
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                51491
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_0: from_int_valid,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                49630
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_0: out_fire,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_0: out_valid,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                   33
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                   29
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                   43
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                   35
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli4_add_0,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                12910
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access,               952598
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts0,              1637675
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.oldestSelection: oldest_override_0,               616194
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts1,               685077
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.oldestSelection: oldest_same_as_selected_0,               189189
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.oldestSelection: oldest_same_as_selected_1,               499629
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_andi255_0,                11475
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: in,              3229730
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_sp_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: utilization,              3758664
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_zexth_0,                 1344
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: waitInstr,               529737
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: stall_cycle_dispatch,               158135
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_logic_andi1_0,                43540
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: stall_cycle_fp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: stall_cycle_int,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: stall_cycle_walk,                  266
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: move_instr_count,               272412
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename: fused_lui_load_instr_count,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli3_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access,               952598
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts0,              1637675
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts1,               685077
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.oldestSelection_dup: oldest_override_0,               616194
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli4_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.oldestSelection_dup: oldest_same_as_selected_0,               189189
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.oldestSelection_dup: oldest_override_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.oldestSelection_dup: oldest_same_as_selected_1,               499629
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi_f00_or_1,                 2478
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_andi255_1,                 4657
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_zexth_1,                 2980
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_logic_andi1_1,                  640
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_logic_zexth_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli32_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli3_add_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_valid,               363746
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire,               363743
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire_first_issue,               310731
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_slli4_add_2,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_dcache,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success,               404509
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed,               221124
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success_once,               330514
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed_once,               198867
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_andi255_2,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_zexth_2,                   33
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_logic_andi1_2,                 1000
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: case_logic_zexth_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_sp_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                  163
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_in,                  319
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_fusionDecoder: fused_instr,                97716
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                  129
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_out,                  319
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                  172
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_in,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,                 1840
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_out,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                   55
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                   84
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,                 2191
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.oldestSelection: oldest_override_0,                18061
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup,                  319
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.oldestSelection: oldest_same_as_selected_0,                 5929
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.oldestSelection: oldest_same_as_selected_1,                18061
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,               240600
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,               427275
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,               442332
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                  527
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,               442859
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_intBusyTable: busy_count,             24294415
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_fpBusyTable: busy_count,                  378
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored_old_entry,               439071
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored_fauftb_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,               171639
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,                 4424
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,                 3788
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,               523021
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                  717
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                   47
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,                  138
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,                36863
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,                  296
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,                 3214
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                  267
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,                 1224
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,                  278
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,                18865
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_wrbypass_enq_0,                  359
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                  222
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_wrbypass_hit_0,                12899
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                  204
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_wrbypass_enq_0,                  254
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,               219071
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_wrbypass_hit_0,                 3296
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                  154
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_wrbypass_enq_0,                  658
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                  147
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_wrbypass_hit_0,                 7092
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,               140758
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_wrbypass_enq_0,                  382
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                   76
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_wrbypass_hit_0,                 2172
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_1,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,               152983
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_1,                  326
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                   28
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_1,                   67
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                   28
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_1,                  485
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,                10050
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_1,                  213
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,               155753
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_1,                 1508
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,               154105
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_1,                  166
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,                 1648
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_1,                 8959
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,                43745
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_wrbypass_enq_1,                  144
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_wrbypass_hit_1,                 2006
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_wrbypass_enq_1,                   44
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_wrbypass_hit_1,                  738
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_wrbypass_enq_1,                  129
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,                 2584
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_wrbypass_hit_1,                 2363
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_wrbypass_enq_1,                   53
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_wrbypass_hit_1,                 3182
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,                 5035
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                34855
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                  459
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,                 2478
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,                 2212
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,                  562
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,                 3368
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,                 3448
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                  811
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,                 1965
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                 2709
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                   19
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,                19232
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_real_updates,                11864
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,                  474
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_silent_updates_eliminated,                 3360
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_pf_gen,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_block,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                  730
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_real_updates,                 1283
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_in,                  321
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_silent_updates_eliminated,                 3041
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_real_updates,                 3293
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                  282
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_update,                  312
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_silent_updates_eliminated,                 6810
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_real_updates,                 1248
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                  659
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_silent_updates_eliminated,                 4337
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_pred,                41317
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_correct,                40487
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,               557640
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_wrong,                  830
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,                37333
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_differs,                11478
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                    7
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_updated,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_0_updated,                  130
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util0,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_inc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_0_updated,                  104
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util0,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                   19
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_dec,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_1_updated,                   25
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util0,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_na,                  979
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_1_updated,                   51
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_correct,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,                 4010
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_0_updated,                  222
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_wrong,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_0_updated,                  154
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na,                 1879
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_1_updated,                  117
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_failure,                  112
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_success,                  781
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_1_updated,                  185
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                   11
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_mispred,                 1116
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,                 2776
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_0_updated,                  364
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_reset_u,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_0_updated,                  332
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                  265
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_1_updated,                  314
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_1,                    7
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_1_updated,                  346
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                    7
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_1,                   99
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,                21941
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_0_updated,                  421
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_0_updated,                  208
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_2,                  273
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_1_updated,                  179
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_dispatch_bypass_0,                70718
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_3,                  132
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_1_updated,                  392
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_dispatch_bypass_1,               178949
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_update_req,                15224
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_4,                  264
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_br_li_0_updated,                  360
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_select_0,               235618
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,               259188
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_br_pi_0_updated,                  357
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_select_1,                72075
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,                62907
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_br_li_1_updated,                  235
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,               280329
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_br_pi_1_updated,                  238
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,                87923
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_oldest,                58215
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_update_req,                 4324
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,                97811
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_oldest_override_select_0,                58215
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_br_li_0_updated,                  208
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,                27505
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_br_pi_0_updated,                  192
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,                47155
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: blocked_in,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_br_li_1_updated,                   91
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: source_bypass_0_0,                36954
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,                13832
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_br_pi_1_updated,                  107
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access,               133549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: source_bypass_1_0,                47065
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_update_req,                10103
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,              1141981
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: source_bypass_2_0,               120893
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,               153169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_br_li_0_updated,                  484
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,                11465
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: source_bypass_3_0,                64261
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_br_pi_0_updated,                  275
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,                 2584
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: source_bypass_0_1,                27345
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,               684483
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_br_li_1_updated,                  184
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: source_bypass_1_1,                34680
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_br_pi_1_updated,                  393
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,               192167
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: source_bypass_2_1,                42121
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_update_req,                 5585
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_pred,               208527
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: source_bypass_3_1,                21404
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_commit,                17720
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_br_li_0_updated,                  397
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: allocate_fire_0,               382582
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_br_pi_0_updated,                  258
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_pred,                91760
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: allocate_valid_0,               408761
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_br_li_1_updated,                   91
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_commit,                20240
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: srcState_ready_0,              1083015
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_br_pi_1_updated,                  230
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_pred,                97607
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_commit,                27074
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,                  546
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: load_wait_0,                10167
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                  342
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_pred,                27163
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: allocate_fire_1,               180777
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,                 1335
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_commit,                 6886
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: allocate_valid_1,               301740
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_pred,              1401407
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,                  278
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_commit,                40338
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,                13223
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: srcState_ready_1,              1247062
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_pred,               113586
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: load_wait_1,                 3133
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_commit,                  979
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,                  454
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_fire_0,               363743
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_pred,               425057
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,                 2012
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_valid_0,               363746
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_commit,                71920
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                  357
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_not_first_issue_0,                53015
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,                 2375
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_fire_1,               250490
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_wrbypass_enq_0,                  282
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                12899
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_wrbypass_hit_0,                  785
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_valid_1,               250494
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_wrbypass_enq_0,                  287
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                  359
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_wrbypass_hit_0,                 1842
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_4_1: wrbypass_hit,                 2006
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: deq_not_first_issue_1,                 5907
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_wrbypass_enq_0,                  338
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_4_1: wrbypass_miss,                  144
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_0,                14430
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_wrbypass_hit_0,                 1687
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                 3296
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_wrbypass_enq_0,                  150
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                  254
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_wrbypass_hit_0,                 2270
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_5_1: wrbypass_hit,                  738
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_0,                14400
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_1,                  147
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_5_1: wrbypass_miss,                   44
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_0_0,                13673
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                 7092
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_1,                  515
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                  658
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_1,                17828
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_6_1: wrbypass_hit,                 2363
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_1,                   26
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_1,                17815
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_1,                11567
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_6_1: wrbypass_miss,                  129
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_1,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                 2172
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_1_0,                15133
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                  382
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_1,                   47
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_2,                19294
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_1,                  164
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_7_1: wrbypass_hit,                 3182
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_2,                19270
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_1,                  757
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_7_1: wrbypass_miss,                   53
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_wrbypass_enq_1,                   46
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_2_0,                16730
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                 2012
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_wrbypass_hit_1,                  442
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_3,                24514
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_wrbypass_enq_1,                   70
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                  454
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_3,                24483
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                   47
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_wrbypass_hit_1,                  789
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_3_0,                18715
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access0,                  572
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_wrbypass_enq_1,                  109
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_4,                32355
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_wrbypass_hit_1,                12002
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                 2375
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_4,                32324
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                  357
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_wrbypass_enq_1,                   54
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access3,                89668
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                  757
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_wrbypass_hit_1,                  513
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_4_0,                21648
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access4,                 1170
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,                  889
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                  164
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,                 1188
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_5,                56330
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                  785
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,                 2337
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_5,                56207
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                  282
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_5_0,                31782
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_4_1: wrbypass_hit,                  442
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,                11551
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_6,                94703
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,                  597
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_4_1: wrbypass_miss,                   46
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_6,                94393
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,                 1884
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                 1842
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_6_0,                57318
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                  287
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,                  725
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_7,               153619
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_5_1: wrbypass_hit,                  789
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,                 2686
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access12,                42718
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_7,               153258
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_real_updates,                  495
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_5_1: wrbypass_miss,                   70
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_silent_updates_eliminated,                 1055
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                 1687
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_real_updates,                  541
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                  338
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_7_0,                74651
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_silent_updates_eliminated,                 2435
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_6_1: wrbypass_hit,                12002
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access13,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_8,                79916
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_real_updates,                  922
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_6_1: wrbypass_miss,                  109
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_silent_updates_eliminated,                13187
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                 2270
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_8,                79717
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                  150
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_real_updates,                  497
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_8_0,                65143
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_7_1: wrbypass_hit,                  513
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_silent_updates_eliminated,                 2485
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_9,                43207
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_7_1: wrbypass_miss,                   54
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,               235585
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_9,                43130
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,                 2077
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_9_0,                37912
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_valid,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_0_updated,                  441
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_10,                13812
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_fire,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_0_updated,                  172
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_10,                13776
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_valid,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_1_updated,                  126
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_10_0,                11974
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_1_updated,                  395
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_11,                12572
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_valid,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,                13888
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_11,                12548
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_fire,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_0_updated,                  275
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_11_0,                11362
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_valid,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_0_updated,                   99
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_12,                11497
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_1_updated,                   70
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_12,                11487
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_valid,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_1_updated,                  246
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_12_0,                10602
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_fire,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,                 2481
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_13,                12932
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_valid,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_0_updated,                  218
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_13,                12908
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_0_updated,                   86
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_13_0,                11088
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0: from_fp_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_1_updated,                   33
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_14,                13247
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0: from_fp_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_1_updated,                  165
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_14,                13234
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,                 3411
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_14_0,                11704
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_0_updated,                  291
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: select_15,                15319
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fdivSqrt: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_0_updated,                  151
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_15,                15283
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fdivSqrt: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_1_updated,                  125
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: num_wakeup_15_0,                12749
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fdivSqrt: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_1_updated,                  265
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: redirect_num,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fdivSqrt: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_update_req,                 1550
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: allocate_num,               561646
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_br_li_0_updated,                  267
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_num_sum,               614240
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_br_pi_0_updated,                  123
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_num_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_br_li_1_updated,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_num_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_br_pi_1_updated,                  219
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_num_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_update_req,                 2976
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: issue_count_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_br_li_0_updated,                  273
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_num_overflow,               151735
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: issue_count_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_br_pi_0_updated,                  183
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_num_0_1,              1363958
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: writeback_count_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_br_li_1_updated,                  104
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0: issue_num_1_2,               462505
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: writeback_count_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_br_pi_1_updated,                  194
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: writeback_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_update_req,                14109
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: writeback_count_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_br_li_0_updated,                  281
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: writeback_count_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_br_pi_0_updated,                  155
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: writeback_count_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_br_li_1_updated,                  176
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock: writeback_count_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_br_pi_1_updated,                  302
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,               542873
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_update_req,                 2982
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict,               195251
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_br_li_0_updated,                  158
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict(0),                 1643
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_br_pi_0_updated,                   96
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict(1),                 1863
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_br_li_1_updated,                   67
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_A_req,                   78
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                35448
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_A_hit,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_br_pi_1_updated,                  129
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                25518
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                  412
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              1326881
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                  240
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,               698945
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_C_req,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                  718
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,               627936
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_C_hit,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                  399
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,                 5538
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_dirty,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                 1063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,                62223
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_TIP,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                  272
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                28425
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                 1732
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,               627936
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_TRUNK,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                  224
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               377447
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_INVALID,                   77
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                 1475
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,               424258
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_wrbypass_enq_0,                  275
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                28454
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_wrbypass_hit_0,                 2767
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                 5539
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_wrbypass_enq_0,                  260
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                   30
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_wrbypass_hit_0,                  874
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                28425
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_wrbypass_enq_0,                  346
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,               250157
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,                   33
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_wrbypass_hit_0,                 1207
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                  332
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_wrbypass_enq_0,                  475
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,               221815
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,              1826431
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_wrbypass_hit_0,                 2551
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                28674
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,                   33
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_1,                   74
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,               311132
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_1,                   21
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,               400700
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_1,                   51
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                21902
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_1,                  327
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,               698945
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_1,                  158
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               335202
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_1,                 2950
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,               482394
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_1,                   86
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                21904
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_1,                 1022
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                21230
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_wrbypass_enq_1,                   89
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_wrbypass_hit_1,                  889
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                21902
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_wrbypass_enq_1,                   42
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,               362919
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_wrbypass_hit_1,                  493
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                  824
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_wrbypass_enq_1,                   88
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,               341072
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_wrbypass_hit_1,                  423
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                22671
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_wrbypass_enq_1,                  116
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,               448033
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_wrbypass_hit_1,                  366
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,               448993
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                  295
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_ssit: reset_timeout,                   28
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                  758
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_ssit: ssit_update_lxsx,                   25
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                  448
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_ssit: ssit_update_lysx,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                 1388
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_A_req,                   77
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_ssit: ssit_update_lxsy,                   53
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                 1335
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_A_hit,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                 3763
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_ssit: ssit_update_lysy,                  107
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                  689
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_ssit: ssit_update_should_strict,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                 2117
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_ssit: ssit_update_strict_failed,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_real_updates,                 2215
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_C_req,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_fire,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_silent_updates_eliminated,                 1804
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_C_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_valid,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_real_updates,                  518
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_dirty,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_silent_updates_eliminated,                 1144
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_TIP,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_real_updates,                  607
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_silent_updates_eliminated,                 1450
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_TRUNK,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_valid,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_real_updates,                  999
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_INVALID,                   71
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_fire,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_silent_updates_eliminated,                 2509
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_A_req,                   76
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,                77292
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_valid,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_A_hit,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                 1053
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_0_updated,                  195
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_0_updated,                  102
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_C_req,                    7
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_1_updated,                   83
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_valid,                73095
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_C_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_1_updated,                  176
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_dirty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                 1836
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_TIP,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_0_updated,                  322
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_0_updated,                  183
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_TRUNK,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_1_updated,                   55
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_INVALID,                   73
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_1_updated,                  194
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                 5098
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_0_updated,                  371
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_0_updated,                  353
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_1_updated,                  241
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,                   36
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_1_updated,                  259
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                 2806
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,              1826428
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_0_updated,                  230
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,                   36
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_0_updated,                  148
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_1_updated,                   64
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_1_updated,                  146
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_update_req,                 4019
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_br_li_0_updated,                  388
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_br_pi_0_updated,                  227
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_br_li_1_updated,                   68
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_br_pi_1_updated,                  229
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_update_req,                 1662
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_br_li_0_updated,                  195
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_br_pi_0_updated,                  187
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_br_li_1_updated,                  118
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_br_pi_1_updated,                  126
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_valid,               220703
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_update_req,                 2057
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire,               220703
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_br_li_0_updated,                  402
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire_first_issue,               216608
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_br_pi_0_updated,                  248
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss,                  187
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_br_li_1_updated,                   67
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                  187
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: full_forward,                46717
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_br_pi_1_updated,                  221
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_update_req,                 3508
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay,                 4741
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_br_li_0_updated,                  379
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_br_pi_0_updated,                  218
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_br_li_1_updated,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_br_pi_1_updated,                  236
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                  694
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_valid,               340692
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                  495
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire,               340692
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                 5970
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire_first_issue,               289161
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: tlb_req_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                  120
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss,                  686
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: ptw_req_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,                 9218
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                  682
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: req_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: full_forward,                30859
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                   90
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                  948
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay,                 4503
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                  328
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                 5875
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_wrbypass_enq_0,                  619
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_wrbypass_hit_0,                 9655
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                73312
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,               335202
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_wrbypass_enq_0,                  335
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,               261890
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_wrbypass_hit_0,                 4541
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,               157779
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_wrbypass_enq_0,                  409
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                77351
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_wrbypass_hit_0,                12515
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                26760
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_wrbypass_enq_0,                 2176
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_wrbypass_hit_0,                 9933
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_1,                  172
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_1,                 1723
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                44565
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_1,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,               377446
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_1,                 1765
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,               332881
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_1,                   64
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,               272993
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_1,                 1140
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                55374
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_1,                   73
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                 4514
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_1,                 1044
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_wrbypass_enq_1,                  276
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_wrbypass_hit_1,                 7822
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_wrbypass_enq_1,                   24
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_wrbypass_hit_1,                  319
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_wrbypass_enq_1,                  124
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_wrbypass_hit_1,                 2743
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_wrbypass_enq_1,                   40
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_wrbypass_hit_1,                  519
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                 1740
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                 6141
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                 3140
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_0_1,              1818639
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,                 7805
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_1_2,                 5848
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                  243
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_2_3,                 1694
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                 1992
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_3_4,                  182
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,                 2052
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_4_5,                   82
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_busy,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                 4621
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_5_6,                   18
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_idle,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_real_updates,                 3677
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_silent_updates_eliminated,                13639
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_valid,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_real_updates,                  547
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_silent_updates_eliminated,                 4448
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_fire,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_real_updates,                 1691
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_valid,                76063
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sum,              3128556
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_silent_updates_eliminated,                11982
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_real_updates,                 2690
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_silent_updates_eliminated,                 9729
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,               753310
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_overflow,                42677
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,                 7881
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,               105279
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,               541329
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_0_updated,                  262
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,               995015
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_0_updated,                  306
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,               184840
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_1_updated,                  286
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,               227961
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.dataStorage: DS_1_stacks_used,                   50
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_1_updated,                  242
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,               146306
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,                81559
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,                10945
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,                64747
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_0_updated,                   89
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,                62197
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_20_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,                62197
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_0_updated,                   61
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,              1766665
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_21_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_1_updated,                   24
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_1_updated,                   52
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,                 2235
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,                59799
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_22_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,              1450105
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_0_updated,                  145
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_23_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,              1549309
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_0_updated,                  104
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_24_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_1_updated,                   80
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_1_updated,                  121
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,                62157
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                   37
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                   56
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,                 6673
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_0_updated,                  145
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel fire,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_0_updated,                  150
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_1_updated,                  127
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_1_updated,                  122
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_update_req,                17316
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_br_li_0_updated,                  310
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_br_pi_0_updated,                  151
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_br_li_1_updated,                  140
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_br_pi_1_updated,                  299
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization,             11012823
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_update_req,                 4995
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_sum,             11012823
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_br_li_0_updated,                  287
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_mean,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_br_pi_0_updated,                  266
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_br_li_1_updated,                   88
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_0_1,               288494
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_br_pi_1_updated,                  109
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_1_2,               124774
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_update_req,                13673
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_2_3,               169630
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_3_4,               138922
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_br_li_0_updated,                  184
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_4_5,               350516
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_br_pi_0_updated,                  131
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_5_6,               128194
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_6_7,               144484
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_br_li_1_updated,                  105
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_7_8,                44082
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_br_pi_1_updated,                  158
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_8_9,                60116
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_update_req,                12419
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_9_10,                36676
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_br_li_0_updated,                  310
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock fire,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_10_11,                23444
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_br_pi_0_updated,                  261
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_11_12,                20320
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_br_li_1_updated,                  113
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_12_13,                14509
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_br_pi_1_updated,                  162
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_13_14,                14006
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_dispatch_bypass_0,               140564
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_14_15,                12264
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_dispatch_bypass_1,               488026
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_15_16,                 8900
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_select_0,               353523
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel fire,                  114
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_16_17,                18931
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_select_1,               449068
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_17_18,                26709
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_oldest,               616194
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_18_19,                28697
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_oldest_override_select_0,               616194
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_19_20,                32054
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_20_21,                34384
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: fast_blocked_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_21_22,                41238
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: fast_blocked_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_22_23,                26548
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_0_0,               162545
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_23_24,                13786
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_1_0,               162138
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   46
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_24_25,                 6812
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_2_0,                84825
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_25_26,                 4761
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_3_0,               201177
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_26_27,                 4123
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_4_0,                76129
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_27_28,                 3443
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_0_1,               158913
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_28_29,                 2232
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_1_1,               104955
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_29_30,                 2258
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_30_31,                  831
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_2_1,                31315
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_31_32,                  156
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_3_1,                33818
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_32_33,                  169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: source_bypass_4_1,                46705
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_33_34,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: allocate_fire_0,              1189162
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_34_35,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: allocate_valid_0,              1206018
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_35_36,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: srcState_ready_0,              2374995
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_36_37,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_37_38,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: allocate_fire_1,               876196
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_38_39,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_39_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: allocate_valid_1,               887695
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_40_41,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: srcState_ready_1,              2405435
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_41_42,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_42_43,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_fire_0,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_43_44,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_valid_0,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_44_45,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_fire_1,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_45_46,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: deq_valid_1,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_46_47,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_0,                17186
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_47_48,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_0,                17176
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_48_49,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_49_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_0_0,                14791
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData fire,                  114
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_50_51,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_0_1,                 1845
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_51_52,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_1,                22498
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_52_53,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_53_54,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_1,                22472
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_54_55,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_1_0,                15200
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_55_56,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_56_57,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_1_1,                  870
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_57_58,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_58_59,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_2,                52891
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_59_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_2,                52849
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_60_61,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_2_0,                34061
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_61_62,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_62_63,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_2_1,                 5786
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_63_64,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_3,                85229
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full,                  325
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_3,                85121
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: exHalf,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_3_0,                58274
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: empty,               288495
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_3_1,                11303
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_4,               131743
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: rollback,                  196
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_4,               131607
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCycle,                18931
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_4_0,                73030
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_4_1,                15824
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCnt,                  451
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_5,               179359
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: refill,                   60
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_5,               178950
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_success,                  510
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_5_0,                86219
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_blocked,                   28
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_5_1,                23262
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization_miss,                 1490
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_6,               287787
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                23879
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_6,               287111
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_6_0,               133955
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                51800
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_6_1,                47150
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_7,               345119
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,              3750922
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_7,               343761
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_7_0,               132968
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sum,              3750922
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_7_1,                46398
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_mean,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_8,               230676
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_8,               229830
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_8_0,               144210
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_8_1,                51739
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,               857563
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_9,               195574
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               271731
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               213142
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_9,               195041
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_9_0,               125321
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               114854
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_9_1,                66693
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,                58733
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,                43761
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_10,               176503
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,                40627
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_10,               176242
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,                44788
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_10_0,               119346
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,                50861
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_10_1,                74517
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                63024
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,                36618
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_11,               124965
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_11,               124819
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,                21239
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_11_0,                72035
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,                 6173
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_11_1,                26737
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,                 1661
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_12,                96696
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,                  523
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_12,                96639
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,                  216
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_12_0,                59312
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,                  341
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_12_1,                19767
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,                  243
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_13,                56631
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,                   54
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_13,                56609
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,                   41
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_13_0,                37011
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,                   53
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_13_1,                15512
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,                   84
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_14,                27156
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,                   47
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_14,                27144
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,                   74
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_14_0,                20891
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,                   12
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_14_1,                 1727
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: select_15,                17362
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_15,                17347
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_15_0,                16506
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: num_wakeup_15_1,                  203
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: redirect_num,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: allocate_num,              2060633
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_num_sum,              2042718
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_num_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_num_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_num_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_num_overflow,               784665
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_num_0_1,               568410
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0: issue_num_1_2,              1258053
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_20_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                 5970
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                  495
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_21_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                 1723
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_22_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                  172
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                 9218
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                  120
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                 1765
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                  948
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                   90
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                 1140
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                   64
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                 5875
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                  328
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                 1044
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                   73
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                 9655
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                  619
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_4_1: wrbypass_hit,                 7822
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_4_1: wrbypass_miss,                  276
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                 4541
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                  335
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                   86
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_5_1: wrbypass_hit,                  319
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,               857564
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_5_1: wrbypass_miss,                   24
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                17922
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                  448
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                  448
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                12515
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                  409
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,              3750922
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel fire,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,               663351
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_6_1: wrbypass_hit,                 2743
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,              3204179
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_6_1: wrbypass_miss,                  124
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_sum,              1503911
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                 9933
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                 2176
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_7_1: wrbypass_hit,                  519
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel fire,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_7_1: wrbypass_miss,                   40
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                36863
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                  138
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_0_1,              1339307
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                  326
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_1_2,               222383
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                 3214
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_2_3,                45587
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                  296
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                  485
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_3_4,                46508
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                   67
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_4_5,                42327
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_5_6,                33530
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                 1224
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_6_7,                28607
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                  267
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_7_8,                27821
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_8_9,                21524
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                 1508
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_9_10,                13971
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                  213
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_10_11,                 4368
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                18865
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_11_12,                  488
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_12_13,                   42
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                  278
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                 8959
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                  166
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                 1335
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                  342
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                  515
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: wakeup_0_0,                  106
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                  147
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock fire,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: wakeup_1_0,                    7
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                13223
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                  278
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: wakeup_2_0,                  750
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                11567
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                   26
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: wakeup_3_0,                  872
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                  718
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                  240
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: wakeup_4_0,                58362
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                   21
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel fire,                  114
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_0_1,              1818639
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                   74
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: wakeup_5_0,                 2323
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                 1063
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                  399
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                  327
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: wakeup_6_0,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                   51
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_sum,                63143
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                 1732
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_1_2,                 5848
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                  272
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_2_3,                 1694
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                 2950
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_3_4,                  182
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                  158
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_4_5,                   82
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_5_6,                   18
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                 1475
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_0_1,              1763755
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_1_2,                62283
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_2_3,                  415
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                  224
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_3_4,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                 1022
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                   86
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                 2767
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                  275
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_4_1: wrbypass_hit,                  889
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData fire,                  114
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_4_1: wrbypass_miss,                   89
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                  874
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                  260
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: scheduled_entries,               447894
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_5_1: wrbypass_hit,                  493
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: not_selected_entries,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_5_1: wrbypass_miss,                   42
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                 1207
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_sum,              6360335
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                  346
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_mean,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_6_1: wrbypass_hit,                  423
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_6_1: wrbypass_miss,                   88
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                 2551
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_overflow,                21290
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                  475
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_0_1,               547409
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_1_2,               304904
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_2_3,               337765
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_7_1: wrbypass_hit,                  366
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_3_4,               150922
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_7_1: wrbypass_miss,                  116
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_4_5,                64113
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_5_6,                39957
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_6_7,                41076
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_7_8,                25391
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_8_9,                22174
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_20_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_9_10,                22147
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               159510
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_10_11,                17117
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_11_12,                15654
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_12_13,                23161
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_21_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                  878
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_13_14,                56915
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                   29
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_14_15,                78861
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_22_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                 7219
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: valid_entries_15_16,                78897
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_23_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,              1153785
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_0_0,                 4416
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,              1197717
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                  718
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_1_0,                 5477
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_24_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                  253
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_2_0,               173004
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_25_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_26_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_3_0,                91566
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_27_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_4_0,                16844
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_28_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,               529353
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_29_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_5_0,                15673
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                   54
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_30_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,               529353
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,               212065
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_6_0,               173639
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_31_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,               212058
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_7_0,                92205
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3C_ReleaseCnt_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,               212028
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Total,                  231
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                  878
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: wakeup_8_0,                   24
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,               317275
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Miss,                  231
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_sum,               384019
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                   13
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,               212024
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                   21
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_0_1,              1532630
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_1_2,               221758
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_2_3,                54588
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_3_4,                16884
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_4_5,                  587
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_dispatch_bypass_0,                 7737
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_5_6,                   11
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_6_7,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_dispatch_bypass_1,                79399
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_select_0,                21268
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_select_1,                23804
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_oldest,                18061
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_oldest_override_select_0,                18061
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: source_bypass_0_0,                  644
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: source_bypass_1_0,                 3044
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: blocked_entries,               308513
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: source_bypass_0_1,                 1994
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: scheduled_entries,              2281000
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: source_bypass_1_1,                 7873
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: not_selected_entries,                18111
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_3_rs_0.statusArray: replayed_entries,                59237
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: allocate_fire_0,               142429
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_sum,              1357349
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: allocate_valid_0,               142429
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: srcState_ready_0,              1467440
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel fire,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: load_wait_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: allocate_fire_1,                 8948
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel fire,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: allocate_valid_1,                 8948
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: srcState_ready_1,              1711251
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_0_1,              1279428
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: load_wait_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_1_2,               273878
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_fire_0,                47002
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_2_3,                84890
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_valid_0,                47002
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_3_4,                45534
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_4_5,                38014
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_not_first_issue_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_5_6,                40495
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_fire_1,               102867
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_6_7,                37664
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_valid_1,               102867
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_7_8,                17191
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: deq_not_first_issue_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_8_9,                 8230
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_0,                 2157
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_0,                 2157
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_9_10,                  993
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_0_0,                 2151
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_10_11,                  146
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_1,                 3021
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_1,                 3016
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_1_0,                 3001
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_2,                 4381
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_2,                 4381
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_2_0,                 4361
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_0_0,                42190
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_3,                 5902
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_1_0,                 8771
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_2_0,                52989
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_3,                 5902
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_3_0,                 5811
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_3_0,                 2035
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_4,                 8444
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock fire,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_4,                 8439
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_4_0,                 3242
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_4_0,                 8218
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_valid,               102867
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire,               102867
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_5,                13301
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_5,                13286
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire_first_issue,               102867
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_5_0,                11892
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel fire,                  116
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success,               102865
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_6,                32548
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_6,                32412
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_6_0,                14689
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_7,                68336
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success_once,               102865
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_7,                68143
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_7_0,                18132
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_sum,               116082
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_8,                 6689
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_valid,               102289
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_8,                 6654
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire,               102289
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_8_0,                 2256
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire_first_issue,               102289
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_9,                 1786
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_0_1,              1711020
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_1_2,               114804
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_9,                 1781
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_2_3,                  639
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_9_0,                 1234
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_10,                  189
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_10,                  188
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_10_0,                   25
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_11,                  139
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_11,                  135
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_valid,                47002
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_11_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_12,                   61
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire,                47002
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_12,                   61
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire_first_issue,                47002
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_12_0,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success,                47000
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData fire,                  116
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_13,                  364
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_13,                  364
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success_once,                47000
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_13_0,                  342
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_14,                 1198
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_14,                 1197
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_5_rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_valid,                46939
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_14_0,                 1198
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire,                46939
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,             27708037
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: select_15,                 1753
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              1154398
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_15,                 1753
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire_first_issue,                46939
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                 5444
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                  187
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: num_wakeup_15_0,                 1747
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                  847
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: redirect_num,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               159510
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_0_10,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,              1084668
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: allocate_num,               150759
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                17195
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_num_sum,               149869
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               188788
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_num_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_num_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_num_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_num_overflow,                 8160
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_num_0_1,              1684754
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                 2925
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_4_rs_0: issue_num_1_2,               141709
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,               614240
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sum,               614240
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                 9048
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_10_20,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13,                   89
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_20_30,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11,                 7062
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_underflow,              1363958
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_40_50,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_overflow,               151735
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_50_60,                   11
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                  240
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_60_70,                   37
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,               299027
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                18816
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sum,               299027
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                 3261
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11,                 8808
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                   26
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_underflow,              1630301
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_overflow,                92051
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                 4203
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13,                  843
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,               646291
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,               913267
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                14305
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12,                10244
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                 2065
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10,                40235
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                18298
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                   26
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13,                   19
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                10088
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                   20
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9,                 7444
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                   90
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                22519
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                63461
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16,               211218
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_sum,                15933
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                   73
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                32719
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,               112191
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_0_1,              1812619
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14,                18039
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,               150994
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_1_2,                11755
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14,                  175
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_2_3,                 2089
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                16297
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12,                 7383
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                  157
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                  100
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel fire,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16,              1190737
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wait_for_src_0,                11979
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_0_0,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                   42
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel fire,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_0_0,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                   20
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                   18
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_1_0,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                 7339
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                   97
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                   22
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_1_0,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_2_0,                  427
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_2_0,                  427
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,               439071
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_3_0,                 3063
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_3_0,                 3063
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10,                  119
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                29895
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                18774
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13,                 8239
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14,                  881
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10,                   21
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                12903
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                 1088
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                   11
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_sum,                 3954
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock fire,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_0_10,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9,                89221
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                   21
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_10_20,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,               578834
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15,               511808
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel fire,                  118
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                 4872
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_0_1,              1822560
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                 1376
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_1_2,                 3852
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_2_3,                   51
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                 6138
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                  261
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_50_60,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                   27
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_60_70,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                29211
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,               442332
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                   33
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: not_selected_entries,                   51
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11,                   18
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,               105090
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                 2818
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_sum,               578789
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                 8489
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                  115
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,               641346
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,               473744
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                 2932
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData fire,                  118
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_0_1,              1471484
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_1_2,               166353
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_2_3,               153591
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15,                  115
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15,                  115
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_3_4,                34954
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_4_5,                   20
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15,                   18
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_5_6,                   56
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_6_7,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                10334
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                14559
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: valid_entries_7_8,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10,                 7606
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wait_for_src_0,                41641
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                   18
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_1_0,                26042
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                 4945
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_1_0,                 2369
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_2_0,                 3134
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_2_0,                  412
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                  112
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_3_0,                37788
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,                 8646
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_3_0,                10609
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_4_0,                27005
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14,                74899
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_5_0,                   45
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_5_0,                   45
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                 2054
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wait_for_src_1,                23965
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                  273
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                36439
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                39993
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_1_1,                 2748
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                 9672
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_1_1,                 1421
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_2_1,                26436
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12,                   21
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_2_1,                 1892
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12,                  835
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_3_1,                38194
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_3_1,                 9435
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                   42
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_4_1,                23368
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10,                 7339
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_4_1,                 2880
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                   53
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_sum,               109652
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                  260
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                   26
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_0_1,              1732378
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_1_2,                78518
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_2_3,                15567
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                14959
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16,                   31
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  528
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: not_selected_entries,                15567
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                 9622
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: deq_dispatch_bypass_0,                   78
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                   21
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,               583706
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: deq_select_0,                 5388
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16,                  200
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: deq_oldest,                88697
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                 2838
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: deq_oldest_override_select_0,                88697
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: fast_blocked_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                  176
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: source_bypass_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,               529137
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: allocate_fire_0,                81726
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                26228
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: allocate_valid_0,                81726
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,                 7746
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: srcState_ready_0,              2374995
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11,                47483
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: allocate_fire_1,                12605
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: allocate_valid_1,                12605
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                11022
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: srcState_ready_1,              2405435
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15,                25731
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: deq_fire_0,                94162
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13,                 8093
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16,                  195
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: deq_valid_0,                94162
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: select_0,                  394
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_0,                  394
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_0_0,                  394
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_0_1,                  365
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: select_1,                17092
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_1,                17092
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_1_0,                17092
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                   61
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_1_1,                16431
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: select_2,                26154
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel fire,                   59
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_2,                26154
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_2_0,                26154
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_2_1,                25145
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: select_3,                37969
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_3,                37968
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_3_0,                37882
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_3_1,                36512
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_60_70,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: select_4,                 9445
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_valid,               250494
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_4,                 9445
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_4_0,                 9444
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_4_1,                 9276
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire,               250490
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: select_5,                 2305
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire_first_issue,               244587
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_5,                 2305
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_5_0,                 2306
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_dcache,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_5_1,                 2219
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success,               359032
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: select_6,                  720
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_6,                  720
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_6_0,                  720
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_6_1,                  719
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: select_7,                   84
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed,               224339
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_7,                   84
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success_once,               348606
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_7_0,                   84
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed_once,               220242
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: num_wakeup_7_1,                   83
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: redirect_num,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: allocate_num,                94288
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_num_sum,                94162
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_num_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_num_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_num_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_num_overflow,                94162
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0: issue_num_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: deq_select_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: deq_oldest,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: source_bypass_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: allocate_fire_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: allocate_valid_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: srcState_ready_0,              5479385
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: deq_fire_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: deq_valid_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: select_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                   64
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: select_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: select_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_flow,                   76
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_alloc,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: select_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_0,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: recv_prefetch,                   16
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: recv_normal,                   60
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: select_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: select_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_5_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: select_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_6_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: select_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: deq_select_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: deq_oldest,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: num_wakeup_7_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: fma_partial2_issue_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: redirect_num,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: allocate_num,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: fma_final_issue_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_num_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_num_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_num_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: source_bypass_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_num_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_num_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0: issue_num_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: allocate_fire_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: allocate_valid_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: srcState_ready_0,              5479385
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: deq_fire_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: deq_valid_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: select_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_0_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: select_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: select_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_2_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: select_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_3_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: select_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_4_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: select_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_5_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_5_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: select_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_6_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_6_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: select_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_7_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: num_wakeup_7_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: redirect_num,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: allocate_num,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_num_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_num_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_num_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_num_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_num_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0: issue_num_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_sum,              9939627
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_mean,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_overflow,                16465
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_0_1,               141597
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_1_2,               179977
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_2_3,               198234
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_3_4,               114395
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_4_5,               150625
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_5_6,               201714
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_6_7,               276554
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_7_8,                93746
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_8_9,               151779
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_9_10,                51113
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_10_11,                40309
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_11_12,                38998
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_12_13,                34782
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_13_14,                41914
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_14_15,                52557
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: valid_entries_15_16,                58169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wait_for_src_0,              6870603
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_0_0,               208892
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_0_0,               142538
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,                 2515
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_1_0,               125159
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_1_0,               117177
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_2_0,                61584
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_2_0,                61462
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_3_0,               244686
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_3_0,               242882
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_4_0,               197773
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_4_0,               192108
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_5_0,               267065
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_6_0,               198471
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_7_0,               248889
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_7_0,                  302
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_8_0,               201538
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_8_0,                  329
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_9_0,                61826
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_9_0,                  189
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wait_for_src_1,               809286
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_0_1,                98734
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_0_1,                51700
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_1_1,                68953
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_1_1,                46913
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_2_1,                58320
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_2_1,                55884
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_3_1,                31936
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_3_1,                31722
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_4_1,                 5316
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_4_1,                 5214
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_5_1,               123806
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_6_1,               138539
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_7_1,                31841
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_7_1,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_8_1,                 5332
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_8_1,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: wakeup_9_1,                58367
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: critical_wakeup_9_1,                   44
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_sum,              1821786
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_0_1,               856746
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_1_2,               520649
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_2_3,               217463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_3_4,               126120
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_4_5,                59372
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_5_6,                31036
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_6_7,                11900
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_7_8,                 1988
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_8_9,                  849
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_9_10,                  325
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_10_11,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: not_selected_entries,               403001
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_0,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_0,              1108169
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_1,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_1,               934549
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_2,                94142
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_2,                94142
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_3,                68101
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_3,                65417
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_5,               335499
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_5,               335499
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_6,               215815
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_6,               215815
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_sum,              2756275
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_0_1,               362518
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_1_2,               459425
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_2_3,               768799
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_3_4,               187618
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_4_5,                44117
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_5_6,                 3986
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_sum,              2753184
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_0_1,               354417
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_1_2,               464666
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_2_3,               803663
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_3_4,               149168
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_4_5,                39057
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_5_6,                15492
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_0,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_0,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_sum,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_0_1,              1826431
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_1_2,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_count_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_sum,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_0_1,              1826431
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_1_2,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_count_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid,              3370182
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire,              2226136
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_valid,              2254491
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_fire,              2226136
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid,              1298381
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire,               717456
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_valid,              1013255
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_fire,               866113
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: st_rs_not_ready_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: sta_rs_not_ready_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: std_rs_not_ready_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: st_rs_not_ready_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: sta_rs_not_ready_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: std_rs_not_ready_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: allocate_valid,              3267746
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: allocate_fire,              3092249
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: issue_valid,              3118280
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: issue_fire,              3115589
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: allocate_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: allocate_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: issue_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: issue_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: interrupt_num,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: exception_num,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: flush_pipe_num,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: replay_inst_num,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_idle_to_idle,              1802303
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_idle_to_walk,                 2294
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_idle_to_extrawalk,                 3175
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_walk_to_idle,                 5467
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_walk_to_walk,                10050
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_walk_to_extrawalk,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_extrawalk_to_idle,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_extrawalk_to_walk,                 3173
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: s_extrawalk_to_extrawalk,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: redirect_bypass_to_idle,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: extra_walk_bypass_to_idle,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: clock_cycle,              1826464
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: utilization,             53449340
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_sum,             53449340
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_mean,                   29
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_0_1,                31346
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_1_2,                 2752
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_2_3,                 2422
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_3_4,                 3956
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_4_5,                 4915
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_5_6,                 3703
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_6_7,                 4623
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_7_8,                 4027
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_8_9,                 6031
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_9_10,                 6102
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_10_11,                11581
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_11_12,                 7371
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_12_13,                21358
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_13_14,                14900
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_14_15,                58334
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_15_16,                44493
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_16_17,                82989
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_17_18,                43292
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_18_19,                64507
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_19_20,                38782
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_20_21,                65770
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_21_22,                59468
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_22_23,                54725
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_23_24,                63598
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_24_25,                68389
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_25_26,                60435
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_26_27,               101104
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_27_28,                64017
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_28_29,                87825
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_29_30,                39595
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_30_31,                63185
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_31_32,                51640
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_32_33,                30192
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_33_34,                26911
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_34_35,                33076
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_35_36,                18838
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_36_37,                15356
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_37_38,                19178
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_38_39,                25201
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_39_40,                19072
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_40_41,                 8544
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_41_42,                15325
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_42_43,                25992
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_43_44,                26535
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_44_45,                26049
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_45_46,                12352
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_46_47,                22826
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_47_48,                24232
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_48_49,                19393
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_49_50,                 8639
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_50_51,                 8256
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_51_52,                 9806
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_52_53,                 8198
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_53_54,                 5665
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_54_55,                10522
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_55_56,                 8320
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_56_57,                19250
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_57_58,                 9778
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_58_59,                24147
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_59_60,                27842
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_60_61,                20262
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_61_62,                22021
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_62_63,                21098
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_63_64,                11357
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_64_65,                 4995
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_65_66,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_66_67,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_67_68,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_68_69,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_69_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_70_71,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_71_72,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_72_73,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_73_74,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_74_75,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_75_76,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_76_77,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_77_78,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_78_79,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_79_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_80_81,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_81_82,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_82_83,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_83_84,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_84_85,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_85_86,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_86_87,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_87_88,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_88_89,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_89_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_90_91,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_91_92,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_92_93,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_93_94,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_94_95,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_95_96,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_96_97,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_97_98,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_98_99,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_99_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_100_101,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_101_102,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_102_103,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_103_104,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_104_105,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_105_106,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_106_107,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_107_108,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_108_109,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_109_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_110_111,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_111_112,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_112_113,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_113_114,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_114_115,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_115_116,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_116_117,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_117_118,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_118_119,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_119_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_120_121,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_121_122,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_122_123,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_123_124,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_124_125,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_125_126,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_126_127,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_127_128,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_128_129,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_129_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_130_131,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_131_132,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_132_133,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_133_134,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_134_135,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_135_136,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_136_137,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_137_138,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_138_139,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_139_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_140_141,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_141_142,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_142_143,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_143_144,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_144_145,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_145_146,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_146_147,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_147_148,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_148_149,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_149_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_150_151,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_151_152,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_152_153,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_153_154,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_154_155,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_155_156,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_156_157,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_157_158,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_158_159,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_159_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_160_161,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_161_162,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_162_163,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_163_164,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_164_165,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_165_166,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_166_167,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_167_168,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_168_169,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_169_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_170_171,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_171_172,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_172_173,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_173_174,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_174_175,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_175_176,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_176_177,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_177_178,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_178_179,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_179_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_180_181,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_181_182,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_182_183,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_183_184,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_184_185,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_185_186,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_186_187,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_187_188,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_188_189,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_189_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_190_191,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_191_192,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_192_193,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_193_194,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_194_195,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_195_196,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_196_197,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_197_198,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_198_199,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_199_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_200_201,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_201_202,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_202_203,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_203_204,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_204_205,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_205_206,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_206_207,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_207_208,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_208_209,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_209_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_210_211,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_211_212,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_212_213,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_213_214,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_214_215,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_215_216,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_216_217,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_217_218,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_218_219,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_219_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_220_221,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_221_222,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_222_223,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_223_224,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_224_225,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_225_226,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_226_227,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_227_228,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_228_229,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_229_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_230_231,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_231_232,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_232_233,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_233_234,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_234_235,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_235_236,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_236_237,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_237_238,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_238_239,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_239_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_240_241,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_241_242,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_242_243,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_243_244,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_244_245,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_245_246,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_246_247,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_247_248,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_248_249,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_249_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_250_251,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_251_252,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_252_253,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_253_254,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_254_255,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: util_255_256,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: full,                84154
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: exHalf,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: empty,                31347
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitUop,              3130024
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitInstr,              3196837
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitInstrMove,               258000
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitInstrMoveElim,               258000
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitInstrFused,                66813
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitInstrLoad,               546887
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitInstrBranch,               646416
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitInstrLoadWait,                12586
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: commitInstrStore,               146754
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: writeback,             19939969
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: walkInstr,                89356
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: walkCycle,                18692
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: waitNormalCycle,               120921
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: waitBranchCycle,                 8290
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: waitLoadCycle,               379293
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: waitStoreCycle,                73925
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: robHeadPC,     3916406584019664
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: jmp_instr_cnt,                62710
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: jmp_latency_dispatch,                68465
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: jmp_latency_enq_rs,               101300
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: jmp_latency_select,                78206
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: jmp_latency_issue,                65373
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: jmp_latency_execute,               125420
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: jmp_latency_enq_rs_execute,               268999
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: jmp_latency_commit,               909116
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: div_instr_cnt,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: div_latency_dispatch,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: div_latency_enq_rs,                  125
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: div_latency_select,                  501
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: div_latency_issue,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: div_latency_execute,                  628
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: div_latency_enq_rs_execute,                 1204
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: div_latency_commit,                  238
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fdiv/fsqrt_instr_cnt,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fdiv/fsqrt_latency_dispatch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fdiv/fsqrt_latency_enq_rs,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fdiv/fsqrt_latency_select,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fdiv/fsqrt_latency_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fdiv/fsqrt_latency_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fdiv/fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fdiv/fsqrt_latency_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: int_to_float_instr_cnt,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: int_to_float_latency_dispatch,                   82
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: int_to_float_latency_enq_rs,                  167
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: int_to_float_latency_select,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: int_to_float_latency_issue,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: int_to_float_latency_execute,                  129
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: int_to_float_latency_enq_rs_execute,                  193
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: int_to_float_latency_commit,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: alu_instr_cnt,              2279505
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: alu_latency_dispatch,              2690191
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: alu_latency_enq_rs,              3509432
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: alu_latency_select, 18446742219907098985
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: alu_latency_issue,        1853816301315
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: alu_latency_execute,              2021505
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: alu_latency_enq_rs_execute,             15870189
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: alu_latency_commit,             15553519
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: store_instr_cnt,               146754
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: store_latency_dispatch,               163894
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: store_latency_enq_rs,               303183
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: store_latency_select,              1195513
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: store_latency_issue,               146754
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: store_latency_execute,               685185
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: store_latency_enq_rs_execute,              2027452
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: store_latency_commit,               847979
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: csr_instr_cnt,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: csr_latency_dispatch,                   18
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: csr_latency_enq_rs,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: csr_latency_select,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: csr_latency_issue,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: csr_latency_execute,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: csr_latency_enq_rs_execute,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: csr_latency_commit,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: load_instr_cnt,               546887
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: load_latency_dispatch,               572619
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: load_latency_enq_rs,              2148469
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: load_latency_select,              4705056
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: load_latency_issue,               546891
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: load_latency_execute,              2172698
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: load_latency_enq_rs_execute,              7424645
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: load_latency_commit,              2186019
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: bku_instr_cnt,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: bku_latency_dispatch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: bku_latency_enq_rs,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: bku_latency_select,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: bku_latency_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: bku_latency_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: bku_latency_enq_rs_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: bku_latency_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fence_instr_cnt,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fence_latency_dispatch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fence_latency_enq_rs,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fence_latency_select,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fence_latency_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fence_latency_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fence_latency_enq_rs_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fence_latency_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmisc_instr_cnt,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmisc_latency_dispatch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmisc_latency_enq_rs,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmisc_latency_select,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmisc_latency_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmisc_latency_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmisc_latency_enq_rs_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmisc_latency_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_instr_cnt,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_dispatch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_enq_rs,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingABCmshr,                 3784
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_select,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictA,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_enq_rs_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_instr_cnt_fma,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictC,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fmac_latency_execute_fma,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mul_instr_cnt,                94059
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mul_latency_dispatch,                94412
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mul_latency_enq_rs,               182328
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mul_latency_select,               671777
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mul_latency_issue,                94059
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mul_latency_execute,               282177
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mul_latency_enq_rs_execute,              1048013
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mul_latency_commit,               148100
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mou_instr_cnt,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mou_latency_dispatch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mou_latency_enq_rs,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mou_latency_select,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mou_latency_issue,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mou_latency_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mou_latency_enq_rs_execute,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: mou_latency_commit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid,              3370182
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire,              2226136
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_valid,              2254491
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_fire,              2226136
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid,              1298381
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire,               717456
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_valid,              1013255
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_fire,               866113
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: st_rs_not_ready_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: sta_rs_not_ready_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: std_rs_not_ready_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: st_rs_not_ready_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: sta_rs_not_ready_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: std_rs_not_ready_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_sum,              3243998
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_0_1,               368213
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_1_2,               331773
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_2_3,               793611
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_3_4,               139386
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_4_5,               121282
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_5_6,                26736
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_6_7,                30197
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_7_8,                15265
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_sum,              2753216
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_0_1,               354386
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_1_2,               464696
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_2_3,               803664
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_3_4,               149168
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_4_5,                39057
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_5_6,                15492
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_decode: utilization,              3580320
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_decode: waitInstr,               268117
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_decode: stall_cycle,               111043
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,              5428608
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sum,              5428599
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_mean,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,               607830
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               330174
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,                89846
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               124002
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                52528
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               253231
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                52897
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,               111749
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                17589
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                92855
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                41945
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                49178
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                 1157
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,              3360049
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                  956
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                  221
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_scheduler_rs_1_rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                  266
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,                   39
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,              1218634
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,               607830
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                 5631
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,               565549
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,               519500
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,               148375
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,               421252
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,                21607
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,                10926
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,                15970
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                13084
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,                 4727
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,                21948
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                17493
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,                 1996
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,                11925
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,                 9603
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,                 2081
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,                19787
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                16970
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,                 1834
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,                13824
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,                11457
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,                 2006
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,                16119
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                13325
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,                 1887
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,                14948
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                11188
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,                 1839
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,                 9445
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                 7004
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,                 1666
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,                14984
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                11881
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,                 1903
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,                15600
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,                12585
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,                 2015
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                12742
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                10541
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,                 2089
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,                22975
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                18905
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,                 2054
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,                19643
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,                15958
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,                 2061
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,                14244
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                11275
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,                 2255
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,                12574
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                 9518
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,                 2331
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,                14773
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                12222
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,                 1951
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,                13985
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                10950
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,                 2336
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,                10843
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                 7772
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,                 2398
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,                19335
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                16232
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,                 2019
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,                16860
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                12686
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,                 1978
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,                15425
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                12179
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,                 2056
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,                10943
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                 8928
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,                 2203
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,                19226
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,                 2600
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                15628
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,                 2179
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,                20907
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                16071
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,                 1863
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,                16186
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,                13605
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,                 1975
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,                15752
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                13134
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,                 1509
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,                16551
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                13634
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,                 1921
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,                12665
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                10051
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,                 2006
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,                22617
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,                19240
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,                 1925
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_0_10,                    7
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,                16522
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                13640
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_10_20,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,                 1881
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_20_30,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,                21628
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                18529
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_40_50,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,                 1962
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_50_60,                   15
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,                18554
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_60_70,                   39
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                15964
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,                 2007
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_0_10,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_40_50,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_50_60,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                   55
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,              1826462
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,              1826403
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,              1826402
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingABCmshr,                 3797
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictA,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictC,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.dataStorage: DS_1_stacks_used,                   68
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,              1826462
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_A_req,                   76
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_A_hit,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,              1826403
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,              1826402
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_C_req,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_C_hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_dirty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_TIP,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_TRUNK,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_INVALID,                   68
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.i2f: in_valid,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.i2f: in_fire,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.i2f: out_valid,                   33
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.i2f: out_fire,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.jmp: in_valid,                68099
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.jmp: in_fire,                65415
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.jmp: out_valid,                68099
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_3.jmp: out_fire,                65415
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_0_1,              1814705
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_1_2,                 9882
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_2_3,                 1738
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_3_4,                  134
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_4_5,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_20_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_21_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_22_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_23_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_24_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   57
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_0_1,              1824588
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_1_2,                 1713
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_2_3,                  162
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                  287
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                   20
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,              1826453
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,              1826126
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,              1826116
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_20_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_21_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_22_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,              1826453
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,              1826126
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,              1826122
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_0_1,              1814051
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_1_2,                 9676
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_2_3,                 2260
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_3_4,                  327
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_4_5,                  109
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_5_6,                   40
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_20_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,                  307
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_21_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   30
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_22_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_23_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_24_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_25_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_26_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_27_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_28_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_29_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_30_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: parallel_misses_All_31_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: L2C_ReleaseCnt_Total,                   37
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_NoWhere_Total,                  245
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_NoWhere_Miss,                  194
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_CPUInst_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_CPUInst_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_CPULoadData_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_CPULoadData_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,                  307
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   30
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_PTW_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_PTW_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Total,                   60
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Miss,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Total,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Miss,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                   55
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                   35
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                 1203
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                 1915
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                  110
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,              1826408
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,              1824273
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.dataStorage: DS_1_stacks_used,                   72
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,              1824218
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.dataStorage: DS_1_stacks_used,                   78
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                   23
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,              1826408
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,              1824273
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,              1824241
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                   28
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,                 1758
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                   30
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                   21
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,                 1758
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   58
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                   30
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                    9
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                   17
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,                 2025
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   36
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                   55
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                   32
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                   23
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,                 2025
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   36
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                   55
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                   23
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                   29
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                 9565
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                  138
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.mul: in_valid,                94070
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.mul: in_fire,                94070
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.mul: out_valid,                94067
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.mul: out_fire,                94067
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access,               241140
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_sum,                   93
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_0_1,              1826370
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_1_2,                   93
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.fuInReady_buffer: aver_num_valid,                   93
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access0,                37768
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access1,                 6179
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access2,                12925
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access3,               233264
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access4,                56150
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access5,                 8409
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access6,                 3707
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access7,                 3256
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access8,                 2757
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access9,                   44
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access10,                   26
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel fire,                   66
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access11,                   27
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access12,                46878
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access13,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access14,                   17
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access15,                   28
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock fire,                   66
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel fire,                  132
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData fire,                  132
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_0,            149996641
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_1,             77940677
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_2,              3588117
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_3,              1982157
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_4,               184617
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_5,                94014
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_6,                 1146
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                   54
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_7,                   23
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_9,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_sampled,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_11,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_0_1,              1826463
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_12,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_1.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel fire,                   66
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_32,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel fire,                  179
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_33,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_34,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_35,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_36,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_37,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_38,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   47
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_39,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_41,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_42,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_43,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_44,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_45,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_46,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock fire,                  179
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_47,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_48,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_49,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel fire,                  395
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_51,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_52,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_53,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_54,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_55,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_56,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_57,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_58,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_59,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_61,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData fire,                  358
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_62,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_63,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck fire,                   37
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_64,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_65,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel fire,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_66,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_67,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_68,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_69,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_71,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_72,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_73,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_74,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_75,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_76,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_77,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_78,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_79,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Probe fire,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Probe stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_81,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel fire,                   80
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_82,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_83,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   46
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_84,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_85,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_86,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_87,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_88,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_89,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_91,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_92,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_93,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAckData fire,                    6
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_94,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_95,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Release fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_96,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Release stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_97,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ReleaseData fire,                   74
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_98,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_99,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'E' channel fire,                  179
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'E' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_101,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_102,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_103,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_104,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_105,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_106,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_107,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_108,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_109,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_111,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_112,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_113,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_114,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_115,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_116,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_117,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_118,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_119,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_121,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_122,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_123,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_124,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_125,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_126,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_127,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_128,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_129,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_131,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_132,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_133,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_134,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_135,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_136,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_137,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_138,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_139,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_141,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_142,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_143,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_144,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_145,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_146,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_147,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_148,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_149,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_151,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.oldestSelection: oldest_override_0,                 3563
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_2_rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_152,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.oldestSelection: oldest_override_0,                88697
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_153,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_scheduler_rs_1_rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_154,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_155,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_156,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_157,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_158,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.div: in_valid,                  185
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_159,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.div: in_fire,                   86
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.div: out_valid,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_161,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.div: out_fire,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_162,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.div.div: in_valid,                  185
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_163,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.div.div: in_fire,                   86
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_164,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.div.div: out_valid,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_165,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_fuBlock.exeUnits_2.div.div: out_fire,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_166,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_167,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_168,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_169,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_171,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_172,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_173,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_174,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_175,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_176,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_177,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_178,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_179,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_181,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_182,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_183,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_184,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_185,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_186,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_187,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_188,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_189,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_191,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_192,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_193,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_194,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_195,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_196,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_197,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_198,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_199,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_201,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_202,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_203,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_204,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_205,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_206,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_207,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_208,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_209,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_211,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_212,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_213,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_214,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_215,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_216,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_217,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_218,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_219,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_221,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_222,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_223,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_224,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_225,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_226,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_227,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_228,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_229,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_231,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_232,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_233,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_234,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_235,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_236,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_237,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_238,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_239,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_241,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_242,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_243,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_244,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_245,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_246,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_247,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_248,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_249,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_251,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_252,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_253,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_254,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: ref_counter_255,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_0,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_1,                17492
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_2,                16548
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_3,                16744
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_4,                18074
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_5,                15091
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_6,                16137
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_7,                17694
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_8,                16902
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_9,                14569
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_10,                17773
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_11,                17436
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_12,                15450
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_13,                17711
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_14,                16340
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_15,                16117
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_16,                17010
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_17,                16182
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_18,                16347
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_19,                17136
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_20,                15777
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_21,                16960
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_22,                18001
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_23,                17102
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_24,                16643
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_25,                16736
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_26,                16179
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_27,                17814
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_28,                16772
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_29,                17982
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_30,                15614
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_31,                18008
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_32,                18082
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_33,                17357
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_34,                17124
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_35,                17440
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_36,                16416
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_37,                16182
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_38,                16667
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_39,                16783
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_40,                16966
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_41,                14983
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_42,                17281
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_43,                18048
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_44,                15934
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_45,                16686
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_46,                17021
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_47,                17106
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_48,                17256
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_49,                16200
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_50,                16421
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_51,                17640
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_52,                17855
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_53,                17086
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_54,                16592
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_55,                15827
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_56,                17021
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_57,                16652
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_58,                16595
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_59,                17661
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_60,                17498
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_61,                16956
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_62,                16707
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_63,                16720
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_64,                16967
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_65,                16249
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_66,                17066
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_67,                18430
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_68,                17111
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_69,                17219
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_70,                17798
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_71,                18413
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_72,                16558
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_73,                16921
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_74,                16327
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_75,                17964
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_76,                18236
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_77,                17052
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_78,                16647
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_79,                16334
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_80,                   75
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_81,                16284
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_82,                17547
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_83,                17775
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_84,                17260
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_85,                16599
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_86,                15844
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_87,                16886
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_88,                17246
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_89,                17734
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_90,                16846
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_91,                15934
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_92,                16553
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_93,                17642
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_94,                17710
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_95,                17789
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_96,                17980
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_97,                18199
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_98,                16746
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_99,                17736
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_100,                16653
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_101,                17592
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_102,                17077
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_103,                17232
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_104,                18335
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_105,                17506
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_106,                17109
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_107,                17156
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_108,                17058
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_109,                16795
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_110,                17851
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_111,                17700
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_112,                16444
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_113,                17101
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_114,                16601
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_115,                17536
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_116,                17204
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_117,                17272
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_118,                15738
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_119,                16762
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_120,                17175
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_121,                17097
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_122,                17763
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_123,                17274
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_124,                18293
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_125,                16789
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_126,                16486
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock_rename.intRefCounter: free_reg_127,                16045
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1_fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,                 2524
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                   53
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,                 2561
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_0_10,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_10_20,                   18
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_20_30,                   10
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_40_50,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_50_60,                   14
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_60_70,                   39
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_950_1000,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                 1833
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_0_10,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_50_60,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                   51
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingABCmshr,                 5723
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictA,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictC,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_0_10,                    3
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_10_20,                   19
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_20_30,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_40_50,                    5
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_50_60,                    8
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_60_70,                   39
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_0_10,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_40_50,                    1
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_50_60,                    4
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_60_70,                    2
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                   61
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingABCmshr,                 3861
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictA,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=             1834877] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictC,                    0
Core 0: [32mHIT GOOD TRAP at pc = 0x80001d18
[0m[35mtotal guest instructions = 3,196,836
[0m[35minstrCnt = 3,196,836, cycleCnt = 1,826,462, IPC = 1.750289
[0m[34mSeed=0 Guest cycle spent: 14,674,741 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 719,250ms
[0m