
*** Running vivado
    with args -log BASYS_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BASYS_Processor.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source BASYS_Processor.tcl -notrace
Command: synth_design -top BASYS_Processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 330.230 ; gain = 100.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BASYS_Processor' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/BASYS_Processor.sv:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/debouncer.sv:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/debouncer.sv:23]
INFO: [Synth 8-638] synthesizing module 'MIPS_Processor' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:23]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:96]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:113]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:133]
INFO: [Synth 8-256] done synthesizing module 'maindec' (2#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:133]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:155]
INFO: [Synth 8-256] done synthesizing module 'aludec' (3#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:155]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:113]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:202]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:313]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (5#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:313]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:288]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:288]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:294]
INFO: [Synth 8-256] done synthesizing module 'sl2' (7#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:294]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:325]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (8#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:325]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:248]
INFO: [Synth 8-256] done synthesizing module 'regfile' (9#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:248]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:325]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (9#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:325]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:300]
INFO: [Synth 8-256] done synthesizing module 'signext' (10#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:300]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:268]
INFO: [Synth 8-256] done synthesizing module 'alu' (11#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:268]
INFO: [Synth 8-256] done synthesizing module 'datapath' (12#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:202]
INFO: [Synth 8-256] done synthesizing module 'mips' (13#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:96]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:60]
INFO: [Synth 8-256] done synthesizing module 'imem' (14#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:60]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:39]
INFO: [Synth 8-256] done synthesizing module 'dmem' (15#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:39]
INFO: [Synth 8-256] done synthesizing module 'MIPS_Processor' (16#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:23]
INFO: [Synth 8-638] synthesizing module 'display_controller' [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/display_controller.sv:45]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_controller' (17#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/display_controller.sv:45]
INFO: [Synth 8-256] done synthesizing module 'BASYS_Processor' (18#1) [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/BASYS_Processor.sv:23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port rol
WARNING: [Synth 8-3331] design datapath has unconnected port writesrc
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 382.605 ; gain = 153.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 382.605 ; gain = 153.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BASYS_Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BASYS_Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 716.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 716.836 ; gain = 487.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 716.836 ; gain = 487.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 716.836 ; gain = 487.426
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/MIPS_Processor.sv:274]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/display_controller.sv:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 716.836 ; gain = 487.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
Module display_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "processor/mips/dp/alu/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element dc/count_reg was removed.  [C:/Users/gahme/Desktop/Lab4/Lab4.srcs/sources_1/new/display_controller.sv:55]
WARNING: [Synth 8-3917] design BASYS_Processor has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'd/state_reg[1][1]' (FDC) to 'd/state_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d/state_reg[1][0] )
WARNING: [Synth 8-3332] Sequential element (d/state_reg[1][0]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[31]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[30]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[29]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[28]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[27]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[26]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[25]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[24]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[23]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[22]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[21]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[20]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[19]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[18]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[17]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[16]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[15]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[14]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[13]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[12]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[11]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[10]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[9]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[8]) is unused and will be removed from module BASYS_Processor.
WARNING: [Synth 8-3332] Sequential element (processor/mips/dp/pcreg/q_reg[0]) is unused and will be removed from module BASYS_Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 716.836 ; gain = 487.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+--------------+---------------+----------------+
|Module Name        | RTL Object   | Depth x Width | Implemented As | 
+-------------------+--------------+---------------+----------------+
|display_controller | sseg_LEDs    | 32x7          | LUT            | 
|BASYS_Processor    | dc/sseg_LEDs | 32x7          | LUT            | 
+-------------------+--------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+-----------------------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object                  | Inference | Size (Depth x Width) | Primitives      | 
+----------------+-----------------------------+-----------+----------------------+-----------------+
|BASYS_Processor | processor/dmem/RAM_reg      | Implied   | 64 x 32              | RAM64X1S x 32   | 
|BASYS_Processor | processor/mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12     | 
+----------------+-----------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 719.965 ; gain = 490.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 786.840 ; gain = 557.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+-----------------------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object                  | Inference | Size (Depth x Width) | Primitives      | 
+----------------+-----------------------------+-----------+----------------------+-----------------+
|BASYS_Processor | processor/dmem/RAM_reg      | Implied   | 64 x 32              | RAM64X1S x 32   | 
|BASYS_Processor | processor/mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12     | 
+----------------+-----------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 795.879 ; gain = 566.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 795.879 ; gain = 566.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 795.879 ; gain = 566.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 795.879 ; gain = 566.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 795.879 ; gain = 566.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 795.879 ; gain = 566.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 795.879 ; gain = 566.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    21|
|3     |LUT1     |     2|
|4     |LUT2     |     6|
|5     |LUT3     |     3|
|6     |LUT4     |    48|
|7     |LUT5     |    58|
|8     |LUT6     |   212|
|9     |RAM32M   |    12|
|10    |RAM64X1S |    32|
|11    |FDCE     |    13|
|12    |FDRE     |    18|
|13    |IBUF     |     3|
|14    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+---------------+-------------------+------+
|      |Instance       |Module             |Cells |
+------+---------------+-------------------+------+
|1     |top            |                   |   442|
|2     |  d            |debouncer          |     5|
|3     |  dc           |display_controller |    28|
|4     |  processor    |MIPS_Processor     |   392|
|5     |    dmem       |dmem               |    32|
|6     |    mips       |mips               |   360|
|7     |      dp       |datapath           |   360|
|8     |        alu    |alu                |    12|
|9     |        pcadd2 |adder              |     2|
|10    |        pcreg  |flopr              |   334|
|11    |        rf     |regfile            |    12|
+------+---------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 795.879 ; gain = 566.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 795.879 ; gain = 232.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 795.879 ; gain = 566.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 795.879 ; gain = 570.656
INFO: [Common 17-1381] The checkpoint 'C:/Users/gahme/Desktop/Lab4/Lab4.runs/synth_1/BASYS_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BASYS_Processor_utilization_synth.rpt -pb BASYS_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 795.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  1 16:03:46 2023...
