// Seed: 3755230313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_17;
  wire id_18 = id_12;
  wire id_19;
  wire id_20;
  wire id_21, id_22, id_23;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_29;
  for (id_30 = (id_3); -1; id_21 = id_24) genvar id_31;
  wire id_32, id_33, id_34, id_35;
  wire id_36;
  wire id_37;
  always begin : LABEL_0
    id_30 = ~1'b0;
    begin : LABEL_0
      id_1 <= id_16;
    end
  end
  module_0 modCall_1 (
      id_36,
      id_35,
      id_25,
      id_28,
      id_35,
      id_14,
      id_11,
      id_29,
      id_3,
      id_10,
      id_7,
      id_13,
      id_36,
      id_17,
      id_10,
      id_34
  );
endmodule
