# âš¡ ChanUX Interrupt Management System Documentation

## ğŸ“‹ Overview

ChanUX ì¸í„°ëŸ½íŠ¸ ê´€ë¦¬ ì‹œìŠ¤í…œì€ í•˜ë“œì›¨ì–´ì™€ ì†Œí”„íŠ¸ì›¨ì–´ ì¸í„°ëŸ½íŠ¸ë¥¼ íš¨ìœ¨ì ìœ¼ë¡œ ì²˜ë¦¬í•˜ì—¬ ì‹œìŠ¤í…œì˜ ë°˜ì‘ì„±ê³¼ ì•ˆì •ì„±ì„ ë³´ì¥í•©ë‹ˆë‹¤. ì´ ë¬¸ì„œëŠ” IDT, PIC, ì˜ˆì™¸ ì²˜ë¦¬, IRQ í•¸ë“¤ë§ì˜ êµ¬ì¡°ì™€ ë™ì‘ì„ ìƒì„¸íˆ ì„¤ëª…í•©ë‹ˆë‹¤.

## ğŸ“ Interrupt System Structure

```
kernel/src/interrupts/
â”œâ”€â”€ idt.c                    # IDT ë° PIC ì´ˆê¸°í™”
â”œâ”€â”€ interrupt_handlers.asm   # ì €ìˆ˜ì¤€ ì¸í„°ëŸ½íŠ¸ í•¸ë“¤ëŸ¬
â”œâ”€â”€ interrupt_handlers.c     # ê³ ìˆ˜ì¤€ ì¸í„°ëŸ½íŠ¸ ì²˜ë¦¬
â””â”€â”€ interrupts.h            # ì¸í„°ëŸ½íŠ¸ ì‹œìŠ¤í…œ ì¸í„°í˜ì´ìŠ¤
```

---

## ğŸ”„ Interrupt Processing Flow

```mermaid
graph TD
    A[í•˜ë“œì›¨ì–´ ì¸í„°ëŸ½íŠ¸<br/>ë˜ëŠ” CPU ì˜ˆì™¸] --> B{ì¸í„°ëŸ½íŠ¸ íƒ€ì…}
    
    B -->|IRQ 0-15| C[PICì—ì„œ ì¸í„°ëŸ½íŠ¸<br/>32-47ë²ˆìœ¼ë¡œ ë§¤í•‘]
    B -->|CPU ì˜ˆì™¸| D[CPU ì˜ˆì™¸<br/>0-31ë²ˆ]
    B -->|ì†Œí”„íŠ¸ì›¨ì–´| E[INT ëª…ë ¹ì–´<br/>ì‹œìŠ¤í…œì½œ ë“±]
    
    C --> F[IDT ì¡°íšŒ<br/>í•´ë‹¹ í•¸ë“¤ëŸ¬ ì£¼ì†Œ]
    D --> F
    E --> F
    
    F --> G[CPU ìë™ ì²˜ë¦¬<br/>- EFLAGS, CS, EIP ìŠ¤íƒ í‘¸ì‹œ<br/>- ì¸í„°ëŸ½íŠ¸ ë¹„í™œì„±í™”]
    
    G --> H[ì–´ì…ˆë¸”ë¦¬ í•¸ë“¤ëŸ¬<br/>interrupt_handlers.asm]
    
    H --> I[ë ˆì§€ìŠ¤í„° ë°±ì—…<br/>PUSHA + ì„¸ê·¸ë¨¼íŠ¸]
    I --> J[ì»¤ë„ ì„¸ê·¸ë¨¼íŠ¸ ë¡œë“œ<br/>DS, ES, FS, GS = 0x10]
    J --> K[C í•¸ë“¤ëŸ¬ í˜¸ì¶œ<br/>interrupt_handlers.c]
    
    K --> L{ì¸í„°ëŸ½íŠ¸ íƒ€ì…}
    L -->|íƒ€ì´ë¨¸| M[c_irq_handler_timer<br/>- ìŠ¤ì¼€ì¤„ëŸ¬ í‹±<br/>- EOI ì „ì†¡]
    L -->|í‚¤ë³´ë“œ| N[c_irq_handler_keyboard<br/>- í‚¤ ì²˜ë¦¬<br/>- EOI ì „ì†¡]
    L -->|ì˜ˆì™¸| O[c_exception_handler<br/>- ì»¤ë„ íŒ¨ë‹‰<br/>- ì‹œìŠ¤í…œ ì •ì§€]
    
    M --> P[ë ˆì§€ìŠ¤í„° ë³µì›<br/>ì„¸ê·¸ë¨¼íŠ¸ + POPA]
    N --> P
    O --> Q[ì‹œìŠ¤í…œ ì •ì§€<br/>CLI + HLT]
    
    P --> R[IRET ëª…ë ¹ì–´<br/>- EFLAGS, CS, EIP ë³µì›<br/>- ì¸í„°ëŸ½íŠ¸ ì¬í™œì„±í™”]
    R --> S[ì›ë˜ ì½”ë“œë¡œ ë³µê·€]
    
    style A fill:#ffcc99
    style K fill:#99ccff
    style M fill:#99ff99
    style N fill:#99ff99
    style O fill:#ff9999
    style Q fill:#ff9999
```

---

## ğŸ“„ Interrupt Descriptor Table (IDT)

### ğŸ¯ IDT Structure

```c
typedef struct {
    uint16_t offset_low;    // í•¸ë“¤ëŸ¬ ì£¼ì†Œ í•˜ìœ„ 16ë¹„íŠ¸
    uint16_t selector;      // ì½”ë“œ ì„¸ê·¸ë¨¼íŠ¸ ì…€ë ‰í„° (0x08)
    uint8_t  zero;          // ì˜ˆì•½ë¨ (0)
    uint8_t  type_attr;     // íƒ€ì…ê³¼ ì†ì„± í”Œë˜ê·¸
    uint16_t offset_high;   // í•¸ë“¤ëŸ¬ ì£¼ì†Œ ìƒìœ„ 16ë¹„íŠ¸
} __attribute__((packed)) idt_entry_t;
```

### ğŸ—ï¸ IDT Layout

```
IDT (256 entries Ã— 8 bytes = 2KB):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Entry 0-31  â”‚ CPU ì˜ˆì™¸ (Exception Handlers)        â”‚ ì˜ˆì™¸ ì²˜ë¦¬   â”‚
â”‚             â”‚ â”œâ”€ 0: Division by Zero               â”‚             â”‚
â”‚             â”‚ â”œâ”€ 1: Debug                          â”‚             â”‚
â”‚             â”‚ â”œâ”€ 6: Invalid Opcode                 â”‚             â”‚
â”‚             â”‚ â”œâ”€ 13: General Protection Fault      â”‚             â”‚
â”‚             â”‚ â””â”€ 14: Page Fault                    â”‚             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Entry 32-47 â”‚ í•˜ë“œì›¨ì–´ ì¸í„°ëŸ½íŠ¸ (IRQ 0-15)         â”‚ ì¥ì¹˜ ì œì–´   â”‚
â”‚             â”‚ â”œâ”€ 32: Timer (IRQ 0)                â”‚             â”‚
â”‚             â”‚ â”œâ”€ 33: Keyboard (IRQ 1)             â”‚             â”‚
â”‚             â”‚ â”œâ”€ 34: Cascade (IRQ 2)              â”‚             â”‚
â”‚             â”‚ â””â”€ 35-47: ê¸°íƒ€ í•˜ë“œì›¨ì–´             â”‚             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Entry 48-127â”‚ ì‹œìŠ¤í…œì½œ ë° ì‚¬ìš©ì ì •ì˜ ì¸í„°ëŸ½íŠ¸      â”‚ í™•ì¥ ê°€ëŠ¥   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Entry 128-255â”‚ ì˜ˆì•½ë¨ (í–¥í›„ í™•ì¥ìš©)               â”‚ ë¯¸ì‚¬ìš©      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ”§ IDT Initialization

```c
void interrupts_initialize(void) {
    // IDT í´ë¦¬ì–´
    memset(&idt, 0, sizeof(idt));
    
    // CPU ì˜ˆì™¸ í•¸ë“¤ëŸ¬ ì„¤ì • (0-19)
    idt_set_gate(0, exception_handler_0, 0x08, IDT_TYPE_INTERRUPT_GATE);
    idt_set_gate(13, exception_handler_13, 0x08, IDT_TYPE_INTERRUPT_GATE);
    idt_set_gate(14, exception_handler_14, 0x08, IDT_TYPE_INTERRUPT_GATE);
    
    // í•˜ë“œì›¨ì–´ ì¸í„°ëŸ½íŠ¸ í•¸ë“¤ëŸ¬ ì„¤ì • (32+)
    idt_set_gate(32, irq_handler_timer, 0x08, IDT_TYPE_INTERRUPT_GATE);
    idt_set_gate(33, irq_handler_keyboard, 0x08, IDT_TYPE_INTERRUPT_GATE);
    
    // IDT ë¡œë“œ
    idt_load();
    pic_initialize();
}
```

---

## ğŸ“„ Programmable Interrupt Controller (PIC)

### ğŸ¯ PIC Configuration

| êµ¬ì„± ìš”ì†Œ | Master PIC (8259A) | Slave PIC (8259A) |
|-----------|-------------------|-------------------|
| **í¬íŠ¸ ì£¼ì†Œ** | 0x20 (Command), 0x21 (Data) | 0xA0 (Command), 0xA1 (Data) |
| **IRQ ë²”ìœ„** | IRQ 0-7 | IRQ 8-15 |
| **ì¸í„°ëŸ½íŠ¸ ë²ˆí˜¸** | INT 32-39 | INT 40-47 |
| **ê³„ë‹¨ì‹ ì—°ê²°** | IRQ 2ë¡œ Slave PIC ì—°ê²° | Master PICì— ì¢…ì† |

### ğŸ—ï¸ PIC Cascade Configuration

```
PIC ê³„ë‹¨ì‹ êµ¬ì¡°:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Master PIC (8259A)                          â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ â”‚ IRQ 0   â”‚ Timer (PIT)                     â”‚ â†’ INT 32
â”‚ â”‚ IRQ 1   â”‚ Keyboard                        â”‚ â†’ INT 33
â”‚ â”‚ IRQ 2   â”‚ Cascade (Slave PIC ì—°ê²°)        â”‚ â†’ ê³„ë‹¨ì‹
â”‚ â”‚ IRQ 3   â”‚ COM2/COM4                       â”‚ â†’ INT 35
â”‚ â”‚ IRQ 4   â”‚ COM1/COM3                       â”‚ â†’ INT 36
â”‚ â”‚ IRQ 5   â”‚ LPT2/Sound Card                 â”‚ â†’ INT 37
â”‚ â”‚ IRQ 6   â”‚ Floppy Disk                     â”‚ â†’ INT 38
â”‚ â”‚ IRQ 7   â”‚ LPT1 (Spurious ê°€ëŠ¥)            â”‚ â†’ INT 39
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Slave PIC (8259A)                           â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ â”‚ IRQ 8   â”‚ RTC (Real Time Clock)           â”‚ â†’ INT 40
â”‚ â”‚ IRQ 9   â”‚ ACPI/Legacy SCSI/NIC            â”‚ â†’ INT 41
â”‚ â”‚ IRQ 10  â”‚ ì‚¬ìš© ê°€ëŠ¥                        â”‚ â†’ INT 42
â”‚ â”‚ IRQ 11  â”‚ ì‚¬ìš© ê°€ëŠ¥                        â”‚ â†’ INT 43
â”‚ â”‚ IRQ 12  â”‚ PS/2 Mouse                      â”‚ â†’ INT 44
â”‚ â”‚ IRQ 13  â”‚ FPU/Coprocessor                 â”‚ â†’ INT 45
â”‚ â”‚ IRQ 14  â”‚ IDE Primary                     â”‚ â†’ INT 46
â”‚ â”‚ IRQ 15  â”‚ IDE Secondary (Spurious ê°€ëŠ¥)   â”‚ â†’ INT 47
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ”§ PIC Initialization Process

```c
void pic_initialize(void) {
    // ICW1: ì´ˆê¸°í™” ì‹œì‘ (ê³„ë‹¨ì‹ ëª¨ë“œ, ICW4 í•„ìš”)
    outb(PIC1_COMMAND, ICW1_INIT | ICW1_ICW4);
    outb(PIC2_COMMAND, ICW1_INIT | ICW1_ICW4);
    
    // ICW2: ì¸í„°ëŸ½íŠ¸ ë²¡í„° ì˜¤í”„ì…‹ ì„¤ì •
    outb(PIC1_DATA, 32);    // Master: IRQ 0-7 â†’ INT 32-39
    outb(PIC2_DATA, 40);    // Slave: IRQ 8-15 â†’ INT 40-47
    
    // ICW3: ê³„ë‹¨ì‹ ì—°ê²° ì„¤ì •
    outb(PIC1_DATA, 4);     // Master: IRQ 2ì— Slave ì—°ê²°
    outb(PIC2_DATA, 2);     // Slave: ê³„ë‹¨ì‹ ID = 2
    
    // ICW4: 8086 ëª¨ë“œ ì„¤ì •
    outb(PIC1_DATA, ICW4_8086);
    outb(PIC2_DATA, ICW4_8086);
    
    // ì¸í„°ëŸ½íŠ¸ ë§ˆìŠ¤í¬ ì„¤ì •
    outb(PIC1_DATA, 0xF8);  // IRQ 0,1,2ë§Œ í™œì„±í™”
    outb(PIC2_DATA, 0xFF);  // Slave ëª¨ë“  IRQ ë¹„í™œì„±í™”
}
```

---

## ğŸ“„ Assembly Interrupt Handlers

### ğŸ¯ Handler Macros

#### IRQ Handler Macro
```asm
%macro IRQ_HANDLER_COMMON 1
    pusha              ; ëª¨ë“  ë²”ìš© ë ˆì§€ìŠ¤í„° ì €ì¥
    
    ; ì„¸ê·¸ë¨¼íŠ¸ ë ˆì§€ìŠ¤í„° ì €ì¥
    mov ax, ds
    push eax
    mov ax, es  
    push eax
    
    ; ì»¤ë„ ë°ì´í„° ì„¸ê·¸ë¨¼íŠ¸ ë¡œë“œ
    mov ax, 0x10
    mov ds, ax
    mov es, ax
    
    ; C í•¸ë“¤ëŸ¬ í˜¸ì¶œ
    call %1
    
    ; ì„¸ê·¸ë¨¼íŠ¸ ë ˆì§€ìŠ¤í„° ë³µì›
    pop eax
    mov es, ax
    pop eax
    mov ds, ax
    
    popa               ; ë²”ìš© ë ˆì§€ìŠ¤í„° ë³µì›
    iret               ; ì¸í„°ëŸ½íŠ¸ì—ì„œ ë³µê·€
%endmacro
```

#### Exception Handler Macro
```asm
%macro EXCEPTION_HANDLER 2
exception_handler_%1:
    %if %2 == 0
        push 0         ; ë”ë¯¸ ì—ëŸ¬ ì½”ë“œ (ì˜ˆì™¸ì— ë”°ë¼)
    %endif
    push %1            ; ì˜ˆì™¸ ë²ˆí˜¸ í‘¸ì‹œ
    jmp exception_handler_common
%endmacro
```

### ğŸ—ï¸ Stack Layout During Interrupt

```
ì¸í„°ëŸ½íŠ¸ ì²˜ë¦¬ ì¤‘ ìŠ¤íƒ êµ¬ì¡°:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â† ë†’ì€ ì£¼ì†Œ
â”‚ User SS (ê¶Œí•œ ë³€ê²½ ì‹œì—ë§Œ)               â”‚
â”‚ User ESP (ê¶Œí•œ ë³€ê²½ ì‹œì—ë§Œ)              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ EFLAGS (CPU ìë™ í‘¸ì‹œ)                  â”‚ â† CPU ìë™ ì €ì¥
â”‚ CS (CPU ìë™ í‘¸ì‹œ)                      â”‚
â”‚ EIP (CPU ìë™ í‘¸ì‹œ)                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Error Code (ì˜ˆì™¸ì— ë”°ë¼)                â”‚ â† ì¼ë¶€ ì˜ˆì™¸ë§Œ
â”‚ Exception Number (ì˜ˆì™¸ í•¸ë“¤ëŸ¬)          â”‚ â† ì–´ì…ˆë¸”ë¦¬ í•¸ë“¤ëŸ¬ ì¶”ê°€
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ GS (ì–´ì…ˆë¸”ë¦¬ í•¸ë“¤ëŸ¬ ì €ì¥)               â”‚ â† ì–´ì…ˆë¸”ë¦¬ í•¸ë“¤ëŸ¬ ì €ì¥
â”‚ FS                                      â”‚
â”‚ ES                                      â”‚
â”‚ DS                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ EDI (PUSHAë¡œ ì €ì¥)                      â”‚ â† PUSHA ëª…ë ¹ì–´ë¡œ ì €ì¥
â”‚ ESI                                     â”‚
â”‚ EBP                                     â”‚
â”‚ ESP (ì›ë³¸)                              â”‚
â”‚ EBX                                     â”‚
â”‚ EDX                                     â”‚
â”‚ ECX                                     â”‚
â”‚ EAX                                     â”‚ â† í˜„ì¬ ESP ìœ„ì¹˜
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â† ë‚®ì€ ì£¼ì†Œ
```

---

## ğŸ“„ C Interrupt Handlers

### ğŸ¯ Timer Interrupt Handler

```c
void c_irq_handler_timer(void) {
    // Spurious ì¸í„°ëŸ½íŠ¸ ê²€ì‚¬
    if (is_spurious_irq(32)) {
        spurious_interrupt_count++;
        return;
    }
    
    // í†µê³„ ì—…ë°ì´íŠ¸
    timer_interrupt_count++;
    
    // íƒ€ì´ë¨¸ í‹± ì²˜ë¦¬ (ìŠ¤ì¼€ì¤„ëŸ¬ í˜¸ì¶œ í¬í•¨)
    timer_tick();
    
    // PICì— EOI ì‹ í˜¸ ì „ì†¡
    send_eoi(32);
}
```

### ğŸ¯ Keyboard Interrupt Handler

```c
void c_irq_handler_keyboard(void) {
    // Spurious ì¸í„°ëŸ½íŠ¸ ê²€ì‚¬
    if (is_spurious_irq(33)) {
        spurious_interrupt_count++;
        return;
    }
    
    // í†µê³„ ì—…ë°ì´íŠ¸
    keyboard_interrupt_count++;
    
    // í‚¤ë³´ë“œ ì…ë ¥ ì²˜ë¦¬
    keyboard_handler();
    
    // PICì— EOI ì‹ í˜¸ ì „ì†¡
    send_eoi(33);
}
```

### ğŸ¯ Exception Handler

```c
void c_exception_handler(void* context) {
    exception_context_t* ctx = (exception_context_t*)context;
    
    // ì¸í„°ëŸ½íŠ¸ ë¹„í™œì„±í™”
    disable_interrupts();
    
    // í™”ë©´ í´ë¦¬ì–´ ë° ì»¤ë„ íŒ¨ë‹‰ ë©”ì‹œì§€
    terminal_clear();
    terminal_setcolor(VGA_COLOR_WHITE, VGA_COLOR_RED);
    
    // ì˜ˆì™¸ ì •ë³´ ì¶œë ¥
    terminal_writestring("=== KERNEL PANIC: CPU EXCEPTION ===\n");
    terminal_writestring("Exception: ");
    terminal_writeline(exception_names[ctx->exception_num]);
    
    // ë ˆì§€ìŠ¤í„° ë¤í”„
    display_registers(ctx);
    
    // í˜ì´ì§€ í´íŠ¸ ìƒì„¸ ì •ë³´ (ì˜ˆì™¸ 14)
    if (ctx->exception_num == 14) {
        display_page_fault_info(ctx);
    }
    
    // ì‹œìŠ¤í…œ ì •ì§€
    halt_system();
}
```

---

## âš¡ Interrupt Types & Handling

### CPU Exceptions (0-31)

| ë²ˆí˜¸ | ì´ë¦„ | ì—ëŸ¬ì½”ë“œ | ì„¤ëª… | ì²˜ë¦¬ ë°©ì‹ |
|------|------|----------|------|-----------|
| **0** | Division by Zero | âŒ | 0ìœ¼ë¡œ ë‚˜ëˆ„ê¸° | ì»¤ë„ íŒ¨ë‹‰ |
| **1** | Debug | âŒ | ë””ë²„ê·¸ ì˜ˆì™¸ | ë””ë²„ê±° í˜¸ì¶œ |
| **3** | Breakpoint | âŒ | INT3 ëª…ë ¹ì–´ | íŠ¸ë© ê²Œì´íŠ¸ |
| **6** | Invalid Opcode | âŒ | ì˜ëª»ëœ ëª…ë ¹ì–´ | ì»¤ë„ íŒ¨ë‹‰ |
| **8** | Double Fault | âœ… | ì´ì¤‘ í´íŠ¸ | ì»¤ë„ íŒ¨ë‹‰ |
| **13** | General Protection | âœ… | ë³´í˜¸ ìœ„ë°˜ | ì»¤ë„ íŒ¨ë‹‰ |
| **14** | Page Fault | âœ… | í˜ì´ì§€ í´íŠ¸ | ë©”ëª¨ë¦¬ ê´€ë¦¬ |

### Hardware Interrupts (32-47)

| IRQ | INT | ì¥ì¹˜ | ìš°ì„ ìˆœìœ„ | ì²˜ë¦¬ ë¹ˆë„ |
|-----|-----|------|----------|-----------|
| **0** | 32 | Timer (PIT) | ìµœê³  | 100Hz |
| **1** | 33 | Keyboard | ë†’ìŒ | ì´ë²¤íŠ¸ ê¸°ë°˜ |
| **2** | 34 | Cascade | N/A | ê³„ë‹¨ì‹ ì „ìš© |
| **6** | 38 | Floppy Disk | ë‚®ìŒ | ì‚¬ìš© ì•ˆí•¨ |
| **14** | 46 | IDE Primary | ì¤‘ê°„ | í–¥í›„ ì§€ì› |

---

## ğŸ”§ Spurious Interrupt Detection

### ì™œ Spurious Interruptê°€ ë°œìƒí•˜ëŠ”ê°€?

```mermaid
sequenceDiagram
    participant Device as í•˜ë“œì›¨ì–´ ì¥ì¹˜
    participant PIC as PIC
    participant CPU as CPU
    participant Handler as ì¸í„°ëŸ½íŠ¸ í•¸ë“¤ëŸ¬
    
    Device->>PIC: IRQ ì‹ í˜¸ ë°œìƒ
    PIC->>CPU: INT ì‹ í˜¸ ì „ì†¡
    
    Note over Device,PIC: ì¥ì¹˜ê°€ IRQ ì‹ í˜¸ë¥¼ ì·¨ì†Œ<br/>(íƒ€ì´ë° ë¬¸ì œ)
    
    CPU->>Handler: ì¸í„°ëŸ½íŠ¸ í•¸ë“¤ëŸ¬ í˜¸ì¶œ
    Handler->>PIC: IRR ë ˆì§€ìŠ¤í„° í™•ì¸
    
    alt Spurious Interrupt
        PIC-->>Handler: IRR ë¹„íŠ¸ = 0 (ê°€ì§œ ì¸í„°ëŸ½íŠ¸)
        Handler->>Handler: spurious_count++
        Handler-->>CPU: EOI ì „ì†¡í•˜ì§€ ì•ŠìŒ
    else Real Interrupt
        PIC-->>Handler: IRR ë¹„íŠ¸ = 1 (ì‹¤ì œ ì¸í„°ëŸ½íŠ¸)
        Handler->>Handler: ì •ìƒ ì²˜ë¦¬
        Handler->>PIC: EOI ì „ì†¡
    end
```

### Spurious Detection Code

```c
static bool is_spurious_irq(uint32_t irq_num) {
    uint8_t irr;
    
    if (irq_num == 39) { // Master PIC IRQ 7
        // IRR (In-Service Register) ì½ê¸°
        outb(0x20, 0x0B);     // IRR ì½ê¸° ëª…ë ¹
        irr = inb(0x20);      // IRR ê°’ ì½ê¸°
        return !(irr & 0x80); // IRQ 7 ë¹„íŠ¸ í™•ì¸
    }
    
    if (irq_num == 47) { // Slave PIC IRQ 15
        outb(0xA0, 0x0B);     // Slave IRR ì½ê¸°
        irr = inb(0xA0);
        if (!(irr & 0x80)) {  // IRQ 15 ë¹„íŠ¸ í™•ì¸
            // Slave spuriousì—ë„ Master EOI í•„ìš”
            outb(0x20, 0x20);
            return true;
        }
    }
    return false;
}
```

---

## ğŸ›¡ï¸ Exception Handling & Debugging

### Exception Context Structure

```c
typedef struct {
    uint32_t gs, fs, es, ds;                    // ì„¸ê·¸ë¨¼íŠ¸ ë ˆì§€ìŠ¤í„°
    uint32_t edi, esi, ebp, esp,                // ë²”ìš© ë ˆì§€ìŠ¤í„°
             ebx, edx, ecx, eax;                // (PUSHA ìˆœì„œ)
    uint32_t exception_num, error_code;         // ì˜ˆì™¸ ì •ë³´
    uint32_t eip, cs, eflags;                   // CPU ì €ì¥ ì •ë³´
    uint32_t user_esp, user_ss;                 // ê¶Œí•œ ë³€ê²½ ì‹œ
} exception_context_t;
```

### Page Fault ìƒì„¸ ë¶„ì„

```c
void handle_page_fault(exception_context_t* ctx) {
    uint32_t fault_addr;
    asm volatile("mov %%cr2, %0" : "=r"(fault_addr));
    
    terminal_writestring("Page Fault Address: 0x");
    print_hex(fault_addr);
    
    // ì—ëŸ¬ ì½”ë“œ ë¶„ì„
    if (ctx->error_code & 0x1) 
        terminal_writestring("Protection violation ");
    else 
        terminal_writestring("Page not present ");
        
    if (ctx->error_code & 0x2) 
        terminal_writestring("(Write) ");
    else 
        terminal_writestring("(Read) ");
        
    if (ctx->error_code & 0x4) 
        terminal_writestring("(User mode)");
    else 
        terminal_writestring("(Kernel mode)");
}
```

---

## ğŸ“Š Performance & Statistics

### Interrupt Statistics Tracking

```c
// ì „ì—­ í†µê³„ ë³€ìˆ˜
static uint32_t timer_interrupt_count = 0;
static uint32_t keyboard_interrupt_count = 0;
static uint32_t spurious_interrupt_count = 0;

void display_interrupt_statistics(void) {
    terminal_writeline("=== Interrupt Statistics ===");
    
    terminal_writestring("Timer interrupts: ");
    print_decimal(timer_interrupt_count);
    
    terminal_writestring("Keyboard interrupts: ");
    print_decimal(keyboard_interrupt_count);
    
    terminal_writestring("Spurious interrupts: ");
    print_decimal(spurious_interrupt_count);
    
    // íš¨ìœ¨ì„± ê³„ì‚°
    uint32_t total = timer_interrupt_count + keyboard_interrupt_count;
    uint32_t efficiency = (total * 100) / (total + spurious_interrupt_count);
    
    terminal_writestring("Efficiency: ");
    print_decimal(efficiency);
    terminal_writeline("%");
}
```

### Interrupt Latency Measurement

```c
// íƒ€ì´ë¨¸ ê¸°ë°˜ ì§€ì—° ì‹œê°„ ì¸¡ì •
void measure_interrupt_latency(void) {
    uint32_t start_time, end_time;
    
    // ê³ í•´ìƒë„ íƒ€ì´ë¨¸ ì‹œì‘
    start_time = read_tsc(); // Time Stamp Counter
    
    // ì¸í„°ëŸ½íŠ¸ ë°œìƒ ëŒ€ê¸°
    enable_interrupts();
    asm volatile("hlt"); // ë‹¤ìŒ ì¸í„°ëŸ½íŠ¸ê¹Œì§€ ëŒ€ê¸°
    
    end_time = read_tsc();
    
    uint32_t latency_cycles = end_time - start_time;
    terminal_writestring("Interrupt latency: ");
    print_decimal(latency_cycles);
    terminal_writeline(" CPU cycles");
}
```

---

## ğŸ” Advanced Features

### 1. Nested Interrupt Handling

```c
// ì¤‘ì²© ì¸í„°ëŸ½íŠ¸ ì§€ì› (í–¥í›„ í™•ì¥)
void enable_nested_interrupts(void) {
    // íŠ¹ì • ê³ ìš°ì„ ìˆœìœ„ ì¸í„°ëŸ½íŠ¸ë§Œ ì¤‘ì²© í—ˆìš©
    if (current_irq == IRQ_TIMER) {
        enable_interrupts(); // NMI, ë†’ì€ ìš°ì„ ìˆœìœ„ë§Œ í—ˆìš©
    }
}
```

### 2. Interrupt Priorities

```c
// ì¸í„°ëŸ½íŠ¸ ìš°ì„ ìˆœìœ„ í…Œì´ë¸”
static const uint8_t irq_priorities[] = {
    15, // IRQ 0 (Timer) - ìµœê³  ìš°ì„ ìˆœìœ„
    14, // IRQ 1 (Keyboard)
    13, // IRQ 2 (Cascade)
    // ... ê¸°íƒ€ IRQë“¤
};
```

### 3. Dynamic Handler Registration

```c
// ë™ì  í•¸ë“¤ëŸ¬ ë“±ë¡ (í™•ì¥ ê¸°ëŠ¥)
typedef void (*interrupt_handler_t)(void);
static interrupt_handler_t custom_handlers[256];

void register_interrupt_handler(uint8_t interrupt_num, 
                               interrupt_handler_t handler) {
    custom_handlers[interrupt_num] = handler;
    idt_set_gate(interrupt_num, (uint32_t)handler, 0x08, 
                IDT_TYPE_INTERRUPT_GATE);
}
```

---

## ğŸš¨ Error Handling & Recovery

### Critical Error Response

| ì—ëŸ¬ íƒ€ì… | ê°ì§€ ë°©ë²• | ë³µêµ¬ ì „ëµ |
|-----------|-----------|-----------|
| **Double Fault** | CPU ì˜ˆì™¸ 8 | ì»¤ë„ íŒ¨ë‹‰, ì‹œìŠ¤í…œ ì¬ì‹œì‘ |
| **Stack Overflow** | ESP ë²”ìœ„ ê²€ì‚¬ | ìŠ¤íƒ í™•ì¥ ë˜ëŠ” í”„ë¡œì„¸ìŠ¤ ì¢…ë£Œ |
| **Spurious IRQ** | IRR ë ˆì§€ìŠ¤í„° í™•ì¸ | ë¬´ì‹œ, í†µê³„ë§Œ ê¸°ë¡ |
| **PIC ì˜¤ì‘ë™** | EOI ì‘ë‹µ í™•ì¸ | PIC ì¬ì´ˆê¸°í™” |

### System Recovery Procedures

```c
void handle_critical_error(uint32_t error_type) {
    disable_interrupts();
    
    switch (error_type) {
        case CRITICAL_DOUBLE_FAULT:
            save_system_state();
            trigger_kernel_panic();
            break;
            
        case CRITICAL_PIC_FAILURE:
            pic_reinitialize();
            break;
            
        case CRITICAL_STACK_OVERFLOW:
            switch_to_emergency_stack();
            break;
    }
}
```

---

## ğŸ“š Technical Specifications

### IDT Entry Format

```
IDT Entry (8 bytes):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Offset 15:0         â”‚ Selector            â”‚ â† 0-3 bytes
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Reserved | Type     â”‚ Offset 31:16        â”‚ â† 4-7 bytes
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Type Field (8 bits):
â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”
â”‚Pâ”‚DPLâ”‚Sâ”‚Type â”‚ â”‚
â””â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”˜
 â”‚ â”‚ â”‚ â”‚  â”‚ â”‚ â”‚ â”‚
 â”‚ â”‚ â”‚ â”‚  â””â”€â”´â”€â”´â”€â”˜ Gate Type (0x0E=Interrupt, 0x0F=Trap)
 â”‚ â”‚ â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Storage Segment (0)
 â”‚ â””â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Descriptor Privilege Level
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Present (1)
```

### PIC Command Words

| ICW | ëª©ì  | Master | Slave |
|-----|------|--------|--------|
| **ICW1** | ì´ˆê¸°í™” ì‹œì‘ | 0x11 | 0x11 |
| **ICW2** | ë²¡í„° ì˜¤í”„ì…‹ | 32 | 40 |
| **ICW3** | ê³„ë‹¨ì‹ ì„¤ì • | 4 | 2 |
| **ICW4** | ëª¨ë“œ ì„¤ì • | 0x01 | 0x01 |

### Interrupt Performance Metrics

| ë©”íŠ¸ë¦­ | ëª©í‘œê°’ | í˜„ì¬ê°’ | ì¸¡ì • ë°©ë²• |
|--------|--------|--------|-----------|
| **Interrupt Latency** | < 50 cycles | ~35 cycles | TSC ì¸¡ì • |
| **Handler Overhead** | < 100 cycles | ~80 cycles | í”„ë¡œíŒŒì¼ë§ |
| **Spurious Rate** | < 1% | 0.1% | í†µê³„ ì¶”ì  |
| **Context Switch** | < 200 cycles | ~150 cycles | ë²¤ì¹˜ë§ˆí¬ |

---

## ğŸ¯ Future Enhancements

### Planned Features

```mermaid
roadmap
    title Interrupt System Roadmap
    
    section Current (v1.0)
        Basic IDT Setup      : done, idt-basic, 2024-01-01, 20d
        PIC Initialization   : done, pic-init, 2024-01-10, 15d
        Exception Handling   : done, exception, 2024-01-20, 25d
        Timer/Keyboard IRQ   : done, basic-irq, 2024-02-01, 20d
    
    section Phase 2 (v2.0)
        APIC Support        : active, apic, 2024-03-01, 30d
        MSI/MSI-X           : msi, 2024-03-15, 25d
        Nested Interrupts   : nested, 2024-04-01, 20d
    
    section Phase 3 (v3.0)
        SMP Support         : smp, 2024-05-01, 40d
        ACPI Integration    : acpi, 2024-05-20, 30d
        Power Management    : power, 2024-06-15, 25d
```

### Advanced Interrupt Features

1. **APIC (Advanced PIC)**: ë” ë§ì€ IRQ ë¼ì¸ê³¼ SMP ì§€ì›
2. **MSI/MSI-X**: PCI ì¥ì¹˜ìš© ë©”ì‹œì§€ ê¸°ë°˜ ì¸í„°ëŸ½íŠ¸
3. **IOMMU Integration**: ê°€ìƒí™” í™˜ê²½ì—ì„œì˜ ì¸í„°ëŸ½íŠ¸ ì²˜ë¦¬
4. **Real-time Priorities**: ì‹¤ì‹œê°„ ì‹œìŠ¤í…œì„ ìœ„í•œ ìš°ì„ ìˆœìœ„ ê´€ë¦¬

---

*ì´ ë¬¸ì„œëŠ” ChanUX ìš´ì˜ì²´ì œì˜ ì¸í„°ëŸ½íŠ¸ ê´€ë¦¬ ì‹œìŠ¤í…œì„ ì™„ì „íˆ ë‹¤ë£¹ë‹ˆë‹¤. í•˜ë“œì›¨ì–´ ì¸í„°ëŸ½íŠ¸ë¶€í„° ì†Œí”„íŠ¸ì›¨ì–´ ì˜ˆì™¸ ì²˜ë¦¬ê¹Œì§€ ëª¨ë“  ì¸¡ë©´ì„ í¬ê´„í•˜ë©°, ì‹œìŠ¤í…œì˜ ì•ˆì •ì„±ê³¼ ë°˜ì‘ì„±ì„ ë³´ì¥í•˜ëŠ” í•µì‹¬ ë©”ì»¤ë‹ˆì¦˜ì„ ì„¤ëª…í•©ë‹ˆë‹¤.*
