m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/PC/simulation/modelsim
Epc
Z1 w1646867425
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z7 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/PC/PC.vhd
Z8 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/PC/PC.vhd
l0
L8 1
V3fE90Rl;K82Ld<0<jAWGY2
!s100 K_ffF[zVQ32cd6gBC?9UO1
Z9 OV;C;2020.1;71
31
Z10 !s110 1646868989
!i10b 1
Z11 !s108 1646868988.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/PC/PC.vhd|
!s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/PC/PC.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Amain
R2
R3
R4
R5
R6
DEx4 work 2 pc 0 22 3fE90Rl;K82Ld<0<jAWGY2
!i122 0
l22
L19 26
VcTk`VbEEH;2S;^^C]z;WP1
!s100 FN]56[]aM3[WT>YOG4JQV0
R9
31
R10
!i10b 1
R11
R12
Z15 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/PC/PC.vhd|
!i113 1
R13
R14
