21:33:43 INFO  : Launching XSCT server: xsct -n  -interactive /home/user/lab5/vitis_workspace/temp_xsdb_launch_script.tcl
21:33:44 INFO  : Platform repository initialization has completed.
21:33:44 INFO  : Registering command handlers for Vitis TCF services
21:33:47 INFO  : XSCT server has started successfully.
21:33:48 INFO  : plnx-install-location is set to ''
21:33:51 INFO  : Successfully done setting XSCT server connection channel  
21:33:51 INFO  : Successfully done setting workspace for the tool. 
21:33:51 INFO  : Successfully done query RDI_DATADIR 
21:34:42 INFO  : Result from executing command 'getProjects': lab4_system_wrapper
21:34:42 INFO  : Result from executing command 'getPlatforms': 
21:34:42 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:34:42 INFO  : Platform 'lab4_system_wrapper' is added to custom repositories.
21:34:49 INFO  : Platform 'lab4_system_wrapper' is added to custom repositories.
21:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A7924BA-13722093-0"}' command is executed.
21:36:42 INFO  : Device configured successfully with "/home/user/lab5/vitis_workspace/lab5/_ide/bitstream/lab4_system_wrapper.bit"
21:37:18 INFO  : Result from executing command 'getProjects': lab4_system_wrapper
21:37:18 INFO  : Result from executing command 'getPlatforms': lab4_system_wrapper|/home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/lab4_system_wrapper.xpfm
21:37:22 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
21:37:53 INFO  : Launching XSCT server: xsct -n  -interactive /home/user/lab5/vitis_workspace/temp_xsdb_launch_script.tcl
21:37:58 INFO  : Platform repository initialization has completed.
21:37:59 INFO  : Registering command handlers for Vitis TCF services
21:38:00 INFO  : XSCT server has started successfully.
21:38:03 INFO  : plnx-install-location is set to ''
21:38:03 INFO  : Successfully done setting XSCT server connection channel  
21:38:03 INFO  : Successfully done query RDI_DATADIR 
21:38:03 INFO  : Successfully done setting workspace for the tool. 
21:39:28 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
21:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:40 INFO  : Jtag cable 'Digilent Zybo 210279A7924BA' is selected.
21:39:40 INFO  : 'jtag frequency' command is executed.
21:39:40 INFO  : Context for 'APU' is selected.
21:39:40 INFO  : System reset is completed.
21:39:43 INFO  : 'after 3000' command is executed.
21:39:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A7924BA-13722093-0"}' command is executed.
21:39:44 INFO  : Device configured successfully with "/home/user/lab5/vitis_workspace/lab5/_ide/bitstream/lab4_system_wrapper.bit"
21:39:44 INFO  : Context for 'APU' is selected.
21:39:44 INFO  : Hardware design and registers information is loaded from '/home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa'.
21:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:44 INFO  : Context for 'APU' is selected.
21:39:44 INFO  : Sourcing of '/home/user/lab5/vitis_workspace/lab5/_ide/psinit/ps7_init.tcl' is done.
21:39:45 INFO  : 'ps7_init' command is executed.
21:39:45 INFO  : 'ps7_post_config' command is executed.
21:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:45 INFO  : The application '/home/user/lab5/vitis_workspace/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A7924BA-13722093-0"}
fpga -file /home/user/lab5/vitis_workspace/lab5/_ide/bitstream/lab4_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/user/lab5/vitis_workspace/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/user/lab5/vitis_workspace/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

