m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA/my.verilog.learn/pll_test/prj/pll_test
vglbl
Z1 !s110 1628009605
!i10b 1
!s100 UlJ]9LUWO:ZWoRO62F9fW3
IUDHabCNf_PPR14OX`9V4S3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1381681120
8D:/xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
FD:/xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
L0 5
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1628009605.482000
!s107 D:/xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v|
!s90 -reportprogress|300|D:/xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v|
!i113 1
Z4 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vpll
R1
!i10b 1
!s100 GdPKE4>>?1hKmV>ILK]5;3
IVYJAXY_@m;?1YknmODF8:1
R2
R0
w1628007809
8ipcore_dir/pll.v
Fipcore_dir/pll.v
L0 71
R3
r1
!s85 0
31
!s108 1628009605.268000
!s107 ipcore_dir/pll.v|
!s90 -reportprogress|300|ipcore_dir/pll.v|
!i113 1
R4
vpll_test
R1
!i10b 1
!s100 I8<KJZjJLze7jNH@0Mk=e2
IQ8]=3`ceA`@]hKbzVL0:n1
R2
R0
w1628008942
8../../rtl/pll_test.v
F../../rtl/pll_test.v
L0 21
R3
r1
!s85 0
31
!s108 1628009605.339000
!s107 ../../rtl/pll_test.v|
!s90 -reportprogress|300|../../rtl/pll_test.v|
!i113 1
R4
vpll_test_tb
R1
!i10b 1
!s100 :[m7>:J0Eaa6]J6cTGAFR2
I3PNmGzXd^fiF93SCd2Q_<0
R2
R0
w1628009587
8../../sim/tb/pll_test_tb.v
F../../sim/tb/pll_test_tb.v
L0 25
R3
r1
!s85 0
31
!s108 1628009605.404000
!s107 ../../sim/tb/pll_test_tb.v|
!s90 -reportprogress|300|../../sim/tb/pll_test_tb.v|
!i113 1
R4
