[06/12 22:17:17      0s] 
[06/12 22:17:17      0s] Cadence Innovus(TM) Implementation System.
[06/12 22:17:17      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/12 22:17:17      0s] 
[06/12 22:17:17      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[06/12 22:17:17      0s] Options:	
[06/12 22:17:17      0s] Date:		Mon Jun 12 22:17:17 2023
[06/12 22:17:17      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*12cpus*Intel Core i7 9xx (Nehalem Class Core i7) 4096KB)
[06/12 22:17:17      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[06/12 22:17:17      0s] 
[06/12 22:17:17      0s] License:
[06/12 22:17:17      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[06/12 22:17:17      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/12 22:17:56     33s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/12 22:17:56     33s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[06/12 22:17:56     33s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/12 22:17:56     33s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[06/12 22:17:56     33s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[06/12 22:17:56     33s] @(#)CDS: CPE v20.11-s013
[06/12 22:17:56     33s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/12 22:17:56     33s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[06/12 22:17:56     33s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[06/12 22:17:56     33s] @(#)CDS: RCDB 11.15.0
[06/12 22:17:56     33s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[06/12 22:17:56     33s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP.

[06/12 22:17:56     33s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[06/12 22:17:58     34s] 
[06/12 22:17:58     34s] **INFO:  MMMC transition support version v31-84 
[06/12 22:17:58     34s] 
[06/12 22:17:58     34s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/12 22:17:58     34s] <CMD> suppressMessage ENCEXT-2799
[06/12 22:17:58     35s] <CMD> win
[06/12 22:18:42     44s] <CMD> set defHierChar /
[06/12 22:18:42     44s] Set Default Input Pin Transition as 0.1 ps.
[06/12 22:18:42     44s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/12 22:18:42     44s] <CMD> set fpIsMaxIoHeight 0
[06/12 22:18:42     44s] <CMD> set init_gnd_net gnd
[06/12 22:18:42     44s] <CMD> set init_mmmc_file Default.view
[06/12 22:18:42     44s] <CMD> set init_oa_search_lib {}
[06/12 22:18:42     44s] <CMD> set init_pwr_net vdd
[06/12 22:18:42     44s] <CMD> set init_verilog sum.v
[06/12 22:18:42     44s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[06/12 22:18:54     46s] <CMD> init_design
[06/12 22:18:54     46s] #% Begin Load MMMC data ... (date=06/12 22:18:54, mem=628.4M)
[06/12 22:18:54     46s] #% End Load MMMC data ... (date=06/12 22:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=628.6M, current mem=628.6M)
[06/12 22:18:54     46s] 
[06/12 22:18:54     46s] Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[06/12 22:18:54     46s] Set DBUPerIGU to M2 pitch 380.
[06/12 22:18:54     46s] 
[06/12 22:18:54     46s] viaInitial starts at Mon Jun 12 22:18:54 2023
viaInitial ends at Mon Jun 12 22:18:54 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[06/12 22:18:54     46s] Loading view definition file from Default.view
[06/12 22:18:54     46s] Reading libsTYP timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[06/12 22:18:55     48s] **ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
[06/12 22:18:56     48s] Ending "PreSetAnalysisView" (total cpu=0:00:02.0, real=0:00:02.0, peak res=719.5M, current mem=642.7M)
[06/12 22:18:56     48s] *** End library_loading (cpu=0.03min, real=0.03min, mem=10.0M, fe_cpu=0.81min, fe_real=1.65min, fe_mem=826.0M) ***
[06/12 22:18:56     48s] #% Begin Load netlist data ... (date=06/12 22:18:56, mem=642.7M)
[06/12 22:18:56     48s] *** Begin netlist parsing (mem=826.0M) ***
[06/12 22:18:56     48s] Created 134 new cells from 1 timing libraries.
[06/12 22:18:56     48s] Reading netlist ...
[06/12 22:18:56     48s] Backslashed names will retain backslash and a trailing blank character.
[06/12 22:18:56     48s] Reading verilog netlist 'sum.v'
[06/12 22:18:56     48s] 
[06/12 22:18:56     48s] *** Memory Usage v#2 (Current mem = 827.004M, initial mem = 272.285M) ***
[06/12 22:18:56     48s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=827.0M) ***
[06/12 22:18:56     48s] #% End Load netlist data ... (date=06/12 22:18:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=647.5M, current mem=647.5M)
[06/12 22:18:56     48s] Top level cell is SUM.
[06/12 22:18:56     49s] Hooked 134 DB cells to tlib cells.
[06/12 22:18:57     49s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:01.0, peak res=654.3M, current mem=654.3M)
[06/12 22:18:57     49s] Starting recursive module instantiation check.
[06/12 22:18:57     49s] No recursion found.
[06/12 22:18:57     49s] Building hierarchical netlist for Cell SUM ...
[06/12 22:18:57     49s] *** Netlist is unique.
[06/12 22:18:57     49s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[06/12 22:18:57     49s] ** info: there are 264 modules.
[06/12 22:18:57     49s] ** info: there are 1109 stdCell insts.
[06/12 22:18:57     49s] 
[06/12 22:18:57     49s] *** Memory Usage v#2 (Current mem = 871.430M, initial mem = 272.285M) ***
[06/12 22:18:57     49s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/12 22:18:57     49s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/12 22:18:57     49s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/12 22:18:57     49s] Set Default Net Delay as 1000 ps.
[06/12 22:18:57     49s] Set Default Net Load as 0.5 pF. 
[06/12 22:18:57     49s] Set Default Input Pin Transition as 0.1 ps.
[06/12 22:18:57     50s] Extraction setup Started 
[06/12 22:18:57     50s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/12 22:18:57     50s] Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[06/12 22:18:57     50s] Cap table was created using Encounter 08.10-p004_1.
[06/12 22:18:57     50s] Process name: master_techFreePDK45.
[06/12 22:18:57     50s] Importing multi-corner RC tables ... 
[06/12 22:18:57     50s] Summary of Active RC-Corners : 
[06/12 22:18:57     50s]  
[06/12 22:18:57     50s]  Analysis View: default
[06/12 22:18:57     50s]     RC-Corner Name        : standard
[06/12 22:18:57     50s]     RC-Corner Index       : 0
[06/12 22:18:57     50s]     RC-Corner Temperature : 300 Celsius
[06/12 22:18:57     50s]     RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[06/12 22:18:57     50s]     RC-Corner PreRoute Res Factor         : 1
[06/12 22:18:57     50s]     RC-Corner PreRoute Cap Factor         : 1
[06/12 22:18:57     50s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/12 22:18:57     50s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/12 22:18:57     50s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/12 22:18:57     50s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/12 22:18:57     50s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/12 22:18:57     50s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/12 22:18:57     50s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/12 22:18:57     50s] LayerId::1 widthSet size::4
[06/12 22:18:57     50s] LayerId::2 widthSet size::4
[06/12 22:18:57     50s] LayerId::3 widthSet size::4
[06/12 22:18:57     50s] LayerId::4 widthSet size::4
[06/12 22:18:57     50s] LayerId::5 widthSet size::4
[06/12 22:18:57     50s] LayerId::6 widthSet size::4
[06/12 22:18:57     50s] LayerId::7 widthSet size::4
[06/12 22:18:57     50s] LayerId::8 widthSet size::4
[06/12 22:18:57     50s] LayerId::9 widthSet size::4
[06/12 22:18:57     50s] LayerId::10 widthSet size::3
[06/12 22:18:57     50s] Updating RC grid for preRoute extraction ...
[06/12 22:18:57     50s] Initializing multi-corner capacitance tables ... 
[06/12 22:18:57     50s] Initializing multi-corner resistance tables ...
[06/12 22:18:57     50s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:18:57     50s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:18:57     50s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[06/12 22:18:57     50s] *Info: initialize multi-corner CTS.
[06/12 22:18:57     50s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=874.5M, current mem=671.8M)
[06/12 22:18:58     50s] Reading timing constraints file 'SUM.sdc' ...
[06/12 22:18:58     50s] Current (total cpu=0:00:50.5, real=0:01:41, peak res=874.5M, current mem=873.9M)
[06/12 22:18:58     50s] INFO (CTE): Constraints read successfully.
[06/12 22:18:58     50s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
[06/12 22:18:58     50s] Current (total cpu=0:00:50.6, real=0:01:41, peak res=906.3M, current mem=906.3M)
[06/12 22:18:58     50s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:18:58     50s] Creating Cell Server ...(0, 1, 1, 1)
[06/12 22:18:58     50s] Summary for sequential cells identification: 
[06/12 22:18:58     50s]   Identified SBFF number: 16
[06/12 22:18:58     50s]   Identified MBFF number: 0
[06/12 22:18:58     50s]   Identified SB Latch number: 0
[06/12 22:18:58     50s]   Identified MB Latch number: 0
[06/12 22:18:58     50s]   Not identified SBFF number: 0
[06/12 22:18:58     50s]   Not identified MBFF number: 0
[06/12 22:18:58     50s]   Not identified SB Latch number: 0
[06/12 22:18:58     50s]   Not identified MB Latch number: 0
[06/12 22:18:58     50s]   Number of sequential cells which are not FFs: 13
[06/12 22:18:58     50s] Total number of combinational cells: 99
[06/12 22:18:58     50s] Total number of sequential cells: 29
[06/12 22:18:58     50s] Total number of tristate cells: 6
[06/12 22:18:58     50s] Total number of level shifter cells: 0
[06/12 22:18:58     50s] Total number of power gating cells: 0
[06/12 22:18:58     50s] Total number of isolation cells: 0
[06/12 22:18:58     50s] Total number of power switch cells: 0
[06/12 22:18:58     50s] Total number of pulse generator cells: 0
[06/12 22:18:58     50s] Total number of always on buffers: 0
[06/12 22:18:58     50s] Total number of retention cells: 0
[06/12 22:18:58     50s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/12 22:18:58     50s] Total number of usable buffers: 9
[06/12 22:18:58     50s] List of unusable buffers:
[06/12 22:18:58     50s] Total number of unusable buffers: 0
[06/12 22:18:58     50s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/12 22:18:58     50s] Total number of usable inverters: 6
[06/12 22:18:58     50s] List of unusable inverters:
[06/12 22:18:58     50s] Total number of unusable inverters: 0
[06/12 22:18:58     50s] List of identified usable delay cells:
[06/12 22:18:58     50s] Total number of identified usable delay cells: 0
[06/12 22:18:58     50s] List of identified unusable delay cells:
[06/12 22:18:58     50s] Total number of identified unusable delay cells: 0
[06/12 22:18:58     50s] Creating Cell Server, finished. 
[06/12 22:18:58     50s] 
[06/12 22:18:58     50s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/12 22:18:58     50s] Deleting Cell Server ...
[06/12 22:18:58     50s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=916.1M, current mem=916.1M)
[06/12 22:18:58     50s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:18:58     50s] Summary for sequential cells identification: 
[06/12 22:18:58     50s]   Identified SBFF number: 16
[06/12 22:18:58     50s]   Identified MBFF number: 0
[06/12 22:18:58     50s]   Identified SB Latch number: 0
[06/12 22:18:58     50s]   Identified MB Latch number: 0
[06/12 22:18:58     50s]   Not identified SBFF number: 0
[06/12 22:18:58     50s]   Not identified MBFF number: 0
[06/12 22:18:58     50s]   Not identified SB Latch number: 0
[06/12 22:18:58     50s]   Not identified MB Latch number: 0
[06/12 22:18:58     50s]   Number of sequential cells which are not FFs: 13
[06/12 22:18:58     50s]  Visiting view : default
[06/12 22:18:58     50s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:18:58     50s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:18:58     50s]  Visiting view : default
[06/12 22:18:58     50s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:18:58     50s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:18:58     50s]  Setting StdDelay to 10.10
[06/12 22:18:58     50s] Creating Cell Server, finished. 
[06/12 22:18:58     50s] 
[06/12 22:18:58     50s] 
[06/12 22:18:58     50s] *** Summary of all messages that are not suppressed in this session:
[06/12 22:18:58     50s] Severity  ID               Count  Summary                                  
[06/12 22:18:58     50s] ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
[06/12 22:18:58     50s] ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
[06/12 22:18:58     50s] ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
[06/12 22:18:58     50s] *** Message Summary: 0 warning(s), 6 error(s)
[06/12 22:18:58     50s] 
[06/12 22:19:06     52s] <CMD> getIoFlowFlag
[06/12 22:20:01     64s] <CMD> setIoFlowFlag 0
[06/12 22:20:01     64s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5.0 5.0 5.0 5.0
[06/12 22:20:01     64s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/12 22:20:01     64s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/12 22:20:01     64s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/12 22:20:01     64s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/12 22:20:01     64s] <CMD> uiSetTool select
[06/12 22:20:01     64s] <CMD> getIoFlowFlag
[06/12 22:20:01     64s] <CMD> fit
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingOffset 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingThreshold 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingLayers {}
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingOffset 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingThreshold 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingLayers {}
[06/12 22:20:11     66s] <CMD> set sprCreateIeStripeWidth 10.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeStripeWidth 10.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingOffset 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingThreshold 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/12 22:20:11     66s] <CMD> set sprCreateIeRingLayers {}
[06/12 22:20:12     66s] <CMD> set sprCreateIeStripeWidth 10.0
[06/12 22:20:12     66s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/12 22:21:16     79s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/12 22:21:16     79s] The ring targets are set to core/block ring wires.
[06/12 22:21:16     79s] addRing command will consider rows while creating rings.
[06/12 22:21:16     79s] addRing command will disallow rings to go over rows.
[06/12 22:21:16     79s] addRing command will ignore shorts while creating rings.
[06/12 22:21:16     79s] <CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/12 22:21:16     79s] 
[06/12 22:21:16     79s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1152.0M)
[06/12 22:21:16     79s] Ring generation is complete.
[06/12 22:21:16     79s] vias are now being generated.
[06/12 22:21:16     79s] addRing created 8 wires.
[06/12 22:21:16     79s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/12 22:21:16     79s] +--------+----------------+----------------+
[06/12 22:21:16     79s] |  Layer |     Created    |     Deleted    |
[06/12 22:21:16     79s] +--------+----------------+----------------+
[06/12 22:21:16     79s] | metal9 |        4       |       NA       |
[06/12 22:21:16     79s] |  via9  |        8       |        0       |
[06/12 22:21:16     79s] | metal10|        4       |       NA       |
[06/12 22:21:16     79s] +--------+----------------+----------------+
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingOffset 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingThreshold 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingLayers {}
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingOffset 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingThreshold 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingLayers {}
[06/12 22:21:30     82s] <CMD> set sprCreateIeStripeWidth 10.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeStripeWidth 10.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingOffset 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingThreshold 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeRingLayers {}
[06/12 22:21:30     82s] <CMD> set sprCreateIeStripeWidth 10.0
[06/12 22:21:30     82s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/12 22:22:35     96s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/12 22:22:35     96s] addStripe will allow jog to connect padcore ring and block ring.
[06/12 22:22:35     96s] 
[06/12 22:22:35     96s] Stripes will stop at the boundary of the specified area.
[06/12 22:22:35     96s] When breaking rings, the power planner will consider the existence of blocks.
[06/12 22:22:35     96s] Stripes will not extend to closest target.
[06/12 22:22:35     96s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/12 22:22:35     96s] Stripes will not be created over regions without power planning wires.
[06/12 22:22:35     96s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/12 22:22:35     96s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/12 22:22:35     96s] Offset for stripe breaking is set to 0.
[06/12 22:22:35     96s] <CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/12 22:22:35     96s] 
[06/12 22:22:35     96s] Initialize fgc environment(mem: 1156.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.6M)
[06/12 22:22:35     96s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.6M)
[06/12 22:22:35     96s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.6M)
[06/12 22:22:35     96s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.6M)
[06/12 22:22:35     96s] Starting stripe generation ...
[06/12 22:22:35     96s] Non-Default Mode Option Settings :
[06/12 22:22:35     96s]   NONE
[06/12 22:22:35     96s] Stripe generation is complete.
[06/12 22:22:35     96s] vias are now being generated.
[06/12 22:22:35     96s] addStripe created 6 wires.
[06/12 22:22:35     96s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[06/12 22:22:35     96s] +--------+----------------+----------------+
[06/12 22:22:35     96s] |  Layer |     Created    |     Deleted    |
[06/12 22:22:35     96s] +--------+----------------+----------------+
[06/12 22:22:35     96s] |  via9  |       12       |        0       |
[06/12 22:22:35     96s] | metal10|        6       |       NA       |
[06/12 22:22:35     96s] +--------+----------------+----------------+
[06/12 22:22:56    100s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/12 22:22:56    100s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { vdd gnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[06/12 22:22:56    100s] *** Begin SPECIAL ROUTE on Mon Jun 12 22:22:56 2023 ***
[06/12 22:22:56    100s] SPECIAL ROUTE ran on directory: /home/ms23.51/Desktop/labs/LAB06AA
[06/12 22:22:56    100s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-957.5.1.el7.x86_64 x86_64 1.99Ghz)
[06/12 22:22:56    100s] 
[06/12 22:22:56    100s] Begin option processing ...
[06/12 22:22:56    100s] srouteConnectPowerBump set to false
[06/12 22:22:56    100s] routeSelectNet set to "vdd gnd"
[06/12 22:22:56    100s] routeSpecial set to true
[06/12 22:22:56    100s] srouteBlockPin set to "useLef"
[06/12 22:22:56    100s] srouteBottomLayerLimit set to 1
[06/12 22:22:56    100s] srouteBottomTargetLayerLimit set to 1
[06/12 22:22:56    100s] srouteConnectConverterPin set to false
[06/12 22:22:56    100s] srouteCrossoverViaBottomLayer set to 1
[06/12 22:22:56    100s] srouteCrossoverViaTopLayer set to 10
[06/12 22:22:56    100s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/12 22:22:56    100s] srouteFollowCorePinEnd set to 3
[06/12 22:22:56    100s] srouteJogControl set to "preferWithChanges differentLayer"
[06/12 22:22:56    100s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/12 22:22:56    100s] sroutePadPinAllPorts set to true
[06/12 22:22:56    100s] sroutePreserveExistingRoutes set to true
[06/12 22:22:56    100s] srouteRoutePowerBarPortOnBothDir set to true
[06/12 22:22:56    100s] srouteStopBlockPin set to "nearestTarget"
[06/12 22:22:56    100s] srouteTopLayerLimit set to 10
[06/12 22:22:56    100s] srouteTopTargetLayerLimit set to 10
[06/12 22:22:56    100s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2266.00 megs.
[06/12 22:22:56    100s] 
[06/12 22:22:56    100s] Reading DB technology information...
[06/12 22:22:56    100s] Finished reading DB technology information.
[06/12 22:22:56    100s] Reading floorplan and netlist information...
[06/12 22:22:56    100s] Finished reading floorplan and netlist information.
[06/12 22:22:56    100s] Read in 20 layers, 10 routing layers, 1 overlap layer
[06/12 22:22:56    100s] Read in 134 macros, 8 used
[06/12 22:22:56    100s] Read in 8 components
[06/12 22:22:56    100s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[06/12 22:22:56    100s] Read in 388 logical pins
[06/12 22:22:56    100s] Read in 388 nets
[06/12 22:22:56    100s] Read in 2 special nets, 2 routed
[06/12 22:22:56    100s] 2 nets selected.
[06/12 22:22:56    100s] 
[06/12 22:22:56    100s] Begin power routing ...
[06/12 22:22:56    100s] #create default rule from bind_ndr_rule rule=0x7f20236948a0 0x7f2004cc8018
[06/12 22:22:56    100s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[06/12 22:22:56    100s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[06/12 22:22:56    100s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/12 22:22:56    100s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/12 22:22:56    100s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/12 22:22:56    100s] Type 'man IMPSR-1256' for more detail.
[06/12 22:22:56    100s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/12 22:22:56    100s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the gnd net.
[06/12 22:22:56    100s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/12 22:22:56    100s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/12 22:22:56    100s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/12 22:22:56    100s] Type 'man IMPSR-1256' for more detail.
[06/12 22:22:56    100s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/12 22:22:56    100s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/12 22:22:56    100s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/12 22:22:56    100s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/12 22:22:56    100s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/12 22:22:56    100s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[06/12 22:22:56    100s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/12 22:22:56    100s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[06/12 22:22:56    100s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/12 22:22:56    100s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/12 22:22:56    100s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/12 22:22:56    100s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/12 22:22:56    100s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/12 22:22:56    100s] CPU time for FollowPin 0 seconds
[06/12 22:22:56    100s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[06/12 22:22:56    100s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/12 22:22:56    100s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[06/12 22:22:56    100s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/12 22:22:56    100s] CPU time for FollowPin 0 seconds
[06/12 22:22:56    101s]   Number of IO ports routed: 0
[06/12 22:22:56    101s]   Number of Block ports routed: 0
[06/12 22:22:56    101s]   Number of Stripe ports routed: 0
[06/12 22:22:56    101s]   Number of Core ports routed: 98
[06/12 22:22:56    101s]   Number of Pad ports routed: 0
[06/12 22:22:56    101s]   Number of Power Bump ports routed: 0
[06/12 22:22:56    101s]   Number of Followpin connections: 49
[06/12 22:22:56    101s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2297.00 megs.
[06/12 22:22:56    101s] 
[06/12 22:22:56    101s] 
[06/12 22:22:56    101s] 
[06/12 22:22:56    101s]  Begin updating DB with routing results ...
[06/12 22:22:56    101s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/12 22:22:56    101s] Pin and blockage extraction finished
[06/12 22:22:56    101s] 
[06/12 22:22:56    101s] sroute created 147 wires.
[06/12 22:22:56    101s] ViaGen created 882 vias, deleted 0 via to avoid violation.
[06/12 22:22:56    101s] +--------+----------------+----------------+
[06/12 22:22:56    101s] |  Layer |     Created    |     Deleted    |
[06/12 22:22:56    101s] +--------+----------------+----------------+
[06/12 22:22:56    101s] | metal1 |       147      |       NA       |
[06/12 22:22:56    101s] |  via1  |       98       |        0       |
[06/12 22:22:56    101s] |  via2  |       98       |        0       |
[06/12 22:22:56    101s] |  via3  |       98       |        0       |
[06/12 22:22:56    101s] |  via4  |       98       |        0       |
[06/12 22:22:56    101s] |  via5  |       98       |        0       |
[06/12 22:22:56    101s] |  via6  |       98       |        0       |
[06/12 22:22:56    101s] |  via7  |       98       |        0       |
[06/12 22:22:56    101s] |  via8  |       98       |        0       |
[06/12 22:22:56    101s] |  via9  |       98       |        0       |
[06/12 22:22:56    101s] +--------+----------------+----------------+
[06/12 22:23:29    107s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[06/12 22:24:02    114s] <CMD> setPlaceMode -fp false
[06/12 22:24:02    114s] <CMD> place_design
[06/12 22:24:02    114s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 386, percentage of missing scan cell = 0.00% (0 / 386)
[06/12 22:24:02    114s] 
[06/12 22:24:02    114s] pdi colorize_geometry "" ""
[06/12 22:24:02    114s] 
[06/12 22:24:02    114s] ### Time Record (colorize_geometry) is installed.
[06/12 22:24:02    114s] #Start colorize_geometry on Mon Jun 12 22:24:02 2023
[06/12 22:24:02    114s] #
[06/12 22:24:02    114s] ### Time Record (Pre Callback) is installed.
[06/12 22:24:02    114s] ### Time Record (Pre Callback) is uninstalled.
[06/12 22:24:02    114s] ### Time Record (DB Import) is installed.
[06/12 22:24:02    114s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[06/12 22:24:02    114s] ### Time Record (DB Import) is uninstalled.
[06/12 22:24:02    114s] ### Time Record (DB Export) is installed.
[06/12 22:24:02    114s] Extracting standard cell pins and blockage ...... 
[06/12 22:24:02    114s] Pin and blockage extraction finished
[06/12 22:24:02    114s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[06/12 22:24:02    114s] ### Time Record (DB Export) is uninstalled.
[06/12 22:24:02    114s] ### Time Record (Post Callback) is installed.
[06/12 22:24:02    114s] ### Time Record (Post Callback) is uninstalled.
[06/12 22:24:02    114s] #
[06/12 22:24:02    114s] #colorize_geometry statistics:
[06/12 22:24:02    114s] #Cpu time = 00:00:00
[06/12 22:24:02    114s] #Elapsed time = 00:00:00
[06/12 22:24:02    114s] #Increased memory = -7.30 (MB)
[06/12 22:24:02    114s] #Total memory = 986.60 (MB)
[06/12 22:24:02    114s] #Peak memory = 993.98 (MB)
[06/12 22:24:02    114s] #Number of warnings = 0
[06/12 22:24:02    114s] #Total number of warnings = 0
[06/12 22:24:02    114s] #Number of fails = 0
[06/12 22:24:02    114s] #Total number of fails = 0
[06/12 22:24:02    114s] #Complete colorize_geometry on Mon Jun 12 22:24:02 2023
[06/12 22:24:02    114s] #
[06/12 22:24:02    114s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[06/12 22:24:02    114s] ### Time Record (colorize_geometry) is uninstalled.
[06/12 22:24:02    114s] ### 
[06/12 22:24:02    114s] ###   Scalability Statistics
[06/12 22:24:02    114s] ### 
[06/12 22:24:02    114s] ### ------------------------+----------------+----------------+----------------+
[06/12 22:24:02    114s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/12 22:24:02    114s] ### ------------------------+----------------+----------------+----------------+
[06/12 22:24:02    114s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/12 22:24:02    114s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/12 22:24:02    114s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/12 22:24:02    114s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/12 22:24:02    114s] ###   Entire Command        |        00:00:00|        00:00:00|             0.6|
[06/12 22:24:02    114s] ### ------------------------+----------------+----------------+----------------+
[06/12 22:24:02    114s] ### 
[06/12 22:24:02    114s] *** Starting placeDesign default flow ***
[06/12 22:24:02    114s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:24:02    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=1181.8M
[06/12 22:24:02    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=1181.8M
[06/12 22:24:02    114s] *** Start deleteBufferTree ***
[06/12 22:24:03    115s] Info: Detect buffers to remove automatically.
[06/12 22:24:03    115s] Analyzing netlist ...
[06/12 22:24:03    115s] Updating netlist
[06/12 22:24:03    115s] AAE DB initialization (MEM=1202.14 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/12 22:24:03    115s] siFlow : Timing analysis mode is single, using late cdB files
[06/12 22:24:03    115s] Start AAE Lib Loading. (MEM=1202.14)
[06/12 22:24:03    115s] End AAE Lib Loading. (MEM=1211.68 CPU=0:00:00.0 Real=0:00:00.0)
[06/12 22:24:03    115s] 
[06/12 22:24:03    116s] *summary: 35 instances (buffers/inverters) removed
[06/12 22:24:03    116s] *** Finish deleteBufferTree (0:00:01.1) ***
[06/12 22:24:03    116s] Deleting Cell Server ...
[06/12 22:24:03    116s] **INFO: Enable pre-place timing setting for timing analysis
[06/12 22:24:03    116s] Set Using Default Delay Limit as 101.
[06/12 22:24:03    116s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/12 22:24:03    116s] Set Default Net Delay as 0 ps.
[06/12 22:24:03    116s] Set Default Net Load as 0 pF. 
[06/12 22:24:03    116s] **INFO: Analyzing IO path groups for slack adjustment
[06/12 22:24:04    116s] Effort level <high> specified for reg2reg_tmp.17864 path_group
[06/12 22:24:04    116s] #################################################################################
[06/12 22:24:04    116s] # Design Stage: PreRoute
[06/12 22:24:04    116s] # Design Name: SUM
[06/12 22:24:04    116s] # Design Mode: 90nm
[06/12 22:24:04    116s] # Analysis Mode: MMMC Non-OCV 
[06/12 22:24:04    116s] # Parasitics Mode: No SPEF/RCDB 
[06/12 22:24:04    116s] # Signoff Settings: SI Off 
[06/12 22:24:04    116s] #################################################################################
[06/12 22:24:04    116s] Calculate delays in Single mode...
[06/12 22:24:04    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 1211.7M, InitMEM = 1211.7M)
[06/12 22:24:04    116s] Start delay calculation (fullDC) (1 T). (MEM=1211.68)
[06/12 22:24:04    116s] End AAE Lib Interpolated Model. (MEM=1223.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:24:04    116s] First Iteration Infinite Tw... 
[06/12 22:24:05    117s] Total number of fetched objects 1719
[06/12 22:24:05    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:24:05    117s] End delay calculation. (MEM=1250.28 CPU=0:00:00.7 REAL=0:00:01.0)
[06/12 22:24:05    117s] End delay calculation (fullDC). (MEM=1223.2 CPU=0:00:00.9 REAL=0:00:01.0)
[06/12 22:24:05    117s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1223.2M) ***
[06/12 22:24:05    117s] **INFO: Disable pre-place timing setting for timing analysis
[06/12 22:24:05    117s] Set Using Default Delay Limit as 1000.
[06/12 22:24:05    117s] Set Default Net Delay as 1000 ps.
[06/12 22:24:05    117s] Set Default Net Load as 0.5 pF. 
[06/12 22:24:05    117s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/12 22:24:05    117s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1213.7M
[06/12 22:24:05    117s] Deleted 0 physical inst  (cell - / prefix -).
[06/12 22:24:05    117s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1213.7M
[06/12 22:24:05    117s] INFO: #ExclusiveGroups=0
[06/12 22:24:05    117s] INFO: There are no Exclusive Groups.
[06/12 22:24:05    117s] *** Starting "NanoPlace(TM) placement v#15 (mem=1213.7M)" ...
[06/12 22:24:05    117s] Wait...
[06/12 22:24:06    118s] *** Build Buffered Sizing Timing Model
[06/12 22:24:06    118s] (cpu=0:00:00.8 mem=1221.7M) ***
[06/12 22:24:06    118s] *** Build Virtual Sizing Timing Model
[06/12 22:24:06    118s] (cpu=0:00:00.9 mem=1221.7M) ***
[06/12 22:24:06    118s] No user-set net weight.
[06/12 22:24:06    118s] Net fanout histogram:
[06/12 22:24:06    118s] 2		: 819 (61.4%) nets
[06/12 22:24:06    118s] 3		: 512 (38.4%) nets
[06/12 22:24:06    118s] 4     -	14	: 0 (0.0%) nets
[06/12 22:24:06    118s] 15    -	39	: 0 (0.0%) nets
[06/12 22:24:06    118s] 40    -	79	: 0 (0.0%) nets
[06/12 22:24:06    118s] 80    -	159	: 0 (0.0%) nets
[06/12 22:24:06    118s] 160   -	319	: 0 (0.0%) nets
[06/12 22:24:06    118s] 320   -	639	: 2 (0.2%) nets
[06/12 22:24:06    118s] 640   -	1279	: 0 (0.0%) nets
[06/12 22:24:06    118s] 1280  -	2559	: 0 (0.0%) nets
[06/12 22:24:06    118s] 2560  -	5119	: 0 (0.0%) nets
[06/12 22:24:06    118s] 5120+		: 0 (0.0%) nets
[06/12 22:24:06    118s] no activity file in design. spp won't run.
[06/12 22:24:06    118s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/12 22:24:06    118s] Scan chains were not defined.
[06/12 22:24:06    118s] z: 2, totalTracks: 1
[06/12 22:24:06    118s] z: 4, totalTracks: 1
[06/12 22:24:06    118s] z: 6, totalTracks: 1
[06/12 22:24:06    118s] z: 8, totalTracks: 1
[06/12 22:24:06    118s] # Building SUM llgBox search-tree.
[06/12 22:24:06    118s] #std cell=1074 (0 fixed + 1074 movable) #buf cell=0 #inv cell=49 #block=0 (0 floating + 0 preplaced)
[06/12 22:24:06    118s] #ioInst=0 #net=1333 #term=3948 #term/net=2.96, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=388
[06/12 22:24:06    118s] stdCell: 1074 single + 0 double + 0 multi
[06/12 22:24:06    118s] Total standard cell length = 1.9958 (mm), area = 0.0028 (mm^2)
[06/12 22:24:06    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1221.7M
[06/12 22:24:06    118s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1221.7M
[06/12 22:24:06    118s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:24:06    118s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1221.7M
[06/12 22:24:06    118s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:1253.7M
[06/12 22:24:06    118s] Use non-trimmed site array because memory saving is not enough.
[06/12 22:24:06    118s] SiteArray: non-trimmed site array dimensions = 48 x 369
[06/12 22:24:06    118s] SiteArray: use 98,304 bytes
[06/12 22:24:06    118s] SiteArray: current memory after site array memory allocation 1253.8M
[06/12 22:24:06    118s] SiteArray: FP blocked sites are writable
[06/12 22:24:06    118s] Estimated cell power/ground rail width = 0.197 um
[06/12 22:24:06    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:24:06    118s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF: Starting pre-place ADS at level 1, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1253.8M
[06/12 22:24:06    118s] ADSU 0.593 -> 0.593. GS 11.200
[06/12 22:24:06    118s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.005, MEM:1253.8M
[06/12 22:24:06    118s] Average module density = 0.593.
[06/12 22:24:06    118s] Density for the design = 0.593.
[06/12 22:24:06    118s]        = stdcell_area 10504 sites (2794 um^2) / alloc_area 17712 sites (4711 um^2).
[06/12 22:24:06    118s] Pin Density = 0.2229.
[06/12 22:24:06    118s]             = total # of pins 3948 / total area 17712.
[06/12 22:24:06    118s] OPERPROF: Starting spMPad at level 1, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:   Starting spContextMPad at level 2, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1253.8M
[06/12 22:24:06    118s] Initial padding reaches pin density 0.400 for top
[06/12 22:24:06    118s] InitPadU 0.593 -> 0.783 for top
[06/12 22:24:06    118s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1253.8M
[06/12 22:24:06    118s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1253.8M
[06/12 22:24:06    118s] === lastAutoLevel = 7 
[06/12 22:24:06    118s] OPERPROF: Starting spInitNetWt at level 1, MEM:1253.8M
[06/12 22:24:06    118s] 0 delay mode for cte enabled initNetWt.
[06/12 22:24:06    118s] no activity file in design. spp won't run.
[06/12 22:24:06    118s] [spp] 0
[06/12 22:24:06    118s] [adp] 0:1:1:3
[06/12 22:24:06    118s] 0 delay mode for cte disabled initNetWt.
[06/12 22:24:06    118s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.280, REAL:0.281, MEM:1251.8M
[06/12 22:24:06    118s] Clock gating cells determined by native netlist tracing.
[06/12 22:24:06    118s] no activity file in design. spp won't run.
[06/12 22:24:06    118s] no activity file in design. spp won't run.
[06/12 22:24:06    118s] Effort level <high> specified for reg2reg path_group
[06/12 22:24:06    118s] OPERPROF: Starting npMain at level 1, MEM:1251.8M
[06/12 22:24:07    118s] OPERPROF:   Starting npPlace at level 2, MEM:1251.8M
[06/12 22:24:07    118s] Iteration  1: Total net bbox = 3.284e-11 (0.00e+00 3.28e-11)
[06/12 22:24:07    118s]               Est.  stn bbox = 3.301e-11 (0.00e+00 3.30e-11)
[06/12 22:24:07    118s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1221.8M
[06/12 22:24:07    118s] Iteration  2: Total net bbox = 3.284e-11 (0.00e+00 3.28e-11)
[06/12 22:24:07    118s]               Est.  stn bbox = 3.301e-11 (0.00e+00 3.30e-11)
[06/12 22:24:07    118s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1221.8M
[06/12 22:24:07    118s] exp_mt_sequential is set from setPlaceMode option to 1
[06/12 22:24:07    118s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/12 22:24:07    118s] place_exp_mt_interval set to default 32
[06/12 22:24:07    118s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/12 22:24:08    119s] Iteration  3: Total net bbox = 1.889e+01 (9.68e+00 9.21e+00)
[06/12 22:24:08    119s]               Est.  stn bbox = 2.613e+01 (1.30e+01 1.31e+01)
[06/12 22:24:08    119s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1224.8M
[06/12 22:24:08    119s] Total number of setup views is 1.
[06/12 22:24:08    119s] Total number of active setup views is 1.
[06/12 22:24:08    119s] Active setup views:
[06/12 22:24:08    119s]     default
[06/12 22:24:08    119s] Iteration  4: Total net bbox = 5.412e+02 (3.05e+02 2.37e+02)
[06/12 22:24:08    119s]               Est.  stn bbox = 1.014e+03 (5.45e+02 4.68e+02)
[06/12 22:24:08    119s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1224.8M
[06/12 22:24:09    120s] Iteration  5: Total net bbox = 9.250e+02 (4.65e+02 4.60e+02)
[06/12 22:24:09    120s]               Est.  stn bbox = 1.601e+03 (8.08e+02 7.93e+02)
[06/12 22:24:09    120s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1224.8M
[06/12 22:24:09    120s] OPERPROF:   Finished npPlace at level 2, CPU:1.320, REAL:1.547, MEM:1224.8M
[06/12 22:24:09    120s] OPERPROF: Finished npMain at level 1, CPU:1.330, REAL:2.560, MEM:1224.8M
[06/12 22:24:09    120s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1224.8M
[06/12 22:24:09    120s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:24:09    120s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1224.8M
[06/12 22:24:09    120s] OPERPROF: Starting npMain at level 1, MEM:1224.8M
[06/12 22:24:09    120s] OPERPROF:   Starting npPlace at level 2, MEM:1224.8M
[06/12 22:24:10    120s] Iteration  6: Total net bbox = 1.571e+03 (8.13e+02 7.58e+02)
[06/12 22:24:10    120s]               Est.  stn bbox = 2.337e+03 (1.21e+03 1.13e+03)
[06/12 22:24:10    120s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1224.8M
[06/12 22:24:10    120s] OPERPROF:   Finished npPlace at level 2, CPU:0.660, REAL:0.728, MEM:1224.8M
[06/12 22:24:10    120s] OPERPROF: Finished npMain at level 1, CPU:0.680, REAL:0.745, MEM:1224.8M
[06/12 22:24:10    120s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1224.8M
[06/12 22:24:10    120s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:24:10    120s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1224.8M
[06/12 22:24:10    120s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1224.8M
[06/12 22:24:10    120s] Starting Early Global Route rough congestion estimation: mem = 1224.8M
[06/12 22:24:10    120s] (I)       Started Import and model ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Create place DB ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Import place data ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read instances and placement ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read nets ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Create route DB ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       == Non-default Options ==
[06/12 22:24:10    120s] (I)       Print mode                                         : 2
[06/12 22:24:10    120s] (I)       Stop if highly congested                           : false
[06/12 22:24:10    120s] (I)       Maximum routing layer                              : 10
[06/12 22:24:10    120s] (I)       Assign partition pins                              : false
[06/12 22:24:10    120s] (I)       Support large GCell                                : true
[06/12 22:24:10    120s] (I)       Number of threads                                  : 1
[06/12 22:24:10    120s] (I)       Number of rows per GCell                           : 4
[06/12 22:24:10    120s] (I)       Max num rows per GCell                             : 32
[06/12 22:24:10    120s] (I)       Method to set GCell size                           : row
[06/12 22:24:10    120s] (I)       Counted 1063 PG shapes. We will not process PG shapes layer by layer.
[06/12 22:24:10    120s] (I)       Started Import route data ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Use row-based GCell size
[06/12 22:24:10    120s] (I)       Use row-based GCell align
[06/12 22:24:10    120s] (I)       GCell unit size   : 2800
[06/12 22:24:10    120s] (I)       GCell multiplier  : 4
[06/12 22:24:10    120s] (I)       GCell row height  : 2800
[06/12 22:24:10    120s] (I)       Actual row height : 2800
[06/12 22:24:10    120s] (I)       GCell align ref   : 10260 10080
[06/12 22:24:10    120s] [NR-eGR] Track table information for default rule: 
[06/12 22:24:10    120s] [NR-eGR] metal1 has no routable track
[06/12 22:24:10    120s] [NR-eGR] metal2 has single uniform track structure
[06/12 22:24:10    120s] [NR-eGR] metal3 has single uniform track structure
[06/12 22:24:10    120s] [NR-eGR] metal4 has single uniform track structure
[06/12 22:24:10    120s] [NR-eGR] metal5 has single uniform track structure
[06/12 22:24:10    120s] [NR-eGR] metal6 has single uniform track structure
[06/12 22:24:10    120s] [NR-eGR] metal7 has single uniform track structure
[06/12 22:24:10    120s] [NR-eGR] metal8 has single uniform track structure
[06/12 22:24:10    120s] [NR-eGR] metal9 has single uniform track structure
[06/12 22:24:10    120s] [NR-eGR] metal10 has single uniform track structure
[06/12 22:24:10    120s] (I)       ===========================================================================
[06/12 22:24:10    120s] (I)       == Report All Rule Vias ==
[06/12 22:24:10    120s] (I)       ===========================================================================
[06/12 22:24:10    120s] (I)        Via Rule : (Default)
[06/12 22:24:10    120s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/12 22:24:10    120s] (I)       ---------------------------------------------------------------------------
[06/12 22:24:10    120s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/12 22:24:10    120s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/12 22:24:10    120s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/12 22:24:10    120s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/12 22:24:10    120s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/12 22:24:10    120s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/12 22:24:10    120s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/12 22:24:10    120s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/12 22:24:10    120s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/12 22:24:10    120s] (I)       ===========================================================================
[06/12 22:24:10    120s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read routing blockages ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read instance blockages ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read PG blockages ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] [NR-eGR] Read 1720 PG shapes
[06/12 22:24:10    120s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read boundary cut boxes ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] [NR-eGR] #Routing Blockages  : 0
[06/12 22:24:10    120s] [NR-eGR] #Instance Blockages : 0
[06/12 22:24:10    120s] [NR-eGR] #PG Blockages       : 1720
[06/12 22:24:10    120s] [NR-eGR] #Halo Blockages     : 0
[06/12 22:24:10    120s] [NR-eGR] #Boundary Blockages : 0
[06/12 22:24:10    120s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read blackboxes ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/12 22:24:10    120s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read prerouted ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/12 22:24:10    120s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read unlegalized nets ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read nets ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] [NR-eGR] Read numTotalNets=946  numIgnoredNets=0
[06/12 22:24:10    120s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Set up via pillars ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       early_global_route_priority property id does not exist.
[06/12 22:24:10    120s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Model blockages into capacity
[06/12 22:24:10    120s] (I)       Read Num Blocks=1720  Num Prerouted Wires=0  Num CS=0
[06/12 22:24:10    120s] (I)       Started Initialize 3D capacity ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Layer 1 (V) : #blockages 196 : #preroutes 0
[06/12 22:24:10    120s] (I)       Layer 2 (H) : #blockages 196 : #preroutes 0
[06/12 22:24:10    120s] (I)       Layer 3 (V) : #blockages 196 : #preroutes 0
[06/12 22:24:10    120s] (I)       Layer 4 (H) : #blockages 196 : #preroutes 0
[06/12 22:24:10    120s] (I)       Layer 5 (V) : #blockages 196 : #preroutes 0
[06/12 22:24:10    120s] (I)       Layer 6 (H) : #blockages 196 : #preroutes 0
[06/12 22:24:10    120s] (I)       Layer 7 (V) : #blockages 196 : #preroutes 0
[06/12 22:24:10    120s] (I)       Layer 8 (H) : #blockages 220 : #preroutes 0
[06/12 22:24:10    120s] (I)       Layer 9 (V) : #blockages 128 : #preroutes 0
[06/12 22:24:10    120s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       -- layer congestion ratio --
[06/12 22:24:10    120s] (I)       Layer 1 : 0.100000
[06/12 22:24:10    120s] (I)       Layer 2 : 0.700000
[06/12 22:24:10    120s] (I)       Layer 3 : 0.700000
[06/12 22:24:10    120s] (I)       Layer 4 : 0.700000
[06/12 22:24:10    120s] (I)       Layer 5 : 0.700000
[06/12 22:24:10    120s] (I)       Layer 6 : 0.700000
[06/12 22:24:10    120s] (I)       Layer 7 : 0.700000
[06/12 22:24:10    120s] (I)       Layer 8 : 0.700000
[06/12 22:24:10    120s] (I)       Layer 9 : 0.700000
[06/12 22:24:10    120s] (I)       Layer 10 : 0.700000
[06/12 22:24:10    120s] (I)       ----------------------------
[06/12 22:24:10    120s] (I)       Number of ignored nets                =      0
[06/12 22:24:10    120s] (I)       Number of connected nets              =      0
[06/12 22:24:10    120s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/12 22:24:10    120s] (I)       Number of clock nets                  =      1.  Ignored: No
[06/12 22:24:10    120s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/12 22:24:10    120s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/12 22:24:10    120s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/12 22:24:10    120s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/12 22:24:10    120s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/12 22:24:10    120s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/12 22:24:10    120s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/12 22:24:10    120s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Read aux data ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Others data preparation ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/12 22:24:10    120s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Create route kernel ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Ndr track 0 does not exist
[06/12 22:24:10    120s] (I)       ---------------------Grid Graph Info--------------------
[06/12 22:24:10    120s] (I)       Routing area        : (0, 0) - (160740, 154560)
[06/12 22:24:10    120s] (I)       Core area           : (10260, 10080) - (150480, 144480)
[06/12 22:24:10    120s] (I)       Site width          :   380  (dbu)
[06/12 22:24:10    120s] (I)       Row height          :  2800  (dbu)
[06/12 22:24:10    120s] (I)       GCell row height    :  2800  (dbu)
[06/12 22:24:10    120s] (I)       GCell width         : 11200  (dbu)
[06/12 22:24:10    120s] (I)       GCell height        : 11200  (dbu)
[06/12 22:24:10    120s] (I)       Grid                :    15    14    10
[06/12 22:24:10    120s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/12 22:24:10    120s] (I)       Vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[06/12 22:24:10    120s] (I)       Horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[06/12 22:24:10    120s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/12 22:24:10    120s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/12 22:24:10    120s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/12 22:24:10    120s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/12 22:24:10    120s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/12 22:24:10    120s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[06/12 22:24:10    120s] (I)       Total num of tracks :     0   423   552   287   275   287    91    95    47    47
[06/12 22:24:10    120s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/12 22:24:10    120s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/12 22:24:10    120s] (I)       --------------------------------------------------------
[06/12 22:24:10    120s] 
[06/12 22:24:10    120s] [NR-eGR] ============ Routing rule table ============
[06/12 22:24:10    120s] [NR-eGR] Rule id: 0  Nets: 946 
[06/12 22:24:10    120s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/12 22:24:10    120s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/12 22:24:10    120s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:24:10    120s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:24:10    120s] [NR-eGR] ========================================
[06/12 22:24:10    120s] [NR-eGR] 
[06/12 22:24:10    120s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer2 : = 260 / 5922 (4.39%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer3 : = 196 / 8280 (2.37%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer4 : = 221 / 4018 (5.50%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer5 : = 196 / 4125 (4.75%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer6 : = 221 / 4018 (5.50%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer7 : = 212 / 1365 (15.53%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer8 : = 104 / 1330 (7.82%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer9 : = 187 / 705 (26.52%)
[06/12 22:24:10    120s] (I)       blocked tracks on layer10 : = 182 / 658 (27.66%)
[06/12 22:24:10    120s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Reset routing kernel
[06/12 22:24:10    120s] (I)       Started Initialization ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       numLocalWires=3309  numGlobalNetBranches=745  numLocalNetBranches=916
[06/12 22:24:10    120s] (I)       totalPins=3173  totalGlobalPin=884 (27.86%)
[06/12 22:24:10    120s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Generate topology ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       total 2D Cap : 29494 = (14050 H, 15444 V)
[06/12 22:24:10    120s] (I)       
[06/12 22:24:10    120s] (I)       ============  Phase 1a Route ============
[06/12 22:24:10    120s] (I)       Started Phase 1a ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Pattern routing ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/12 22:24:10    120s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Usage: 595 = (327 H, 268 V) = (2.33% H, 1.74% V) = (1.831e+03um H, 1.501e+03um V)
[06/12 22:24:10    120s] (I)       Started Add via demand to 2D ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       
[06/12 22:24:10    120s] (I)       ============  Phase 1b Route ============
[06/12 22:24:10    120s] (I)       Started Phase 1b ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Usage: 595 = (327 H, 268 V) = (2.33% H, 1.74% V) = (1.831e+03um H, 1.501e+03um V)
[06/12 22:24:10    120s] (I)       eGR overflow: 0.00% H + 0.00% V
[06/12 22:24:10    120s] 
[06/12 22:24:10    120s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] (I)       Started Export 2D cong map ( Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/12 22:24:10    120s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1224.78 MB )
[06/12 22:24:10    120s] Finished Early Global Route rough congestion estimation: mem = 1224.8M
[06/12 22:24:10    120s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.050, MEM:1224.8M
[06/12 22:24:10    120s] earlyGlobalRoute rough estimation gcell size 4 row height
[06/12 22:24:10    120s] OPERPROF: Starting CDPad at level 1, MEM:1224.8M
[06/12 22:24:10    120s] CDPadU 0.783 -> 0.782. R=0.593, N=1074, GS=5.600
[06/12 22:24:10    120s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.008, MEM:1224.8M
[06/12 22:24:10    120s] OPERPROF: Starting npMain at level 1, MEM:1224.8M
[06/12 22:24:10    120s] OPERPROF:   Starting npPlace at level 2, MEM:1224.8M
[06/12 22:24:10    121s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.012, MEM:1224.8M
[06/12 22:24:10    121s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.027, MEM:1224.8M
[06/12 22:24:10    121s] Global placement CDP skipped at cutLevel 7.
[06/12 22:24:10    121s] Iteration  7: Total net bbox = 3.246e+04 (1.70e+04 1.55e+04)
[06/12 22:24:10    121s]               Est.  stn bbox = 3.327e+04 (1.74e+04 1.59e+04)
[06/12 22:24:10    121s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1224.8M
[06/12 22:24:10    121s] nrCritNet: 0.00% ( 0 / 1333 ) cutoffSlk: -175.1ps stdDelay: 10.1ps
[06/12 22:24:11    122s] nrCritNet: 0.00% ( 0 / 1333 ) cutoffSlk: -175.1ps stdDelay: 10.1ps
[06/12 22:24:11    122s] Iteration  8: Total net bbox = 3.246e+04 (1.70e+04 1.55e+04)
[06/12 22:24:11    122s]               Est.  stn bbox = 3.327e+04 (1.74e+04 1.59e+04)
[06/12 22:24:11    122s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1239.3M
[06/12 22:24:11    122s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1239.3M
[06/12 22:24:11    122s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:24:11    122s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1239.3M
[06/12 22:24:11    122s] OPERPROF: Starting npMain at level 1, MEM:1239.3M
[06/12 22:24:11    122s] OPERPROF:   Starting npPlace at level 2, MEM:1239.3M
[06/12 22:24:14    124s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1243.3M
[06/12 22:24:14    124s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1243.3M
[06/12 22:24:14    124s] Iteration  9: Total net bbox = 3.784e+03 (2.02e+03 1.76e+03)
[06/12 22:24:14    124s]               Est.  stn bbox = 4.563e+03 (2.42e+03 2.15e+03)
[06/12 22:24:14    124s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1243.3M
[06/12 22:24:14    124s] OPERPROF:   Finished npPlace at level 2, CPU:2.300, REAL:2.593, MEM:1243.3M
[06/12 22:24:14    124s] OPERPROF: Finished npMain at level 1, CPU:2.310, REAL:2.606, MEM:1243.3M
[06/12 22:24:14    124s] Iteration 10: Total net bbox = 3.429e+04 (1.78e+04 1.65e+04)
[06/12 22:24:14    124s]               Est.  stn bbox = 3.511e+04 (1.82e+04 1.69e+04)
[06/12 22:24:14    124s]               cpu = 0:00:02.3 real = 0:00:03.0 mem = 1243.3M
[06/12 22:24:14    124s] [adp] clock
[06/12 22:24:14    124s] [adp] weight, nr nets, wire length
[06/12 22:24:14    124s] [adp]      0        1  142.681500
[06/12 22:24:14    124s] [adp] data
[06/12 22:24:14    124s] [adp] weight, nr nets, wire length
[06/12 22:24:14    124s] [adp]      0     1332  34152.045000
[06/12 22:24:14    124s] [adp] 0.000000|0.000000|0.000000
[06/12 22:24:14    124s] Iteration 11: Total net bbox = 3.429e+04 (1.78e+04 1.65e+04)
[06/12 22:24:14    124s]               Est.  stn bbox = 3.511e+04 (1.82e+04 1.69e+04)
[06/12 22:24:14    124s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1243.3M
[06/12 22:24:14    124s] *** cost = 3.429e+04 (1.78e+04 1.65e+04) (cpu for global=0:00:05.8) real=0:00:08.0***
[06/12 22:24:14    124s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[06/12 22:24:14    124s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1243.3M
[06/12 22:24:14    124s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1243.3M
[06/12 22:24:14    124s] Solver runtime cpu: 0:00:04.2 real: 0:00:04.7
[06/12 22:24:14    124s] Core Placement runtime cpu: 0:00:04.4 real: 0:00:07.0
[06/12 22:24:14    124s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/12 22:24:14    124s] Type 'man IMPSP-9025' for more detail.
[06/12 22:24:14    124s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1243.3M
[06/12 22:24:14    124s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1243.3M
[06/12 22:24:14    124s] z: 2, totalTracks: 1
[06/12 22:24:14    124s] z: 4, totalTracks: 1
[06/12 22:24:14    124s] z: 6, totalTracks: 1
[06/12 22:24:14    124s] z: 8, totalTracks: 1
[06/12 22:24:14    124s] #spOpts: mergeVia=F 
[06/12 22:24:14    124s] All LLGs are deleted
[06/12 22:24:14    124s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1243.3M
[06/12 22:24:14    124s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1243.3M
[06/12 22:24:14    124s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1243.3M
[06/12 22:24:14    124s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1243.3M
[06/12 22:24:14    124s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:24:14    124s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1243.3M
[06/12 22:24:14    124s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.009, MEM:1259.3M
[06/12 22:24:14    124s] Fast DP-INIT is on for default
[06/12 22:24:14    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:24:14    124s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.017, MEM:1259.3M
[06/12 22:24:14    124s] OPERPROF:       Starting CMU at level 4, MEM:1259.3M
[06/12 22:24:14    124s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1259.3M
[06/12 22:24:14    124s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1259.3M
[06/12 22:24:14    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1259.3MB).
[06/12 22:24:14    124s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.025, MEM:1259.3M
[06/12 22:24:14    124s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.025, MEM:1259.3M
[06/12 22:24:14    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17864.1
[06/12 22:24:14    124s] OPERPROF: Starting RefinePlace at level 1, MEM:1259.3M
[06/12 22:24:14    124s] *** Starting refinePlace (0:02:05 mem=1259.3M) ***
[06/12 22:24:14    124s] Total net bbox length = 3.429e+04 (1.777e+04 1.652e+04) (ext = 3.018e+04)
[06/12 22:24:14    124s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:24:14    124s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1259.3M
[06/12 22:24:14    124s] Starting refinePlace ...
[06/12 22:24:14    124s]   Spread Effort: high, standalone mode, useDDP on.
[06/12 22:24:14    124s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1259.3MB) @(0:02:05 - 0:02:05).
[06/12 22:24:14    124s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:24:14    124s] wireLenOptFixPriorityInst 0 inst fixed
[06/12 22:24:14    124s] Placement tweakage begins.
[06/12 22:24:14    124s] wire length = 6.041e+03
[06/12 22:24:14    124s] wire length = 5.429e+03
[06/12 22:24:14    124s] Placement tweakage ends.
[06/12 22:24:14    124s] Move report: tweak moves 91 insts, mean move: 3.83 um, max move: 10.98 um
[06/12 22:24:14    124s] 	Max move on inst (ATMP_reg[15]): (57.71, 70.75) --> (53.26, 64.22)
[06/12 22:24:14    124s] 
[06/12 22:24:14    124s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/12 22:24:14    124s] Move report: legalization moves 1074 insts, mean move: 0.80 um, max move: 2.90 um
[06/12 22:24:14    124s] 	Max move on inst (ATMP_reg[12]): (71.24, 70.76) --> (71.06, 68.04)
[06/12 22:24:14    124s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1262.4MB) @(0:02:05 - 0:02:05).
[06/12 22:24:14    124s] Move report: Detail placement moves 1074 insts, mean move: 1.07 um, max move: 11.42 um
[06/12 22:24:14    124s] 	Max move on inst (ATMP_reg[15]): (57.71, 70.75) --> (53.20, 63.84)
[06/12 22:24:14    124s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1262.4MB
[06/12 22:24:14    124s] Statistics of distance of Instance movement in refine placement:
[06/12 22:24:14    124s]   maximum (X+Y) =        11.42 um
[06/12 22:24:14    124s]   inst (ATMP_reg[15]) with max move: (57.7085, 70.7535) -> (53.2, 63.84)
[06/12 22:24:14    124s]   mean    (X+Y) =         1.07 um
[06/12 22:24:14    124s] Summary Report:
[06/12 22:24:14    124s] Instances move: 1074 (out of 1074 movable)
[06/12 22:24:14    124s] Instances flipped: 0
[06/12 22:24:14    124s] Mean displacement: 1.07 um
[06/12 22:24:14    124s] Max displacement: 11.42 um (Instance: ATMP_reg[15]) (57.7085, 70.7535) -> (53.2, 63.84)
[06/12 22:24:14    124s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[06/12 22:24:14    124s] Total instances moved : 1074
[06/12 22:24:14    124s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.150, REAL:0.147, MEM:1262.4M
[06/12 22:24:14    124s] Total net bbox length = 3.340e+04 (1.707e+04 1.634e+04) (ext = 2.973e+04)
[06/12 22:24:14    124s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1262.4MB
[06/12 22:24:14    124s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1262.4MB) @(0:02:05 - 0:02:05).
[06/12 22:24:14    124s] *** Finished refinePlace (0:02:05 mem=1262.4M) ***
[06/12 22:24:14    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17864.1
[06/12 22:24:14    124s] OPERPROF: Finished RefinePlace at level 1, CPU:0.160, REAL:0.157, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1262.4M
[06/12 22:24:14    124s] All LLGs are deleted
[06/12 22:24:14    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1262.4M
[06/12 22:24:14    124s] *** End of Placement (cpu=0:00:07.3, real=0:00:09.0, mem=1262.4M) ***
[06/12 22:24:14    124s] z: 2, totalTracks: 1
[06/12 22:24:14    124s] z: 4, totalTracks: 1
[06/12 22:24:14    124s] z: 6, totalTracks: 1
[06/12 22:24:14    124s] z: 8, totalTracks: 1
[06/12 22:24:14    124s] #spOpts: mergeVia=F 
[06/12 22:24:14    124s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1262.4M
[06/12 22:24:14    124s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:24:14    124s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:1262.4M
[06/12 22:24:14    124s] Fast DP-INIT is on for default
[06/12 22:24:14    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:24:14    124s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.017, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1262.4M
[06/12 22:24:14    124s] default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
[06/12 22:24:14    124s] Density distribution unevenness ratio = 2.759%
[06/12 22:24:14    124s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1262.4M
[06/12 22:24:14    124s] All LLGs are deleted
[06/12 22:24:14    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1262.4M
[06/12 22:24:14    124s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1262.4M
[06/12 22:24:14    124s] *** Free Virtual Timing Model ...(mem=1262.4M)
[06/12 22:24:14    124s] **INFO: Enable pre-place timing setting for timing analysis
[06/12 22:24:14    124s] Set Using Default Delay Limit as 101.
[06/12 22:24:14    124s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/12 22:24:14    124s] Set Default Net Delay as 0 ps.
[06/12 22:24:14    124s] Set Default Net Load as 0 pF. 
[06/12 22:24:14    124s] **INFO: Analyzing IO path groups for slack adjustment
[06/12 22:24:14    124s] Effort level <high> specified for reg2reg_tmp.17864 path_group
[06/12 22:24:14    125s] #################################################################################
[06/12 22:24:14    125s] # Design Stage: PreRoute
[06/12 22:24:14    125s] # Design Name: SUM
[06/12 22:24:14    125s] # Design Mode: 90nm
[06/12 22:24:14    125s] # Analysis Mode: MMMC Non-OCV 
[06/12 22:24:14    125s] # Parasitics Mode: No SPEF/RCDB 
[06/12 22:24:14    125s] # Signoff Settings: SI Off 
[06/12 22:24:14    125s] #################################################################################
[06/12 22:24:14    125s] Calculate delays in Single mode...
[06/12 22:24:14    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1250.8M, InitMEM = 1250.8M)
[06/12 22:24:14    125s] Start delay calculation (fullDC) (1 T). (MEM=1250.84)
[06/12 22:24:14    125s] End AAE Lib Interpolated Model. (MEM=1262.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:24:15    125s] Total number of fetched objects 1719
[06/12 22:24:15    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:24:15    125s] End delay calculation. (MEM=1278.04 CPU=0:00:00.7 REAL=0:00:01.0)
[06/12 22:24:15    125s] End delay calculation (fullDC). (MEM=1278.04 CPU=0:00:00.8 REAL=0:00:01.0)
[06/12 22:24:15    125s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1278.0M) ***
[06/12 22:24:15    125s] **INFO: Disable pre-place timing setting for timing analysis
[06/12 22:24:15    126s] Set Using Default Delay Limit as 1000.
[06/12 22:24:15    126s] Set Default Net Delay as 1000 ps.
[06/12 22:24:15    126s] Set Default Net Load as 0.5 pF. 
[06/12 22:24:15    126s] Info: Disable timing driven in postCTS congRepair.
[06/12 22:24:15    126s] 
[06/12 22:24:15    126s] Starting congRepair ...
[06/12 22:24:15    126s] User Input Parameters:
[06/12 22:24:15    126s] - Congestion Driven    : On
[06/12 22:24:15    126s] - Timing Driven        : Off
[06/12 22:24:15    126s] - Area-Violation Based : On
[06/12 22:24:15    126s] - Start Rollback Level : -5
[06/12 22:24:15    126s] - Legalized            : On
[06/12 22:24:15    126s] - Window Based         : Off
[06/12 22:24:15    126s] - eDen incr mode       : Off
[06/12 22:24:15    126s] - Small incr mode      : Off
[06/12 22:24:15    126s] 
[06/12 22:24:15    126s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1268.5M
[06/12 22:24:15    126s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1268.5M
[06/12 22:24:15    126s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1268.5M
[06/12 22:24:15    126s] Starting Early Global Route congestion estimation: mem = 1268.5M
[06/12 22:24:15    126s] (I)       Started Import and model ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Create place DB ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Import place data ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read instances and placement ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read nets ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Create route DB ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       == Non-default Options ==
[06/12 22:24:15    126s] (I)       Maximum routing layer                              : 10
[06/12 22:24:15    126s] (I)       Number of threads                                  : 1
[06/12 22:24:15    126s] (I)       Use non-blocking free Dbs wires                    : false
[06/12 22:24:15    126s] (I)       Method to set GCell size                           : row
[06/12 22:24:15    126s] (I)       Counted 1063 PG shapes. We will not process PG shapes layer by layer.
[06/12 22:24:15    126s] (I)       Started Import route data ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Use row-based GCell size
[06/12 22:24:15    126s] (I)       Use row-based GCell align
[06/12 22:24:15    126s] (I)       GCell unit size   : 2800
[06/12 22:24:15    126s] (I)       GCell multiplier  : 1
[06/12 22:24:15    126s] (I)       GCell row height  : 2800
[06/12 22:24:15    126s] (I)       Actual row height : 2800
[06/12 22:24:15    126s] (I)       GCell align ref   : 10260 10080
[06/12 22:24:15    126s] [NR-eGR] Track table information for default rule: 
[06/12 22:24:15    126s] [NR-eGR] metal1 has no routable track
[06/12 22:24:15    126s] [NR-eGR] metal2 has single uniform track structure
[06/12 22:24:15    126s] [NR-eGR] metal3 has single uniform track structure
[06/12 22:24:15    126s] [NR-eGR] metal4 has single uniform track structure
[06/12 22:24:15    126s] [NR-eGR] metal5 has single uniform track structure
[06/12 22:24:15    126s] [NR-eGR] metal6 has single uniform track structure
[06/12 22:24:15    126s] [NR-eGR] metal7 has single uniform track structure
[06/12 22:24:15    126s] [NR-eGR] metal8 has single uniform track structure
[06/12 22:24:15    126s] [NR-eGR] metal9 has single uniform track structure
[06/12 22:24:15    126s] [NR-eGR] metal10 has single uniform track structure
[06/12 22:24:15    126s] (I)       ===========================================================================
[06/12 22:24:15    126s] (I)       == Report All Rule Vias ==
[06/12 22:24:15    126s] (I)       ===========================================================================
[06/12 22:24:15    126s] (I)        Via Rule : (Default)
[06/12 22:24:15    126s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/12 22:24:15    126s] (I)       ---------------------------------------------------------------------------
[06/12 22:24:15    126s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/12 22:24:15    126s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/12 22:24:15    126s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/12 22:24:15    126s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/12 22:24:15    126s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/12 22:24:15    126s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/12 22:24:15    126s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/12 22:24:15    126s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/12 22:24:15    126s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/12 22:24:15    126s] (I)       ===========================================================================
[06/12 22:24:15    126s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read routing blockages ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read instance blockages ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read PG blockages ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Read 1720 PG shapes
[06/12 22:24:15    126s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read boundary cut boxes ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] [NR-eGR] #Routing Blockages  : 0
[06/12 22:24:15    126s] [NR-eGR] #Instance Blockages : 0
[06/12 22:24:15    126s] [NR-eGR] #PG Blockages       : 1720
[06/12 22:24:15    126s] [NR-eGR] #Halo Blockages     : 0
[06/12 22:24:15    126s] [NR-eGR] #Boundary Blockages : 0
[06/12 22:24:15    126s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read blackboxes ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/12 22:24:15    126s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read prerouted ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/12 22:24:15    126s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read unlegalized nets ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read nets ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Read numTotalNets=946  numIgnoredNets=0
[06/12 22:24:15    126s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Set up via pillars ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Set up via pillars ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       early_global_route_priority property id does not exist.
[06/12 22:24:15    126s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Model blockages into capacity
[06/12 22:24:15    126s] (I)       Read Num Blocks=1720  Num Prerouted Wires=0  Num CS=0
[06/12 22:24:15    126s] (I)       Started Initialize 3D capacity ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Layer 1 (V) : #blockages 196 : #preroutes 0
[06/12 22:24:15    126s] (I)       Layer 2 (H) : #blockages 196 : #preroutes 0
[06/12 22:24:15    126s] (I)       Layer 3 (V) : #blockages 196 : #preroutes 0
[06/12 22:24:15    126s] (I)       Layer 4 (H) : #blockages 196 : #preroutes 0
[06/12 22:24:15    126s] (I)       Layer 5 (V) : #blockages 196 : #preroutes 0
[06/12 22:24:15    126s] (I)       Layer 6 (H) : #blockages 196 : #preroutes 0
[06/12 22:24:15    126s] (I)       Layer 7 (V) : #blockages 196 : #preroutes 0
[06/12 22:24:15    126s] (I)       Layer 8 (H) : #blockages 220 : #preroutes 0
[06/12 22:24:15    126s] (I)       Layer 9 (V) : #blockages 128 : #preroutes 0
[06/12 22:24:15    126s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       -- layer congestion ratio --
[06/12 22:24:15    126s] (I)       Layer 1 : 0.100000
[06/12 22:24:15    126s] (I)       Layer 2 : 0.700000
[06/12 22:24:15    126s] (I)       Layer 3 : 0.700000
[06/12 22:24:15    126s] (I)       Layer 4 : 0.700000
[06/12 22:24:15    126s] (I)       Layer 5 : 0.700000
[06/12 22:24:15    126s] (I)       Layer 6 : 0.700000
[06/12 22:24:15    126s] (I)       Layer 7 : 0.700000
[06/12 22:24:15    126s] (I)       Layer 8 : 0.700000
[06/12 22:24:15    126s] (I)       Layer 9 : 0.700000
[06/12 22:24:15    126s] (I)       Layer 10 : 0.700000
[06/12 22:24:15    126s] (I)       ----------------------------
[06/12 22:24:15    126s] (I)       Number of ignored nets                =      0
[06/12 22:24:15    126s] (I)       Number of connected nets              =      0
[06/12 22:24:15    126s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/12 22:24:15    126s] (I)       Number of clock nets                  =      1.  Ignored: No
[06/12 22:24:15    126s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/12 22:24:15    126s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/12 22:24:15    126s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/12 22:24:15    126s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/12 22:24:15    126s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/12 22:24:15    126s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/12 22:24:15    126s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/12 22:24:15    126s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Read aux data ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Others data preparation ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/12 22:24:15    126s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Create route kernel ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Ndr track 0 does not exist
[06/12 22:24:15    126s] (I)       ---------------------Grid Graph Info--------------------
[06/12 22:24:15    126s] (I)       Routing area        : (0, 0) - (160740, 154560)
[06/12 22:24:15    126s] (I)       Core area           : (10260, 10080) - (150480, 144480)
[06/12 22:24:15    126s] (I)       Site width          :   380  (dbu)
[06/12 22:24:15    126s] (I)       Row height          :  2800  (dbu)
[06/12 22:24:15    126s] (I)       GCell row height    :  2800  (dbu)
[06/12 22:24:15    126s] (I)       GCell width         :  2800  (dbu)
[06/12 22:24:15    126s] (I)       GCell height        :  2800  (dbu)
[06/12 22:24:15    126s] (I)       Grid                :    57    55    10
[06/12 22:24:15    126s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/12 22:24:15    126s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/12 22:24:15    126s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/12 22:24:15    126s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/12 22:24:15    126s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/12 22:24:15    126s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/12 22:24:15    126s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/12 22:24:15    126s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/12 22:24:15    126s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/12 22:24:15    126s] (I)       Total num of tracks :     0   423   552   287   275   287    91    95    47    47
[06/12 22:24:15    126s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/12 22:24:15    126s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/12 22:24:15    126s] (I)       --------------------------------------------------------
[06/12 22:24:15    126s] 
[06/12 22:24:15    126s] [NR-eGR] ============ Routing rule table ============
[06/12 22:24:15    126s] [NR-eGR] Rule id: 0  Nets: 946 
[06/12 22:24:15    126s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/12 22:24:15    126s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/12 22:24:15    126s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:24:15    126s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:24:15    126s] [NR-eGR] ========================================
[06/12 22:24:15    126s] [NR-eGR] 
[06/12 22:24:15    126s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer2 : = 980 / 23265 (4.21%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer3 : = 246 / 31464 (0.78%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer4 : = 832 / 15785 (5.27%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer5 : = 296 / 15675 (1.89%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer6 : = 832 / 15785 (5.27%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer7 : = 408 / 5187 (7.87%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer8 : = 392 / 5225 (7.50%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer9 : = 527 / 2679 (19.67%)
[06/12 22:24:15    126s] (I)       blocked tracks on layer10 : = 710 / 2585 (27.47%)
[06/12 22:24:15    126s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Reset routing kernel
[06/12 22:24:15    126s] (I)       Started Global Routing ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Initialization ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       totalPins=3173  totalGlobalPin=3112 (98.08%)
[06/12 22:24:15    126s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Net group 1 ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Generate topology ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       total 2D Cap : 114180 = (53665 H, 60515 V)
[06/12 22:24:15    126s] [NR-eGR] Layer group 1: route 946 net(s) in layer range [2, 10]
[06/12 22:24:15    126s] (I)       
[06/12 22:24:15    126s] (I)       ============  Phase 1a Route ============
[06/12 22:24:15    126s] (I)       Started Phase 1a ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Pattern routing ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Usage: 3698 = (1855 H, 1843 V) = (3.46% H, 3.05% V) = (2.597e+03um H, 2.580e+03um V)
[06/12 22:24:15    126s] (I)       Started Add via demand to 2D ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       
[06/12 22:24:15    126s] (I)       ============  Phase 1b Route ============
[06/12 22:24:15    126s] (I)       Started Phase 1b ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Usage: 3698 = (1855 H, 1843 V) = (3.46% H, 3.05% V) = (2.597e+03um H, 2.580e+03um V)
[06/12 22:24:15    126s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.177200e+03um
[06/12 22:24:15    126s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       
[06/12 22:24:15    126s] (I)       ============  Phase 1c Route ============
[06/12 22:24:15    126s] (I)       Started Phase 1c ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Usage: 3698 = (1855 H, 1843 V) = (3.46% H, 3.05% V) = (2.597e+03um H, 2.580e+03um V)
[06/12 22:24:15    126s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       
[06/12 22:24:15    126s] (I)       ============  Phase 1d Route ============
[06/12 22:24:15    126s] (I)       Started Phase 1d ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Usage: 3698 = (1855 H, 1843 V) = (3.46% H, 3.05% V) = (2.597e+03um H, 2.580e+03um V)
[06/12 22:24:15    126s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       
[06/12 22:24:15    126s] (I)       ============  Phase 1e Route ============
[06/12 22:24:15    126s] (I)       Started Phase 1e ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Route legalization ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Usage: 3698 = (1855 H, 1843 V) = (3.46% H, 3.05% V) = (2.597e+03um H, 2.580e+03um V)
[06/12 22:24:15    126s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.177200e+03um
[06/12 22:24:15    126s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       
[06/12 22:24:15    126s] (I)       ============  Phase 1l Route ============
[06/12 22:24:15    126s] (I)       Started Phase 1l ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Started Layer assignment (1T) ( Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1268.53 MB )
[06/12 22:24:15    126s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Started Clean cong LA ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/12 22:24:15    126s] (I)       Layer  2:      22548      2678         0           0       22680    ( 0.00%) 
[06/12 22:24:15    126s] (I)       Layer  3:      30701      2137         0           0       30800    ( 0.00%) 
[06/12 22:24:15    126s] (I)       Layer  4:      15223       535         0           0       15390    ( 0.00%) 
[06/12 22:24:15    126s] (I)       Layer  5:      15174         0         0           0       15400    ( 0.00%) 
[06/12 22:24:15    126s] (I)       Layer  6:      15157         0         0           0       15390    ( 0.00%) 
[06/12 22:24:15    126s] (I)       Layer  7:       4825         0         0         110        5023    ( 2.14%) 
[06/12 22:24:15    126s] (I)       Layer  8:       4738         0         0         326        4803    ( 6.36%) 
[06/12 22:24:15    126s] (I)       Layer  9:       2152         0         0         810        1884    (30.07%) 
[06/12 22:24:15    126s] (I)       Layer 10:       1843         0         0        1026        1538    (40.02%) 
[06/12 22:24:15    126s] (I)       Total:        112361      5350         0        2272      112908    ( 1.97%) 
[06/12 22:24:15    126s] (I)       
[06/12 22:24:15    126s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/12 22:24:15    126s] [NR-eGR]                        OverCon            
[06/12 22:24:15    126s] [NR-eGR]                         #Gcell     %Gcell
[06/12 22:24:15    126s] [NR-eGR]       Layer                (0)    OverCon 
[06/12 22:24:15    126s] [NR-eGR] ----------------------------------------------
[06/12 22:24:15    126s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR] ----------------------------------------------
[06/12 22:24:15    126s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/12 22:24:15    126s] [NR-eGR] 
[06/12 22:24:15    126s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Started Export 3D cong map ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       total 2D Cap : 114472 = (53793 H, 60679 V)
[06/12 22:24:15    126s] (I)       Started Export 2D cong map ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/12 22:24:15    126s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/12 22:24:15    126s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1276.5M
[06/12 22:24:15    126s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.061, MEM:1276.5M
[06/12 22:24:15    126s] OPERPROF: Starting HotSpotCal at level 1, MEM:1276.5M
[06/12 22:24:15    126s] [hotspot] +------------+---------------+---------------+
[06/12 22:24:15    126s] [hotspot] |            |   max hotspot | total hotspot |
[06/12 22:24:15    126s] [hotspot] +------------+---------------+---------------+
[06/12 22:24:15    126s] [hotspot] | normalized |          0.00 |          0.00 |
[06/12 22:24:15    126s] [hotspot] +------------+---------------+---------------+
[06/12 22:24:15    126s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/12 22:24:15    126s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/12 22:24:15    126s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1276.5M
[06/12 22:24:15    126s] Skipped repairing congestion.
[06/12 22:24:15    126s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1276.5M
[06/12 22:24:15    126s] Starting Early Global Route wiring: mem = 1276.5M
[06/12 22:24:15    126s] (I)       Started Free existing wires ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       ============= Track Assignment ============
[06/12 22:24:15    126s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Started Track Assignment (1T) ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/12 22:24:15    126s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Run Multi-thread track assignment
[06/12 22:24:15    126s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Started Export ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Started Export DB wires ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Started Export all nets ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Started Set wire vias ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:24:15    126s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3173
[06/12 22:24:15    126s] [NR-eGR] metal2  (2V) length: 2.297760e+03um, number of vias: 3908
[06/12 22:24:15    126s] [NR-eGR] metal3  (3H) length: 2.672560e+03um, number of vias: 833
[06/12 22:24:15    126s] [NR-eGR] metal4  (4V) length: 6.971150e+02um, number of vias: 0
[06/12 22:24:15    126s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[06/12 22:24:15    126s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[06/12 22:24:15    126s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/12 22:24:15    126s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/12 22:24:15    126s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/12 22:24:15    126s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/12 22:24:15    126s] [NR-eGR] Total length: 5.667435e+03um, number of vias: 7914
[06/12 22:24:15    126s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:24:15    126s] [NR-eGR] Total eGR-routed clock nets wire length: 9.852200e+02um 
[06/12 22:24:15    126s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:24:15    126s] (I)       Started Update net boxes ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Started Update timing ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Started Postprocess design ( Curr Mem: 1276.53 MB )
[06/12 22:24:15    126s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1220.53 MB )
[06/12 22:24:15    126s] Early Global Route wiring runtime: 0.05 seconds, mem = 1220.5M
[06/12 22:24:15    126s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.052, MEM:1220.5M
[06/12 22:24:15    126s] Tdgp not successfully inited but do clear! skip clearing
[06/12 22:24:15    126s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[06/12 22:24:15    126s] *** Finishing placeDesign default flow ***
[06/12 22:24:15    126s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 1220.5M **
[06/12 22:24:15    126s] Tdgp not successfully inited but do clear! skip clearing
[06/12 22:24:15    126s] 
[06/12 22:24:15    126s] *** Summary of all messages that are not suppressed in this session:
[06/12 22:24:15    126s] Severity  ID               Count  Summary                                  
[06/12 22:24:15    126s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/12 22:24:15    126s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/12 22:24:15    126s] *** Message Summary: 3 warning(s), 0 error(s)
[06/12 22:24:15    126s] 
[06/12 22:26:17    151s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/12 22:26:17    151s] <CMD> setPinAssignMode -pinEditInBatch true
[06/12 22:26:17    151s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{A[0]} {A[1]} {A[2]} {A[3]} {A[4]} {A[5]} {A[6]} {A[7]} {A[8]} {A[9]} {A[10]} {A[11]} {A[12]} {A[13]} {A[14]} {A[15]} {A[16]} {A[17]} {A[18]} {A[19]} {A[20]} {A[21]} {A[22]} {A[23]} {A[24]} {A[25]} {A[26]} {A[27]} {A[28]} {A[29]} {A[30]} {A[31]} {A[32]} {A[33]} {A[34]} {A[35]} {A[36]} {A[37]} {A[38]} {A[39]} {A[40]} {A[41]} {A[42]} {A[43]} {A[44]} {A[45]} {A[46]} {A[47]} {A[48]} {A[49]} {A[50]} {A[51]} {A[52]} {A[53]} {A[54]} {A[55]} {A[56]} {A[57]} {A[58]} {A[59]} {A[60]} {A[61]} {A[62]} {A[63]} {A[64]} {A[65]} {A[66]} {A[67]} {A[68]} {A[69]} {A[70]} {A[71]} {A[72]} {A[73]} {A[74]} {A[75]} {A[76]} {A[77]} {A[78]} {A[79]} {A[80]} {A[81]} {A[82]} {A[83]} {A[84]} {A[85]} {A[86]} {A[87]} {A[88]} {A[89]} {A[90]} {A[91]} {A[92]} {A[93]} {A[94]} {A[95]} {A[96]} {A[97]} {A[98]} {A[99]} {A[100]} {A[101]} {A[102]} {A[103]} {A[104]} {A[105]} {A[106]} {A[107]} {A[108]} {A[109]} {A[110]} {A[111]} {A[112]} {A[113]} {A[114]} {A[115]} {A[116]} {A[117]} {A[118]} {A[119]} {A[120]} {A[121]} {A[122]} {A[123]} {A[124]} {A[125]} {A[126]} {A[127]}}
[06/12 22:26:17    151s] Successfully spread [128] pins.
[06/12 22:26:17    151s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1224.4M).
[06/12 22:26:17    151s] <CMD> setPinAssignMode -pinEditInBatch false
[06/12 22:26:40    156s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/12 22:26:40    156s] <CMD> setPinAssignMode -pinEditInBatch true
[06/12 22:26:40    156s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{B[0]} {B[1]} {B[2]} {B[3]} {B[4]} {B[5]} {B[6]} {B[7]} {B[8]} {B[9]} {B[10]} {B[11]} {B[12]} {B[13]} {B[14]} {B[15]} {B[16]} {B[17]} {B[18]} {B[19]} {B[20]} {B[21]} {B[22]} {B[23]} {B[24]} {B[25]} {B[26]} {B[27]} {B[28]} {B[29]} {B[30]} {B[31]} {B[32]} {B[33]} {B[34]} {B[35]} {B[36]} {B[37]} {B[38]} {B[39]} {B[40]} {B[41]} {B[42]} {B[43]} {B[44]} {B[45]} {B[46]} {B[47]} {B[48]} {B[49]} {B[50]} {B[51]} {B[52]} {B[53]} {B[54]} {B[55]} {B[56]} {B[57]} {B[58]} {B[59]} {B[60]} {B[61]} {B[62]} {B[63]} {B[64]} {B[65]} {B[66]} {B[67]} {B[68]} {B[69]} {B[70]} {B[71]} {B[72]} {B[73]} {B[74]} {B[75]} {B[76]} {B[77]} {B[78]} {B[79]} {B[80]} {B[81]} {B[82]} {B[83]} {B[84]} {B[85]} {B[86]} {B[87]} {B[88]} {B[89]} {B[90]} {B[91]} {B[92]} {B[93]} {B[94]} {B[95]} {B[96]} {B[97]} {B[98]} {B[99]} {B[100]} {B[101]} {B[102]} {B[103]} {B[104]} {B[105]} {B[106]} {B[107]} {B[108]} {B[109]} {B[110]} {B[111]} {B[112]} {B[113]} {B[114]} {B[115]} {B[116]} {B[117]} {B[118]} {B[119]} {B[120]} {B[121]} {B[122]} {B[123]} {B[124]} {B[125]} {B[126]} {B[127]}}
[06/12 22:26:40    156s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[06/12 22:26:40    156s] Successfully spread [128] pins.
[06/12 22:26:40    156s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1221.4M).
[06/12 22:26:40    156s] <CMD> setPinAssignMode -pinEditInBatch false
[06/12 22:26:57    161s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/12 22:26:57    161s] <CMD> setPinAssignMode -pinEditInBatch true
[06/12 22:26:57    161s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{S[0]} {S[1]} {S[2]} {S[3]} {S[4]} {S[5]} {S[6]} {S[7]} {S[8]} {S[9]} {S[10]} {S[11]} {S[12]} {S[13]} {S[14]} {S[15]} {S[16]} {S[17]} {S[18]} {S[19]} {S[20]} {S[21]} {S[22]} {S[23]} {S[24]} {S[25]} {S[26]} {S[27]} {S[28]} {S[29]} {S[30]} {S[31]} {S[32]} {S[33]} {S[34]} {S[35]} {S[36]} {S[37]} {S[38]} {S[39]} {S[40]} {S[41]} {S[42]} {S[43]} {S[44]} {S[45]} {S[46]} {S[47]} {S[48]} {S[49]} {S[50]} {S[51]} {S[52]} {S[53]} {S[54]} {S[55]} {S[56]} {S[57]} {S[58]} {S[59]} {S[60]} {S[61]} {S[62]} {S[63]} {S[64]} {S[65]} {S[66]} {S[67]} {S[68]} {S[69]} {S[70]} {S[71]} {S[72]} {S[73]} {S[74]} {S[75]} {S[76]} {S[77]} {S[78]} {S[79]} {S[80]} {S[81]} {S[82]} {S[83]} {S[84]} {S[85]} {S[86]} {S[87]} {S[88]} {S[89]} {S[90]} {S[91]} {S[92]} {S[93]} {S[94]} {S[95]} {S[96]} {S[97]} {S[98]} {S[99]} {S[100]} {S[101]} {S[102]} {S[103]} {S[104]} {S[105]} {S[106]} {S[107]} {S[108]} {S[109]} {S[110]} {S[111]} {S[112]} {S[113]} {S[114]} {S[115]} {S[116]} {S[117]} {S[118]} {S[119]} {S[120]} {S[121]} {S[122]} {S[123]} {S[124]} {S[125]} {S[126]} {S[127]}}
[06/12 22:26:57    161s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[06/12 22:26:57    161s] Successfully spread [128] pins.
[06/12 22:26:57    161s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1223.3M).
[06/12 22:26:57    161s] <CMD> setPinAssignMode -pinEditInBatch false
[06/12 22:27:11    164s] **ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
[06/12 22:27:31    169s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/12 22:27:31    169s] <CMD> setPinAssignMode -pinEditInBatch true
[06/12 22:27:31    169s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin Ci
[06/12 22:27:31    169s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[06/12 22:27:31    169s] Successfully spread [1] pins.
[06/12 22:27:31    169s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1223.2M).
[06/12 22:27:31    169s] <CMD> setPinAssignMode -pinEditInBatch false
[06/12 22:27:47    173s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/12 22:27:47    173s] <CMD> setPinAssignMode -pinEditInBatch true
[06/12 22:27:47    173s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin {CLK Co RST}
[06/12 22:27:47    173s] ### import design signature (8): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[06/12 22:27:47    173s] Successfully spread [3] pins.
[06/12 22:27:47    173s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1223.2M).
[06/12 22:27:47    173s] <CMD> setPinAssignMode -pinEditInBatch false
[06/12 22:27:51    174s] <CMD> zoomBox -0.27600 -3.35200 80.79800 68.90500
[06/12 22:27:51    174s] <CMD> zoomBox 5.86900 -2.91650 74.78200 58.50200
[06/12 22:27:51    174s] <CMD> zoomBox 19.30600 -1.96500 61.62750 35.75400
[06/12 22:27:52    175s] <CMD> zoomBox 29.52750 -0.99500 51.62000 18.69500
[06/12 22:27:52    175s] <CMD> zoomBox 34.89150 -0.33450 46.42400 9.94400
[06/12 22:27:53    175s] <CMD> zoomBox 25.21550 -2.70950 55.79550 24.54500
[06/12 22:27:54    175s] <CMD> zoomBox 10.99150 -6.35000 69.57400 45.86150
[06/12 22:27:55    175s] <CMD> zoomBox -16.25800 -13.39400 95.96900 86.62800
[06/12 22:27:55    175s] <CMD> zoomBox -52.07750 -22.65300 130.66600 140.21650
[06/12 22:27:56    176s] <CMD> zoomBox -16.25850 -13.39450 95.96900 86.62800
[06/12 22:27:56    176s] <CMD> zoomBox 10.99050 -6.35100 69.57400 45.86150
[06/12 22:27:57    176s] <CMD> zoomBox 5.73900 -7.70850 74.66100 53.71800
[06/12 22:27:58    176s] <CMD> zoomBox -7.70800 -11.18450 87.68600 73.83500
[06/12 22:27:58    176s] <CMD> zoomBox -16.25900 -13.39500 95.96900 86.62800
[06/12 22:28:29    183s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/12 22:28:29    183s] <CMD> optDesign -postCTS
[06/12 22:28:29    183s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 992.3M, totSessionCpu=0:03:03 **
[06/12 22:28:29    183s] **INFO: User settings:
[06/12 22:28:29    183s] setExtractRCMode -engine                    preRoute
[06/12 22:28:29    183s] setDelayCalMode -engine                     aae
[06/12 22:28:29    183s] setDelayCalMode -ignoreNetLoad              false
[06/12 22:28:29    183s] setOptMode -fixCap                          true
[06/12 22:28:29    183s] setOptMode -fixFanoutLoad                   false
[06/12 22:28:29    183s] setOptMode -fixTran                         true
[06/12 22:28:29    183s] setPlaceMode -place_design_floorplan_mode   false
[06/12 22:28:29    183s] setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
[06/12 22:28:29    183s] setAnalysisMode -analysisType               single
[06/12 22:28:29    183s] setAnalysisMode -clkSrcPath                 true
[06/12 22:28:29    183s] setAnalysisMode -clockPropagation           sdcControl
[06/12 22:28:29    183s] setAnalysisMode -virtualIPO                 false
[06/12 22:28:29    183s] 
[06/12 22:28:29    183s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/12 22:28:29    183s] Need call spDPlaceInit before registerPrioInstLoc.
[06/12 22:28:29    183s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:29    183s] GigaOpt running with 1 threads.
[06/12 22:28:29    183s] Info: 1 threads available for lower-level modules during optimization.
[06/12 22:28:29    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:1227.1M
[06/12 22:28:29    183s] z: 2, totalTracks: 1
[06/12 22:28:29    183s] z: 4, totalTracks: 1
[06/12 22:28:29    183s] z: 6, totalTracks: 1
[06/12 22:28:29    183s] z: 8, totalTracks: 1
[06/12 22:28:29    183s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1227.1M
[06/12 22:28:29    183s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1227.1M
[06/12 22:28:29    183s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:28:29    183s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1227.1M
[06/12 22:28:29    183s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:1251.1M
[06/12 22:28:29    183s] Fast DP-INIT is on for default
[06/12 22:28:29    183s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:28:29    183s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1251.1M
[06/12 22:28:29    183s] OPERPROF:     Starting CMU at level 3, MEM:1251.1M
[06/12 22:28:29    183s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1251.1M
[06/12 22:28:29    183s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1251.1M
[06/12 22:28:29    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1251.1MB).
[06/12 22:28:29    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1251.1M
[06/12 22:28:29    183s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1251.1M
[06/12 22:28:29    183s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1251.1M
[06/12 22:28:29    183s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:29    183s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:29    183s] LayerId::1 widthSet size::4
[06/12 22:28:29    183s] LayerId::2 widthSet size::4
[06/12 22:28:29    183s] LayerId::3 widthSet size::4
[06/12 22:28:29    183s] LayerId::4 widthSet size::4
[06/12 22:28:29    183s] LayerId::5 widthSet size::4
[06/12 22:28:29    183s] LayerId::6 widthSet size::4
[06/12 22:28:29    183s] LayerId::7 widthSet size::4
[06/12 22:28:29    183s] LayerId::8 widthSet size::4
[06/12 22:28:29    183s] LayerId::9 widthSet size::4
[06/12 22:28:29    183s] LayerId::10 widthSet size::3
[06/12 22:28:29    183s] Updating RC grid for preRoute extraction ...
[06/12 22:28:29    183s] Initializing multi-corner capacitance tables ... 
[06/12 22:28:29    183s] Initializing multi-corner resistance tables ...
[06/12 22:28:29    183s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:29    183s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:29    183s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268278 ; uaWl: 1.000000 ; uaWlH: 0.123004 ; aWlH: 0.000000 ; Pmax: 0.820600 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[06/12 22:28:29    183s] 
[06/12 22:28:29    183s] Creating Lib Analyzer ...
[06/12 22:28:29    183s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:29    183s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:28:29    183s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:28:29    183s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:28:29    183s] 
[06/12 22:28:29    183s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:30    183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=1257.1M
[06/12 22:28:30    183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=1257.1M
[06/12 22:28:30    183s] Creating Lib Analyzer, finished. 
[06/12 22:28:30    183s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/12 22:28:30    183s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/12 22:28:30    183s] Effort level <high> specified for reg2reg path_group
[06/12 22:28:30    184s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1013.9M, totSessionCpu=0:03:04 **
[06/12 22:28:30    184s] *** optDesign -postCTS ***
[06/12 22:28:30    184s] DRC Margin: user margin 0.0; extra margin 0.2
[06/12 22:28:30    184s] Hold Target Slack: user slack 0
[06/12 22:28:30    184s] Setup Target Slack: user slack 0; extra slack 0.0
[06/12 22:28:30    184s] setUsefulSkewMode -ecoRoute false
[06/12 22:28:30    184s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/12 22:28:30    184s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1259.1M
[06/12 22:28:30    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1259.1M
[06/12 22:28:30    184s] Multi-VT timing optimization disabled based on library information.
[06/12 22:28:30    184s] Deleting Cell Server ...
[06/12 22:28:30    184s] Deleting Lib Analyzer.
[06/12 22:28:30    184s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:28:30    184s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:28:30    184s] Summary for sequential cells identification: 
[06/12 22:28:30    184s]   Identified SBFF number: 16
[06/12 22:28:30    184s]   Identified MBFF number: 0
[06/12 22:28:30    184s]   Identified SB Latch number: 0
[06/12 22:28:30    184s]   Identified MB Latch number: 0
[06/12 22:28:30    184s]   Not identified SBFF number: 0
[06/12 22:28:30    184s]   Not identified MBFF number: 0
[06/12 22:28:30    184s]   Not identified SB Latch number: 0
[06/12 22:28:30    184s]   Not identified MB Latch number: 0
[06/12 22:28:30    184s]   Number of sequential cells which are not FFs: 13
[06/12 22:28:30    184s]  Visiting view : default
[06/12 22:28:30    184s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:28:30    184s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:28:30    184s]  Visiting view : default
[06/12 22:28:30    184s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:28:30    184s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:28:30    184s]  Setting StdDelay to 10.10
[06/12 22:28:30    184s] Creating Cell Server, finished. 
[06/12 22:28:30    184s] 
[06/12 22:28:30    184s] Deleting Cell Server ...
[06/12 22:28:30    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:30    184s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1259.1M
[06/12 22:28:30    184s] All LLGs are deleted
[06/12 22:28:30    184s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1259.1M
[06/12 22:28:30    184s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1259.1M
[06/12 22:28:30    184s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1259.1M
[06/12 22:28:30    184s] Start to check current routing status for nets...
[06/12 22:28:30    184s] Net A[0] is not routed.
[06/12 22:28:30    184s] All nets will be re-routed.
[06/12 22:28:30    184s] End to check current routing status for nets (mem=1259.1M)
[06/12 22:28:30    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:30    184s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1259.1M
[06/12 22:28:30    184s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:31    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=1259.1M
[06/12 22:28:31    184s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Import and model ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Create place DB ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Import place data ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read instances and placement ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read nets ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Create route DB ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       == Non-default Options ==
[06/12 22:28:31    184s] (I)       Maximum routing layer                              : 10
[06/12 22:28:31    184s] (I)       Number of threads                                  : 1
[06/12 22:28:31    184s] (I)       Method to set GCell size                           : row
[06/12 22:28:31    184s] (I)       Counted 1063 PG shapes. We will not process PG shapes layer by layer.
[06/12 22:28:31    184s] (I)       Started Import route data ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Use row-based GCell size
[06/12 22:28:31    184s] (I)       Use row-based GCell align
[06/12 22:28:31    184s] (I)       GCell unit size   : 2800
[06/12 22:28:31    184s] (I)       GCell multiplier  : 1
[06/12 22:28:31    184s] (I)       GCell row height  : 2800
[06/12 22:28:31    184s] (I)       Actual row height : 2800
[06/12 22:28:31    184s] (I)       GCell align ref   : 10260 10080
[06/12 22:28:31    184s] [NR-eGR] Track table information for default rule: 
[06/12 22:28:31    184s] [NR-eGR] metal1 has no routable track
[06/12 22:28:31    184s] [NR-eGR] metal2 has single uniform track structure
[06/12 22:28:31    184s] [NR-eGR] metal3 has single uniform track structure
[06/12 22:28:31    184s] [NR-eGR] metal4 has single uniform track structure
[06/12 22:28:31    184s] [NR-eGR] metal5 has single uniform track structure
[06/12 22:28:31    184s] [NR-eGR] metal6 has single uniform track structure
[06/12 22:28:31    184s] [NR-eGR] metal7 has single uniform track structure
[06/12 22:28:31    184s] [NR-eGR] metal8 has single uniform track structure
[06/12 22:28:31    184s] [NR-eGR] metal9 has single uniform track structure
[06/12 22:28:31    184s] [NR-eGR] metal10 has single uniform track structure
[06/12 22:28:31    184s] (I)       ===========================================================================
[06/12 22:28:31    184s] (I)       == Report All Rule Vias ==
[06/12 22:28:31    184s] (I)       ===========================================================================
[06/12 22:28:31    184s] (I)        Via Rule : (Default)
[06/12 22:28:31    184s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/12 22:28:31    184s] (I)       ---------------------------------------------------------------------------
[06/12 22:28:31    184s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/12 22:28:31    184s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/12 22:28:31    184s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/12 22:28:31    184s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/12 22:28:31    184s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/12 22:28:31    184s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/12 22:28:31    184s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/12 22:28:31    184s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/12 22:28:31    184s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/12 22:28:31    184s] (I)       ===========================================================================
[06/12 22:28:31    184s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read routing blockages ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read instance blockages ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read PG blockages ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Read 1720 PG shapes
[06/12 22:28:31    184s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read boundary cut boxes ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] #Routing Blockages  : 0
[06/12 22:28:31    184s] [NR-eGR] #Instance Blockages : 0
[06/12 22:28:31    184s] [NR-eGR] #PG Blockages       : 1720
[06/12 22:28:31    184s] [NR-eGR] #Halo Blockages     : 0
[06/12 22:28:31    184s] [NR-eGR] #Boundary Blockages : 0
[06/12 22:28:31    184s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read blackboxes ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/12 22:28:31    184s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read prerouted ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/12 22:28:31    184s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read unlegalized nets ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read nets ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Read numTotalNets=1333  numIgnoredNets=0
[06/12 22:28:31    184s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Set up via pillars ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       early_global_route_priority property id does not exist.
[06/12 22:28:31    184s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Model blockages into capacity
[06/12 22:28:31    184s] (I)       Read Num Blocks=1720  Num Prerouted Wires=0  Num CS=0
[06/12 22:28:31    184s] (I)       Started Initialize 3D capacity ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Layer 1 (V) : #blockages 196 : #preroutes 0
[06/12 22:28:31    184s] (I)       Layer 2 (H) : #blockages 196 : #preroutes 0
[06/12 22:28:31    184s] (I)       Layer 3 (V) : #blockages 196 : #preroutes 0
[06/12 22:28:31    184s] (I)       Layer 4 (H) : #blockages 196 : #preroutes 0
[06/12 22:28:31    184s] (I)       Layer 5 (V) : #blockages 196 : #preroutes 0
[06/12 22:28:31    184s] (I)       Layer 6 (H) : #blockages 196 : #preroutes 0
[06/12 22:28:31    184s] (I)       Layer 7 (V) : #blockages 196 : #preroutes 0
[06/12 22:28:31    184s] (I)       Layer 8 (H) : #blockages 220 : #preroutes 0
[06/12 22:28:31    184s] (I)       Layer 9 (V) : #blockages 128 : #preroutes 0
[06/12 22:28:31    184s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       -- layer congestion ratio --
[06/12 22:28:31    184s] (I)       Layer 1 : 0.100000
[06/12 22:28:31    184s] (I)       Layer 2 : 0.700000
[06/12 22:28:31    184s] (I)       Layer 3 : 0.700000
[06/12 22:28:31    184s] (I)       Layer 4 : 0.700000
[06/12 22:28:31    184s] (I)       Layer 5 : 0.700000
[06/12 22:28:31    184s] (I)       Layer 6 : 0.700000
[06/12 22:28:31    184s] (I)       Layer 7 : 0.700000
[06/12 22:28:31    184s] (I)       Layer 8 : 0.700000
[06/12 22:28:31    184s] (I)       Layer 9 : 0.700000
[06/12 22:28:31    184s] (I)       Layer 10 : 0.700000
[06/12 22:28:31    184s] (I)       ----------------------------
[06/12 22:28:31    184s] (I)       Number of ignored nets                =      0
[06/12 22:28:31    184s] (I)       Number of connected nets              =      0
[06/12 22:28:31    184s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/12 22:28:31    184s] (I)       Number of clock nets                  =      1.  Ignored: No
[06/12 22:28:31    184s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/12 22:28:31    184s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/12 22:28:31    184s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/12 22:28:31    184s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/12 22:28:31    184s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/12 22:28:31    184s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/12 22:28:31    184s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/12 22:28:31    184s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Read aux data ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Others data preparation ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/12 22:28:31    184s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Create route kernel ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Ndr track 0 does not exist
[06/12 22:28:31    184s] (I)       ---------------------Grid Graph Info--------------------
[06/12 22:28:31    184s] (I)       Routing area        : (0, 0) - (160740, 154560)
[06/12 22:28:31    184s] (I)       Core area           : (10260, 10080) - (150480, 144480)
[06/12 22:28:31    184s] (I)       Site width          :   380  (dbu)
[06/12 22:28:31    184s] (I)       Row height          :  2800  (dbu)
[06/12 22:28:31    184s] (I)       GCell row height    :  2800  (dbu)
[06/12 22:28:31    184s] (I)       GCell width         :  2800  (dbu)
[06/12 22:28:31    184s] (I)       GCell height        :  2800  (dbu)
[06/12 22:28:31    184s] (I)       Grid                :    57    55    10
[06/12 22:28:31    184s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/12 22:28:31    184s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/12 22:28:31    184s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/12 22:28:31    184s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/12 22:28:31    184s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/12 22:28:31    184s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/12 22:28:31    184s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/12 22:28:31    184s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/12 22:28:31    184s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/12 22:28:31    184s] (I)       Total num of tracks :     0   423   552   287   275   287    91    95    47    47
[06/12 22:28:31    184s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/12 22:28:31    184s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/12 22:28:31    184s] (I)       --------------------------------------------------------
[06/12 22:28:31    184s] 
[06/12 22:28:31    184s] [NR-eGR] ============ Routing rule table ============
[06/12 22:28:31    184s] [NR-eGR] Rule id: 0  Nets: 1333 
[06/12 22:28:31    184s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/12 22:28:31    184s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/12 22:28:31    184s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:28:31    184s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:28:31    184s] [NR-eGR] ========================================
[06/12 22:28:31    184s] [NR-eGR] 
[06/12 22:28:31    184s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer2 : = 980 / 23265 (4.21%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer3 : = 246 / 31464 (0.78%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer4 : = 832 / 15785 (5.27%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer5 : = 296 / 15675 (1.89%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer6 : = 832 / 15785 (5.27%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer7 : = 408 / 5187 (7.87%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer8 : = 392 / 5225 (7.50%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer9 : = 527 / 2679 (19.67%)
[06/12 22:28:31    184s] (I)       blocked tracks on layer10 : = 710 / 2585 (27.47%)
[06/12 22:28:31    184s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Reset routing kernel
[06/12 22:28:31    184s] (I)       Started Global Routing ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Initialization ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       totalPins=3948  totalGlobalPin=3887 (98.45%)
[06/12 22:28:31    184s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Net group 1 ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Generate topology ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       total 2D Cap : 114180 = (53665 H, 60515 V)
[06/12 22:28:31    184s] [NR-eGR] Layer group 1: route 1333 net(s) in layer range [2, 10]
[06/12 22:28:31    184s] (I)       
[06/12 22:28:31    184s] (I)       ============  Phase 1a Route ============
[06/12 22:28:31    184s] (I)       Started Phase 1a ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Pattern routing ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Usage: 21729 = (11638 H, 10091 V) = (21.69% H, 16.68% V) = (1.629e+04um H, 1.413e+04um V)
[06/12 22:28:31    184s] (I)       Started Add via demand to 2D ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       
[06/12 22:28:31    184s] (I)       ============  Phase 1b Route ============
[06/12 22:28:31    184s] (I)       Started Phase 1b ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Usage: 21729 = (11638 H, 10091 V) = (21.69% H, 16.68% V) = (1.629e+04um H, 1.413e+04um V)
[06/12 22:28:31    184s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.042060e+04um
[06/12 22:28:31    184s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       
[06/12 22:28:31    184s] (I)       ============  Phase 1c Route ============
[06/12 22:28:31    184s] (I)       Started Phase 1c ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Usage: 21729 = (11638 H, 10091 V) = (21.69% H, 16.68% V) = (1.629e+04um H, 1.413e+04um V)
[06/12 22:28:31    184s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       
[06/12 22:28:31    184s] (I)       ============  Phase 1d Route ============
[06/12 22:28:31    184s] (I)       Started Phase 1d ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Usage: 21729 = (11638 H, 10091 V) = (21.69% H, 16.68% V) = (1.629e+04um H, 1.413e+04um V)
[06/12 22:28:31    184s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       
[06/12 22:28:31    184s] (I)       ============  Phase 1e Route ============
[06/12 22:28:31    184s] (I)       Started Phase 1e ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Route legalization ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Usage: 21729 = (11638 H, 10091 V) = (21.69% H, 16.68% V) = (1.629e+04um H, 1.413e+04um V)
[06/12 22:28:31    184s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.042060e+04um
[06/12 22:28:31    184s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       
[06/12 22:28:31    184s] (I)       ============  Phase 1l Route ============
[06/12 22:28:31    184s] (I)       Started Phase 1l ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Layer assignment (1T) ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Clean cong LA ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/12 22:28:31    184s] (I)       Layer  2:      22548      4294         3           0       22680    ( 0.00%) 
[06/12 22:28:31    184s] (I)       Layer  3:      30701      8837         1           0       30800    ( 0.00%) 
[06/12 22:28:31    184s] (I)       Layer  4:      15223      4102         5           0       15390    ( 0.00%) 
[06/12 22:28:31    184s] (I)       Layer  5:      15174      3394        27           0       15400    ( 0.00%) 
[06/12 22:28:31    184s] (I)       Layer  6:      15157      3660         8           0       15390    ( 0.00%) 
[06/12 22:28:31    184s] (I)       Layer  7:       4825       159         0         110        5023    ( 2.14%) 
[06/12 22:28:31    184s] (I)       Layer  8:       4738        92         0         326        4803    ( 6.36%) 
[06/12 22:28:31    184s] (I)       Layer  9:       2152         0         0         810        1884    (30.07%) 
[06/12 22:28:31    184s] (I)       Layer 10:       1843         0         0        1026        1538    (40.02%) 
[06/12 22:28:31    184s] (I)       Total:        112361     24538        44        2272      112908    ( 1.97%) 
[06/12 22:28:31    184s] (I)       
[06/12 22:28:31    184s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/12 22:28:31    184s] [NR-eGR]                        OverCon           OverCon            
[06/12 22:28:31    184s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/12 22:28:31    184s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[06/12 22:28:31    184s] [NR-eGR] ---------------------------------------------------------------
[06/12 22:28:31    184s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:31    184s] [NR-eGR]  metal2  (2)         3( 0.10%)         0( 0.00%)   ( 0.10%) 
[06/12 22:28:31    184s] [NR-eGR]  metal3  (3)         1( 0.03%)         0( 0.00%)   ( 0.03%) 
[06/12 22:28:31    184s] [NR-eGR]  metal4  (4)         5( 0.16%)         0( 0.00%)   ( 0.16%) 
[06/12 22:28:31    184s] [NR-eGR]  metal5  (5)        15( 0.49%)         2( 0.06%)   ( 0.55%) 
[06/12 22:28:31    184s] [NR-eGR]  metal6  (6)         8( 0.26%)         0( 0.00%)   ( 0.26%) 
[06/12 22:28:31    184s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:31    184s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:31    184s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:31    184s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:31    184s] [NR-eGR] ---------------------------------------------------------------
[06/12 22:28:31    184s] [NR-eGR] Total               32( 0.13%)         2( 0.01%)   ( 0.13%) 
[06/12 22:28:31    184s] [NR-eGR] 
[06/12 22:28:31    184s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Export 3D cong map ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       total 2D Cap : 114472 = (53793 H, 60679 V)
[06/12 22:28:31    184s] (I)       Started Export 2D cong map ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[06/12 22:28:31    184s] [NR-eGR] Overflow after Early Global Route 0.09% H + 0.00% V
[06/12 22:28:31    184s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Free existing wires ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       ============= Track Assignment ============
[06/12 22:28:31    184s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Track Assignment (1T) ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/12 22:28:31    184s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Run Multi-thread track assignment
[06/12 22:28:31    184s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Export ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Started Export DB wires ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Started Export all nets ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Started Set wire vias ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:28:31    184s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3948
[06/12 22:28:31    184s] [NR-eGR] metal2  (2V) length: 4.058895e+03um, number of vias: 4759
[06/12 22:28:31    184s] [NR-eGR] metal3  (3H) length: 1.177207e+04um, number of vias: 1540
[06/12 22:28:31    184s] [NR-eGR] metal4  (4V) length: 5.445270e+03um, number of vias: 274
[06/12 22:28:31    184s] [NR-eGR] metal5  (5H) length: 4.685010e+03um, number of vias: 264
[06/12 22:28:31    184s] [NR-eGR] metal6  (6V) length: 5.106895e+03um, number of vias: 8
[06/12 22:28:31    184s] [NR-eGR] metal7  (7H) length: 2.230400e+02um, number of vias: 4
[06/12 22:28:31    184s] [NR-eGR] metal8  (8V) length: 1.276800e+02um, number of vias: 0
[06/12 22:28:31    184s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/12 22:28:31    184s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/12 22:28:31    184s] [NR-eGR] Total length: 3.141886e+04um, number of vias: 10797
[06/12 22:28:31    184s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:28:31    184s] [NR-eGR] Total eGR-routed clock nets wire length: 1.013460e+03um 
[06/12 22:28:31    184s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:28:31    184s] (I)       Started Update net boxes ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Update timing ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Started Postprocess design ( Curr Mem: 1259.14 MB )
[06/12 22:28:31    184s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1255.14 MB )
[06/12 22:28:31    184s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1255.14 MB )
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    184s] Extraction called for design 'SUM' of instances=1074 and nets=1335 using extraction engine 'preRoute' .
[06/12 22:28:31    184s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:28:31    184s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:28:31    184s] PreRoute RC Extraction called for design SUM.
[06/12 22:28:31    184s] RC Extraction called in multi-corner(1) mode.
[06/12 22:28:31    184s] RCMode: PreRoute
[06/12 22:28:31    184s]       RC Corner Indexes            0   
[06/12 22:28:31    184s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:28:31    184s] Resistance Scaling Factor    : 1.00000 
[06/12 22:28:31    184s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:28:31    184s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:28:31    184s] Shrink Factor                : 1.00000
[06/12 22:28:31    184s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/12 22:28:31    184s] Using capacitance table file ...
[06/12 22:28:31    184s] LayerId::1 widthSet size::4
[06/12 22:28:31    184s] LayerId::2 widthSet size::4
[06/12 22:28:31    184s] LayerId::3 widthSet size::4
[06/12 22:28:31    184s] LayerId::4 widthSet size::4
[06/12 22:28:31    184s] LayerId::5 widthSet size::4
[06/12 22:28:31    184s] LayerId::6 widthSet size::4
[06/12 22:28:31    184s] LayerId::7 widthSet size::4
[06/12 22:28:31    184s] LayerId::8 widthSet size::4
[06/12 22:28:31    184s] LayerId::9 widthSet size::4
[06/12 22:28:31    184s] LayerId::10 widthSet size::3
[06/12 22:28:31    184s] Updating RC grid for preRoute extraction ...
[06/12 22:28:31    184s] Initializing multi-corner capacitance tables ... 
[06/12 22:28:31    184s] Initializing multi-corner resistance tables ...
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    184s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:31    184s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298468 ; uaWl: 1.000000 ; uaWlH: 0.496132 ; aWlH: 0.000000 ; Pmax: 0.902600 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 78 ; 
[06/12 22:28:31    184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1255.137M)
[06/12 22:28:31    184s] ### Creating TopoMgr, started
[06/12 22:28:31    184s] ### Creating TopoMgr, finished
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    184s] 
[06/12 22:28:31    184s] Footprint cell information for calculating maxBufDist
[06/12 22:28:31    184s] *info: There are 9 candidate Buffer cells
[06/12 22:28:31    184s] *info: There are 6 candidate Inverter cells
[06/12 22:28:31    184s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:28:31    184s] 
[06/12 22:28:31    184s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:31    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:32    185s] Compute RC Scale Done ...
[06/12 22:28:32    185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1419.2M
[06/12 22:28:32    185s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1419.2M
[06/12 22:28:32    185s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1419.2M
[06/12 22:28:32    185s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.010, MEM:1419.2M
[06/12 22:28:32    185s] Fast DP-INIT is on for default
[06/12 22:28:32    185s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1419.2M
[06/12 22:28:32    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1419.2M
[06/12 22:28:32    185s] Starting delay calculation for Setup views
[06/12 22:28:32    185s] #################################################################################
[06/12 22:28:32    185s] # Design Stage: PreRoute
[06/12 22:28:32    185s] # Design Name: SUM
[06/12 22:28:32    185s] # Design Mode: 90nm
[06/12 22:28:32    185s] # Analysis Mode: MMMC Non-OCV 
[06/12 22:28:32    185s] # Parasitics Mode: No SPEF/RCDB 
[06/12 22:28:32    185s] # Signoff Settings: SI Off 
[06/12 22:28:32    185s] #################################################################################
[06/12 22:28:32    186s] Calculate delays in Single mode...
[06/12 22:28:32    186s] Topological Sorting (REAL = 0:00:00.0, MEM = 1417.2M, InitMEM = 1417.2M)
[06/12 22:28:32    186s] Start delay calculation (fullDC) (1 T). (MEM=1417.2)
[06/12 22:28:32    186s] End AAE Lib Interpolated Model. (MEM=1428.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:28:33    186s] Total number of fetched objects 1719
[06/12 22:28:33    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:28:33    186s] End delay calculation. (MEM=1396.71 CPU=0:00:00.7 REAL=0:00:01.0)
[06/12 22:28:33    186s] End delay calculation (fullDC). (MEM=1396.71 CPU=0:00:00.9 REAL=0:00:01.0)
[06/12 22:28:33    186s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1396.7M) ***
[06/12 22:28:33    187s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:07 mem=1396.7M)
[06/12 22:28:33    187s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  2.482  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.746   |      1 (1)       |
|   max_tran     |     1 (387)      |   -1.727   |     1 (387)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.304%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1108.0M, totSessionCpu=0:03:07 **
[06/12 22:28:33    187s] ** INFO : this run is activating low effort ccoptDesign flow
[06/12 22:28:33    187s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:28:33    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=1325.0M
[06/12 22:28:33    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:1325.0M
[06/12 22:28:33    187s] z: 2, totalTracks: 1
[06/12 22:28:33    187s] z: 4, totalTracks: 1
[06/12 22:28:33    187s] z: 6, totalTracks: 1
[06/12 22:28:33    187s] z: 8, totalTracks: 1
[06/12 22:28:33    187s] #spOpts: mergeVia=F 
[06/12 22:28:33    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1325.0M
[06/12 22:28:33    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1325.0M
[06/12 22:28:33    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1325.0MB).
[06/12 22:28:33    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:1325.0M
[06/12 22:28:33    187s] TotalInstCnt at PhyDesignMc Initialization: 1,074
[06/12 22:28:33    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=1325.0M
[06/12 22:28:33    187s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1325.0M
[06/12 22:28:33    187s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.011, MEM:1325.0M
[06/12 22:28:33    187s] TotalInstCnt at PhyDesignMc Destruction: 1,074
[06/12 22:28:33    187s] #optDebug: fT-E <X 2 0 0 1>
[06/12 22:28:33    187s] *** Starting optimizing excluded clock nets MEM= 1325.0M) ***
[06/12 22:28:33    187s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1325.0M) ***
[06/12 22:28:33    187s] *** Starting optimizing excluded clock nets MEM= 1325.0M) ***
[06/12 22:28:33    187s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1325.0M) ***
[06/12 22:28:33    187s] Begin: GigaOpt high fanout net optimization
[06/12 22:28:33    187s] GigaOpt HFN: use maxLocalDensity 1.2
[06/12 22:28:33    187s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/12 22:28:33    187s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:28:33    187s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:07.4/0:11:12.5 (0.3), mem = 1325.0M
[06/12 22:28:33    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17864.1
[06/12 22:28:33    187s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:28:33    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=1333.0M
[06/12 22:28:33    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:1333.0M
[06/12 22:28:33    187s] z: 2, totalTracks: 1
[06/12 22:28:33    187s] z: 4, totalTracks: 1
[06/12 22:28:33    187s] z: 6, totalTracks: 1
[06/12 22:28:33    187s] z: 8, totalTracks: 1
[06/12 22:28:33    187s] #spOpts: mergeVia=F 
[06/12 22:28:33    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1333.0M
[06/12 22:28:33    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1333.0M
[06/12 22:28:33    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1333.0MB).
[06/12 22:28:33    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1333.0M
[06/12 22:28:33    187s] TotalInstCnt at PhyDesignMc Initialization: 1,074
[06/12 22:28:33    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=1333.0M
[06/12 22:28:33    187s] ### Creating RouteCongInterface, started
[06/12 22:28:33    187s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:33    187s] 
[06/12 22:28:33    187s] Creating Lib Analyzer ...
[06/12 22:28:33    187s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:33    187s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:28:33    187s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:28:33    187s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:28:33    187s] 
[06/12 22:28:33    187s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:34    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:08 mem=1349.0M
[06/12 22:28:34    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=1349.0M
[06/12 22:28:34    187s] Creating Lib Analyzer, finished. 
[06/12 22:28:34    187s] 
[06/12 22:28:34    187s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/12 22:28:34    187s] 
[06/12 22:28:34    187s] #optDebug: {0, 1.000}
[06/12 22:28:34    187s] ### Creating RouteCongInterface, finished
[06/12 22:28:34    187s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1349.0M
[06/12 22:28:34    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1349.0M
[06/12 22:28:36    190s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/12 22:28:36    190s] Total-nets :: 1333, Stn-nets :: 0, ratio :: 0 %
[06/12 22:28:36    190s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1349.0M
[06/12 22:28:36    190s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1349.0M
[06/12 22:28:36    190s] TotalInstCnt at PhyDesignMc Destruction: 1,074
[06/12 22:28:36    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17864.1
[06/12 22:28:36    190s] *** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:03:10.1/0:11:15.2 (0.3), mem = 1349.0M
[06/12 22:28:36    190s] 
[06/12 22:28:36    190s] =============================================================================================
[06/12 22:28:36    190s]  Step TAT Report for DrvOpt #1
[06/12 22:28:36    190s] =============================================================================================
[06/12 22:28:36    190s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:28:36    190s] ---------------------------------------------------------------------------------------------
[06/12 22:28:36    190s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  19.5 % )     0:00:00.5 /  0:00:00.5    1.0
[06/12 22:28:36    190s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:36    190s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:28:36    190s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[06/12 22:28:36    190s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:36    190s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:36    190s] [ MISC                   ]          0:00:02.2  (  79.3 % )     0:00:02.2 /  0:00:02.2    1.0
[06/12 22:28:36    190s] ---------------------------------------------------------------------------------------------
[06/12 22:28:36    190s]  DrvOpt #1 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[06/12 22:28:36    190s] ---------------------------------------------------------------------------------------------
[06/12 22:28:36    190s] 
[06/12 22:28:36    190s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/12 22:28:36    190s] End: GigaOpt high fanout net optimization
[06/12 22:28:36    190s] Deleting Lib Analyzer.
[06/12 22:28:36    190s] Begin: GigaOpt DRV Optimization
[06/12 22:28:36    190s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[06/12 22:28:36    190s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:28:36    190s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:10.2/0:11:15.2 (0.3), mem = 1349.0M
[06/12 22:28:36    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17864.2
[06/12 22:28:36    190s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:28:36    190s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=1349.0M
[06/12 22:28:36    190s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/12 22:28:36    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:1349.0M
[06/12 22:28:36    190s] z: 2, totalTracks: 1
[06/12 22:28:36    190s] z: 4, totalTracks: 1
[06/12 22:28:36    190s] z: 6, totalTracks: 1
[06/12 22:28:36    190s] z: 8, totalTracks: 1
[06/12 22:28:36    190s] #spOpts: mergeVia=F 
[06/12 22:28:36    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1349.0M
[06/12 22:28:36    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1349.0M
[06/12 22:28:36    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1349.0MB).
[06/12 22:28:36    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1349.0M
[06/12 22:28:36    190s] TotalInstCnt at PhyDesignMc Initialization: 1,074
[06/12 22:28:36    190s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=1349.0M
[06/12 22:28:36    190s] ### Creating RouteCongInterface, started
[06/12 22:28:36    190s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:36    190s] 
[06/12 22:28:36    190s] Creating Lib Analyzer ...
[06/12 22:28:36    190s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:36    190s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:28:36    190s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:28:36    190s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:28:36    190s] 
[06/12 22:28:36    190s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:37    190s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=1349.0M
[06/12 22:28:37    190s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=1349.0M
[06/12 22:28:37    190s] Creating Lib Analyzer, finished. 
[06/12 22:28:37    190s] 
[06/12 22:28:37    190s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/12 22:28:37    190s] 
[06/12 22:28:37    190s] #optDebug: {0, 1.000}
[06/12 22:28:37    190s] ### Creating RouteCongInterface, finished
[06/12 22:28:37    190s] ### Creating LA Mngr. totSessionCpu=0:03:11 mem=1349.0M
[06/12 22:28:37    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:11 mem=1349.0M
[06/12 22:28:39    192s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1368.1M
[06/12 22:28:39    192s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1368.1M
[06/12 22:28:39    192s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:28:39    192s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/12 22:28:39    192s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:28:39    192s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/12 22:28:39    192s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:28:39    192s] Info: violation cost 5946.292969 (cap = 15.613422, tran = 5926.679688, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[06/12 22:28:39    192s] |     1|   387|    -1.77|     1|     1|    -0.76|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  59.30|          |         |
[06/12 22:28:40    193s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/12 22:28:40    193s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       5|       0|       1|  59.46| 0:00:01.0|  1430.7M|
[06/12 22:28:40    193s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/12 22:28:40    193s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  59.46| 0:00:00.0|  1430.7M|
[06/12 22:28:40    193s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:28:40    193s] Bottom Preferred Layer:
[06/12 22:28:40    193s]     None
[06/12 22:28:40    193s] Via Pillar Rule:
[06/12 22:28:40    193s]     None
[06/12 22:28:40    193s] 
[06/12 22:28:40    193s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1430.7M) ***
[06/12 22:28:40    193s] 
[06/12 22:28:40    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:1430.7M
[06/12 22:28:40    193s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:1430.7M
[06/12 22:28:40    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17864.2
[06/12 22:28:40    193s] OPERPROF: Starting RefinePlace at level 1, MEM:1430.7M
[06/12 22:28:40    193s] *** Starting refinePlace (0:03:14 mem=1430.7M) ***
[06/12 22:28:40    193s] Total net bbox length = 2.943e+04 (1.593e+04 1.351e+04) (ext = 2.551e+04)
[06/12 22:28:40    193s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:28:40    193s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/12 22:28:40    193s] Type 'man IMPSP-5140' for more detail.
[06/12 22:28:40    193s] **WARN: (IMPSP-315):	Found 1079 instances insts with no PG Term connections.
[06/12 22:28:40    193s] Type 'man IMPSP-315' for more detail.
[06/12 22:28:40    193s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1430.7M
[06/12 22:28:40    193s] Starting refinePlace ...
[06/12 22:28:40    193s] One DDP V2 for no tweak run.
[06/12 22:28:40    193s]   Spread Effort: high, pre-route mode, useDDP on.
[06/12 22:28:40    193s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1430.7MB) @(0:03:14 - 0:03:14).
[06/12 22:28:40    193s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:28:40    193s] wireLenOptFixPriorityInst 0 inst fixed
[06/12 22:28:40    193s] 
[06/12 22:28:40    193s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/12 22:28:40    193s] Move report: legalization moves 5 insts, mean move: 1.30 um, max move: 1.52 um
[06/12 22:28:40    193s] 	Max move on inst (FE_OFC2_n386): (30.97, 51.24) --> (32.49, 51.24)
[06/12 22:28:40    193s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1433.8MB) @(0:03:14 - 0:03:14).
[06/12 22:28:40    193s] Move report: Detail placement moves 5 insts, mean move: 1.30 um, max move: 1.52 um
[06/12 22:28:40    193s] 	Max move on inst (FE_OFC2_n386): (30.97, 51.24) --> (32.49, 51.24)
[06/12 22:28:40    193s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1433.8MB
[06/12 22:28:40    193s] Statistics of distance of Instance movement in refine placement:
[06/12 22:28:40    193s]   maximum (X+Y) =         1.52 um
[06/12 22:28:40    193s]   inst (FE_OFC2_n386) with max move: (30.97, 51.24) -> (32.49, 51.24)
[06/12 22:28:40    193s]   mean    (X+Y) =         1.30 um
[06/12 22:28:40    193s] Summary Report:
[06/12 22:28:40    193s] Instances move: 5 (out of 1079 movable)
[06/12 22:28:40    193s] Instances flipped: 0
[06/12 22:28:40    193s] Mean displacement: 1.30 um
[06/12 22:28:40    193s] Max displacement: 1.52 um (Instance: FE_OFC2_n386) (30.97, 51.24) -> (32.49, 51.24)
[06/12 22:28:40    193s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
[06/12 22:28:40    193s] Total instances moved : 5
[06/12 22:28:40    193s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.049, MEM:1433.8M
[06/12 22:28:40    193s] Total net bbox length = 2.944e+04 (1.593e+04 1.351e+04) (ext = 2.551e+04)
[06/12 22:28:40    193s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1433.8MB
[06/12 22:28:40    193s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1433.8MB) @(0:03:14 - 0:03:14).
[06/12 22:28:40    193s] *** Finished refinePlace (0:03:14 mem=1433.8M) ***
[06/12 22:28:40    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17864.2
[06/12 22:28:40    193s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.057, MEM:1433.8M
[06/12 22:28:40    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1433.8M
[06/12 22:28:40    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1433.8M
[06/12 22:28:40    193s] *** maximum move = 1.52 um ***
[06/12 22:28:40    193s] *** Finished re-routing un-routed nets (1433.8M) ***
[06/12 22:28:40    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:1433.8M
[06/12 22:28:40    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1433.8M
[06/12 22:28:40    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1433.8M
[06/12 22:28:40    193s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1433.8M
[06/12 22:28:40    193s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1433.8M
[06/12 22:28:40    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1433.8M
[06/12 22:28:40    193s] 
[06/12 22:28:40    193s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1433.8M) ***
[06/12 22:28:40    193s] Total-nets :: 1338, Stn-nets :: 6, ratio :: 0.44843 %
[06/12 22:28:40    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1414.7M
[06/12 22:28:40    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1414.7M
[06/12 22:28:40    193s] TotalInstCnt at PhyDesignMc Destruction: 1,079
[06/12 22:28:40    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17864.2
[06/12 22:28:40    193s] *** DrvOpt [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:03:13.8/0:11:18.9 (0.3), mem = 1414.7M
[06/12 22:28:40    193s] 
[06/12 22:28:40    193s] =============================================================================================
[06/12 22:28:40    193s]  Step TAT Report for DrvOpt #2
[06/12 22:28:40    193s] =============================================================================================
[06/12 22:28:40    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:28:40    193s] ---------------------------------------------------------------------------------------------
[06/12 22:28:40    193s] [ RefinePlace            ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:28:40    193s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[06/12 22:28:40    193s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  12.8 % )     0:00:00.5 /  0:00:00.5    1.0
[06/12 22:28:40    193s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:40    193s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.5
[06/12 22:28:40    193s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[06/12 22:28:40    193s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:40    193s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[06/12 22:28:40    193s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:40    193s] [ OptEval                ]      1   0:00:00.4  (  10.3 % )     0:00:00.4 /  0:00:00.4    1.0
[06/12 22:28:40    193s] [ OptCommit              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[06/12 22:28:40    193s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[06/12 22:28:40    193s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:28:40    193s] [ IncrDelayCalc          ]      9   0:00:00.3  (   8.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:28:40    193s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:28:40    193s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.7
[06/12 22:28:40    193s] [ MISC                   ]          0:00:02.1  (  57.8 % )     0:00:02.1 /  0:00:02.1    1.0
[06/12 22:28:40    193s] ---------------------------------------------------------------------------------------------
[06/12 22:28:40    193s]  DrvOpt #2 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[06/12 22:28:40    193s] ---------------------------------------------------------------------------------------------
[06/12 22:28:40    193s] 
[06/12 22:28:40    193s] End: GigaOpt DRV Optimization
[06/12 22:28:40    193s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/12 22:28:40    193s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1123.2M, totSessionCpu=0:03:14 **
[06/12 22:28:40    193s] Deleting Lib Analyzer.
[06/12 22:28:40    193s] Begin: GigaOpt Global Optimization
[06/12 22:28:40    193s] *info: use new DP (enabled)
[06/12 22:28:40    193s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/12 22:28:40    193s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:28:40    193s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:13.9/0:11:18.9 (0.3), mem = 1368.7M
[06/12 22:28:40    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17864.3
[06/12 22:28:40    193s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:28:40    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:14 mem=1368.7M
[06/12 22:28:40    193s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/12 22:28:40    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:1368.7M
[06/12 22:28:40    193s] z: 2, totalTracks: 1
[06/12 22:28:40    193s] z: 4, totalTracks: 1
[06/12 22:28:40    193s] z: 6, totalTracks: 1
[06/12 22:28:40    193s] z: 8, totalTracks: 1
[06/12 22:28:40    193s] #spOpts: mergeVia=F 
[06/12 22:28:40    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1368.7M
[06/12 22:28:40    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1368.7M
[06/12 22:28:40    193s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1368.7MB).
[06/12 22:28:40    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:1368.7M
[06/12 22:28:40    193s] TotalInstCnt at PhyDesignMc Initialization: 1,079
[06/12 22:28:40    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=1368.7M
[06/12 22:28:40    193s] ### Creating RouteCongInterface, started
[06/12 22:28:40    193s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:40    193s] 
[06/12 22:28:40    193s] Creating Lib Analyzer ...
[06/12 22:28:40    193s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:40    193s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:28:40    193s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:28:40    193s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:28:40    193s] 
[06/12 22:28:40    193s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:40    194s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:14 mem=1368.7M
[06/12 22:28:40    194s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:14 mem=1368.7M
[06/12 22:28:40    194s] Creating Lib Analyzer, finished. 
[06/12 22:28:40    194s] 
[06/12 22:28:40    194s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/12 22:28:40    194s] 
[06/12 22:28:40    194s] #optDebug: {0, 1.000}
[06/12 22:28:40    194s] ### Creating RouteCongInterface, finished
[06/12 22:28:40    194s] {MG  {4 0 1 0.0856395}  {7 0 2.7 0.269239}  {9 0 8.6 0.855826} }
[06/12 22:28:40    194s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1368.7M
[06/12 22:28:40    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=1368.7M
[06/12 22:28:45    199s] *info: 1 clock net excluded
[06/12 22:28:45    199s] *info: 2 special nets excluded.
[06/12 22:28:45    199s] *info: 2 no-driver nets excluded.
[06/12 22:28:46    200s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1387.8M
[06/12 22:28:46    200s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1387.8M
[06/12 22:28:46    200s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/12 22:28:46    200s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[06/12 22:28:46    200s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[06/12 22:28:46    200s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[06/12 22:28:46    200s] |   0.000|   0.000|    59.46%|   0:00:00.0| 1387.8M|   default|       NA| NA               |
[06/12 22:28:46    200s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[06/12 22:28:46    200s] 
[06/12 22:28:46    200s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1387.8M) ***
[06/12 22:28:46    200s] 
[06/12 22:28:46    200s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1387.8M) ***
[06/12 22:28:46    200s] Bottom Preferred Layer:
[06/12 22:28:46    200s]     None
[06/12 22:28:46    200s] Via Pillar Rule:
[06/12 22:28:46    200s]     None
[06/12 22:28:46    200s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/12 22:28:46    200s] Total-nets :: 1338, Stn-nets :: 6, ratio :: 0.44843 %
[06/12 22:28:46    200s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1368.7M
[06/12 22:28:46    200s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1368.7M
[06/12 22:28:46    200s] TotalInstCnt at PhyDesignMc Destruction: 1,079
[06/12 22:28:46    200s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17864.3
[06/12 22:28:46    200s] *** SetupOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:03:20.3/0:11:25.4 (0.3), mem = 1368.7M
[06/12 22:28:46    200s] 
[06/12 22:28:46    200s] =============================================================================================
[06/12 22:28:46    200s]  Step TAT Report for GlobalOpt #1
[06/12 22:28:46    200s] =============================================================================================
[06/12 22:28:46    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:28:46    200s] ---------------------------------------------------------------------------------------------
[06/12 22:28:46    200s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[06/12 22:28:46    200s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   7.4 % )     0:00:00.5 /  0:00:00.5    1.0
[06/12 22:28:46    200s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:46    200s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:28:46    200s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[06/12 22:28:46    200s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:46    200s] [ TransformInit          ]      1   0:00:05.8  (  89.1 % )     0:00:05.8 /  0:00:05.8    1.0
[06/12 22:28:46    200s] [ MISC                   ]          0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    0.9
[06/12 22:28:46    200s] ---------------------------------------------------------------------------------------------
[06/12 22:28:46    200s]  GlobalOpt #1 TOTAL                 0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[06/12 22:28:46    200s] ---------------------------------------------------------------------------------------------
[06/12 22:28:46    200s] 
[06/12 22:28:46    200s] End: GigaOpt Global Optimization
[06/12 22:28:46    200s] *** Timing Is met
[06/12 22:28:46    200s] *** Check timing (0:00:00.0)
[06/12 22:28:46    200s] Deleting Lib Analyzer.
[06/12 22:28:46    200s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/12 22:28:46    200s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:28:46    200s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=1365.7M
[06/12 22:28:46    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=1365.7M
[06/12 22:28:46    200s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/12 22:28:46    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1365.7M
[06/12 22:28:46    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1365.7M
[06/12 22:28:46    200s] 
[06/12 22:28:46    200s] Active setup views:
[06/12 22:28:46    200s]  default
[06/12 22:28:46    200s]   Dominating endpoints: 0
[06/12 22:28:46    200s]   Dominating TNS: -0.000
[06/12 22:28:46    200s] 
[06/12 22:28:47    200s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:47    200s] **INFO: Flow update: Design timing is met.
[06/12 22:28:47    200s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:47    200s] **INFO: Flow update: Design timing is met.
[06/12 22:28:47    200s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/12 22:28:47    200s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:28:47    200s] ### Creating LA Mngr. totSessionCpu=0:03:21 mem=1363.7M
[06/12 22:28:47    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:21 mem=1363.7M
[06/12 22:28:47    200s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:28:47    200s] ### Creating PhyDesignMc. totSessionCpu=0:03:21 mem=1382.8M
[06/12 22:28:47    200s] OPERPROF: Starting DPlace-Init at level 1, MEM:1382.8M
[06/12 22:28:47    200s] z: 2, totalTracks: 1
[06/12 22:28:47    200s] z: 4, totalTracks: 1
[06/12 22:28:47    200s] z: 6, totalTracks: 1
[06/12 22:28:47    200s] z: 8, totalTracks: 1
[06/12 22:28:47    200s] #spOpts: mergeVia=F 
[06/12 22:28:47    200s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1382.8M
[06/12 22:28:47    200s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1382.8M
[06/12 22:28:47    200s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1382.8MB).
[06/12 22:28:47    200s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1382.8M
[06/12 22:28:47    200s] TotalInstCnt at PhyDesignMc Initialization: 1,079
[06/12 22:28:47    200s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:21 mem=1382.8M
[06/12 22:28:47    200s] Begin: Area Reclaim Optimization
[06/12 22:28:47    200s] 
[06/12 22:28:47    200s] Creating Lib Analyzer ...
[06/12 22:28:47    200s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:28:47    200s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:28:47    200s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:28:47    200s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:28:47    200s] 
[06/12 22:28:47    200s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:47    201s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:21 mem=1386.8M
[06/12 22:28:47    201s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:21 mem=1386.8M
[06/12 22:28:47    201s] Creating Lib Analyzer, finished. 
[06/12 22:28:47    201s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:21.2/0:11:26.2 (0.3), mem = 1386.8M
[06/12 22:28:47    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17864.4
[06/12 22:28:47    201s] ### Creating RouteCongInterface, started
[06/12 22:28:47    201s] 
[06/12 22:28:47    201s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/12 22:28:47    201s] 
[06/12 22:28:47    201s] #optDebug: {0, 1.000}
[06/12 22:28:47    201s] ### Creating RouteCongInterface, finished
[06/12 22:28:47    201s] ### Creating LA Mngr. totSessionCpu=0:03:21 mem=1386.8M
[06/12 22:28:47    201s] ### Creating LA Mngr, finished. totSessionCpu=0:03:21 mem=1386.8M
[06/12 22:28:47    201s] Usable buffer cells for single buffer setup transform:
[06/12 22:28:47    201s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[06/12 22:28:47    201s] Number of usable buffer cells above: 9
[06/12 22:28:48    201s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1386.8M
[06/12 22:28:48    201s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1386.8M
[06/12 22:28:48    201s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 59.46
[06/12 22:28:48    201s] +----------+---------+--------+--------+------------+--------+
[06/12 22:28:48    201s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/12 22:28:48    201s] +----------+---------+--------+--------+------------+--------+
[06/12 22:28:48    201s] |    59.46%|        -|   0.020|   0.000|   0:00:00.0| 1386.8M|
[06/12 22:28:48    201s] |    59.46%|        0|   0.020|   0.000|   0:00:00.0| 1405.9M|
[06/12 22:28:48    201s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[06/12 22:28:48    201s] |    59.46%|        0|   0.020|   0.000|   0:00:00.0| 1405.9M|
[06/12 22:28:48    202s] |    59.46%|        0|   0.020|   0.000|   0:00:00.0| 1405.9M|
[06/12 22:28:48    202s] |    59.46%|        0|   0.020|   0.000|   0:00:00.0| 1405.9M|
[06/12 22:28:48    202s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[06/12 22:28:48    202s] |    59.46%|        0|   0.020|   0.000|   0:00:00.0| 1405.9M|
[06/12 22:28:48    202s] +----------+---------+--------+--------+------------+--------+
[06/12 22:28:48    202s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 59.46
[06/12 22:28:48    202s] 
[06/12 22:28:48    202s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/12 22:28:48    202s] --------------------------------------------------------------
[06/12 22:28:48    202s] |                                   | Total     | Sequential |
[06/12 22:28:48    202s] --------------------------------------------------------------
[06/12 22:28:48    202s] | Num insts resized                 |       0  |       0    |
[06/12 22:28:48    202s] | Num insts undone                  |       0  |       0    |
[06/12 22:28:48    202s] | Num insts Downsized               |       0  |       0    |
[06/12 22:28:48    202s] | Num insts Samesized               |       0  |       0    |
[06/12 22:28:48    202s] | Num insts Upsized                 |       0  |       0    |
[06/12 22:28:48    202s] | Num multiple commits+uncommits    |       0  |       -    |
[06/12 22:28:48    202s] --------------------------------------------------------------
[06/12 22:28:48    202s] Bottom Preferred Layer:
[06/12 22:28:48    202s]     None
[06/12 22:28:48    202s] Via Pillar Rule:
[06/12 22:28:48    202s]     None
[06/12 22:28:48    202s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
[06/12 22:28:48    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1405.9M
[06/12 22:28:48    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17864.3
[06/12 22:28:48    202s] OPERPROF: Starting RefinePlace at level 1, MEM:1405.9M
[06/12 22:28:48    202s] *** Starting refinePlace (0:03:22 mem=1405.9M) ***
[06/12 22:28:48    202s] Total net bbox length = 2.944e+04 (1.593e+04 1.351e+04) (ext = 2.551e+04)
[06/12 22:28:48    202s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:28:48    202s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/12 22:28:48    202s] Type 'man IMPSP-5140' for more detail.
[06/12 22:28:48    202s] **WARN: (IMPSP-315):	Found 1079 instances insts with no PG Term connections.
[06/12 22:28:48    202s] Type 'man IMPSP-315' for more detail.
[06/12 22:28:48    202s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1405.9M
[06/12 22:28:48    202s] Starting refinePlace ...
[06/12 22:28:48    202s] One DDP V2 for no tweak run.
[06/12 22:28:48    202s] 
[06/12 22:28:48    202s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/12 22:28:48    202s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:28:48    202s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1405.9MB) @(0:03:22 - 0:03:22).
[06/12 22:28:48    202s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:28:48    202s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1405.9MB
[06/12 22:28:48    202s] Statistics of distance of Instance movement in refine placement:
[06/12 22:28:48    202s]   maximum (X+Y) =         0.00 um
[06/12 22:28:48    202s]   mean    (X+Y) =         0.00 um
[06/12 22:28:48    202s] Summary Report:
[06/12 22:28:48    202s] Instances move: 0 (out of 1079 movable)
[06/12 22:28:48    202s] Instances flipped: 0
[06/12 22:28:48    202s] Mean displacement: 0.00 um
[06/12 22:28:48    202s] Max displacement: 0.00 um 
[06/12 22:28:48    202s] Total instances moved : 0
[06/12 22:28:48    202s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.033, MEM:1405.9M
[06/12 22:28:48    202s] Total net bbox length = 2.944e+04 (1.593e+04 1.351e+04) (ext = 2.551e+04)
[06/12 22:28:48    202s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1405.9MB
[06/12 22:28:48    202s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1405.9MB) @(0:03:22 - 0:03:22).
[06/12 22:28:48    202s] *** Finished refinePlace (0:03:22 mem=1405.9M) ***
[06/12 22:28:48    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17864.3
[06/12 22:28:48    202s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.042, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1405.9M
[06/12 22:28:48    202s] *** maximum move = 0.00 um ***
[06/12 22:28:48    202s] *** Finished re-routing un-routed nets (1405.9M) ***
[06/12 22:28:48    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1405.9M
[06/12 22:28:48    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1405.9M
[06/12 22:28:48    202s] 
[06/12 22:28:48    202s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1405.9M) ***
[06/12 22:28:48    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17864.4
[06/12 22:28:48    202s] *** AreaOpt [finish] : cpu/real = 0:00:01.3/0:00:01.2 (1.0), totSession cpu/real = 0:03:22.4/0:11:27.5 (0.3), mem = 1405.9M
[06/12 22:28:48    202s] 
[06/12 22:28:48    202s] =============================================================================================
[06/12 22:28:48    202s]  Step TAT Report for AreaOpt #1
[06/12 22:28:48    202s] =============================================================================================
[06/12 22:28:48    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:28:48    202s] ---------------------------------------------------------------------------------------------
[06/12 22:28:48    202s] [ RefinePlace            ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.2    1.1
[06/12 22:28:48    202s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[06/12 22:28:48    202s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  29.8 % )     0:00:00.5 /  0:00:00.5    1.0
[06/12 22:28:48    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:48    202s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[06/12 22:28:48    202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:48    202s] [ OptSingleIteration     ]      5   0:00:00.1  (   8.2 % )     0:00:00.4 /  0:00:00.4    1.0
[06/12 22:28:48    202s] [ OptGetWeight           ]    312   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[06/12 22:28:48    202s] [ OptEval                ]    312   0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.2    1.1
[06/12 22:28:48    202s] [ OptCommit              ]    312   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:28:48    202s] [ PostCommitDelayUpdate  ]    313   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[06/12 22:28:48    202s] [ MISC                   ]          0:00:00.7  (  37.0 % )     0:00:00.7 /  0:00:00.7    1.0
[06/12 22:28:48    202s] ---------------------------------------------------------------------------------------------
[06/12 22:28:48    202s]  AreaOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[06/12 22:28:48    202s] ---------------------------------------------------------------------------------------------
[06/12 22:28:48    202s] 
[06/12 22:28:48    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1386.8M
[06/12 22:28:48    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1386.8M
[06/12 22:28:48    202s] TotalInstCnt at PhyDesignMc Destruction: 1,079
[06/12 22:28:48    202s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1367.77M, totSessionCpu=0:03:22).
[06/12 22:28:49    202s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1367.8M
[06/12 22:28:49    202s] All LLGs are deleted
[06/12 22:28:49    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1367.8M
[06/12 22:28:49    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1367.8M
[06/12 22:28:49    202s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1367.8M
[06/12 22:28:49    202s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=1367.8M
[06/12 22:28:49    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=1367.8M
[06/12 22:28:49    202s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Import and model ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Create place DB ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Import place data ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read instances and placement ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read nets ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Create route DB ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       == Non-default Options ==
[06/12 22:28:49    202s] (I)       Maximum routing layer                              : 10
[06/12 22:28:49    202s] (I)       Number of threads                                  : 1
[06/12 22:28:49    202s] (I)       Method to set GCell size                           : row
[06/12 22:28:49    202s] (I)       Counted 1063 PG shapes. We will not process PG shapes layer by layer.
[06/12 22:28:49    202s] (I)       Started Import route data ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Use row-based GCell size
[06/12 22:28:49    202s] (I)       Use row-based GCell align
[06/12 22:28:49    202s] (I)       GCell unit size   : 2800
[06/12 22:28:49    202s] (I)       GCell multiplier  : 1
[06/12 22:28:49    202s] (I)       GCell row height  : 2800
[06/12 22:28:49    202s] (I)       Actual row height : 2800
[06/12 22:28:49    202s] (I)       GCell align ref   : 10260 10080
[06/12 22:28:49    202s] [NR-eGR] Track table information for default rule: 
[06/12 22:28:49    202s] [NR-eGR] metal1 has no routable track
[06/12 22:28:49    202s] [NR-eGR] metal2 has single uniform track structure
[06/12 22:28:49    202s] [NR-eGR] metal3 has single uniform track structure
[06/12 22:28:49    202s] [NR-eGR] metal4 has single uniform track structure
[06/12 22:28:49    202s] [NR-eGR] metal5 has single uniform track structure
[06/12 22:28:49    202s] [NR-eGR] metal6 has single uniform track structure
[06/12 22:28:49    202s] [NR-eGR] metal7 has single uniform track structure
[06/12 22:28:49    202s] [NR-eGR] metal8 has single uniform track structure
[06/12 22:28:49    202s] [NR-eGR] metal9 has single uniform track structure
[06/12 22:28:49    202s] [NR-eGR] metal10 has single uniform track structure
[06/12 22:28:49    202s] (I)       ===========================================================================
[06/12 22:28:49    202s] (I)       == Report All Rule Vias ==
[06/12 22:28:49    202s] (I)       ===========================================================================
[06/12 22:28:49    202s] (I)        Via Rule : (Default)
[06/12 22:28:49    202s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/12 22:28:49    202s] (I)       ---------------------------------------------------------------------------
[06/12 22:28:49    202s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/12 22:28:49    202s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/12 22:28:49    202s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/12 22:28:49    202s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/12 22:28:49    202s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/12 22:28:49    202s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/12 22:28:49    202s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/12 22:28:49    202s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/12 22:28:49    202s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/12 22:28:49    202s] (I)       ===========================================================================
[06/12 22:28:49    202s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read routing blockages ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read instance blockages ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read PG blockages ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Read 1720 PG shapes
[06/12 22:28:49    202s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read boundary cut boxes ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] #Routing Blockages  : 0
[06/12 22:28:49    202s] [NR-eGR] #Instance Blockages : 0
[06/12 22:28:49    202s] [NR-eGR] #PG Blockages       : 1720
[06/12 22:28:49    202s] [NR-eGR] #Halo Blockages     : 0
[06/12 22:28:49    202s] [NR-eGR] #Boundary Blockages : 0
[06/12 22:28:49    202s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read blackboxes ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/12 22:28:49    202s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read prerouted ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/12 22:28:49    202s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read unlegalized nets ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read nets ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Read numTotalNets=1338  numIgnoredNets=0
[06/12 22:28:49    202s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Set up via pillars ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       early_global_route_priority property id does not exist.
[06/12 22:28:49    202s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Model blockages into capacity
[06/12 22:28:49    202s] (I)       Read Num Blocks=1720  Num Prerouted Wires=0  Num CS=0
[06/12 22:28:49    202s] (I)       Started Initialize 3D capacity ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Layer 1 (V) : #blockages 196 : #preroutes 0
[06/12 22:28:49    202s] (I)       Layer 2 (H) : #blockages 196 : #preroutes 0
[06/12 22:28:49    202s] (I)       Layer 3 (V) : #blockages 196 : #preroutes 0
[06/12 22:28:49    202s] (I)       Layer 4 (H) : #blockages 196 : #preroutes 0
[06/12 22:28:49    202s] (I)       Layer 5 (V) : #blockages 196 : #preroutes 0
[06/12 22:28:49    202s] (I)       Layer 6 (H) : #blockages 196 : #preroutes 0
[06/12 22:28:49    202s] (I)       Layer 7 (V) : #blockages 196 : #preroutes 0
[06/12 22:28:49    202s] (I)       Layer 8 (H) : #blockages 220 : #preroutes 0
[06/12 22:28:49    202s] (I)       Layer 9 (V) : #blockages 128 : #preroutes 0
[06/12 22:28:49    202s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       -- layer congestion ratio --
[06/12 22:28:49    202s] (I)       Layer 1 : 0.100000
[06/12 22:28:49    202s] (I)       Layer 2 : 0.700000
[06/12 22:28:49    202s] (I)       Layer 3 : 0.700000
[06/12 22:28:49    202s] (I)       Layer 4 : 0.700000
[06/12 22:28:49    202s] (I)       Layer 5 : 0.700000
[06/12 22:28:49    202s] (I)       Layer 6 : 0.700000
[06/12 22:28:49    202s] (I)       Layer 7 : 0.700000
[06/12 22:28:49    202s] (I)       Layer 8 : 0.700000
[06/12 22:28:49    202s] (I)       Layer 9 : 0.700000
[06/12 22:28:49    202s] (I)       Layer 10 : 0.700000
[06/12 22:28:49    202s] (I)       ----------------------------
[06/12 22:28:49    202s] (I)       Number of ignored nets                =      0
[06/12 22:28:49    202s] (I)       Number of connected nets              =      0
[06/12 22:28:49    202s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/12 22:28:49    202s] (I)       Number of clock nets                  =      1.  Ignored: No
[06/12 22:28:49    202s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/12 22:28:49    202s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/12 22:28:49    202s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/12 22:28:49    202s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/12 22:28:49    202s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/12 22:28:49    202s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/12 22:28:49    202s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/12 22:28:49    202s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Read aux data ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Others data preparation ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/12 22:28:49    202s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Create route kernel ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Ndr track 0 does not exist
[06/12 22:28:49    202s] (I)       ---------------------Grid Graph Info--------------------
[06/12 22:28:49    202s] (I)       Routing area        : (0, 0) - (160740, 154560)
[06/12 22:28:49    202s] (I)       Core area           : (10260, 10080) - (150480, 144480)
[06/12 22:28:49    202s] (I)       Site width          :   380  (dbu)
[06/12 22:28:49    202s] (I)       Row height          :  2800  (dbu)
[06/12 22:28:49    202s] (I)       GCell row height    :  2800  (dbu)
[06/12 22:28:49    202s] (I)       GCell width         :  2800  (dbu)
[06/12 22:28:49    202s] (I)       GCell height        :  2800  (dbu)
[06/12 22:28:49    202s] (I)       Grid                :    57    55    10
[06/12 22:28:49    202s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/12 22:28:49    202s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/12 22:28:49    202s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/12 22:28:49    202s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/12 22:28:49    202s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/12 22:28:49    202s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/12 22:28:49    202s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/12 22:28:49    202s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/12 22:28:49    202s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/12 22:28:49    202s] (I)       Total num of tracks :     0   423   552   287   275   287    91    95    47    47
[06/12 22:28:49    202s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/12 22:28:49    202s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/12 22:28:49    202s] (I)       --------------------------------------------------------
[06/12 22:28:49    202s] 
[06/12 22:28:49    202s] [NR-eGR] ============ Routing rule table ============
[06/12 22:28:49    202s] [NR-eGR] Rule id: 0  Nets: 1338 
[06/12 22:28:49    202s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/12 22:28:49    202s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/12 22:28:49    202s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:28:49    202s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:28:49    202s] [NR-eGR] ========================================
[06/12 22:28:49    202s] [NR-eGR] 
[06/12 22:28:49    202s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer2 : = 980 / 23265 (4.21%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer3 : = 246 / 31464 (0.78%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer4 : = 832 / 15785 (5.27%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer5 : = 296 / 15675 (1.89%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer6 : = 832 / 15785 (5.27%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer7 : = 408 / 5187 (7.87%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer8 : = 392 / 5225 (7.50%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer9 : = 527 / 2679 (19.67%)
[06/12 22:28:49    202s] (I)       blocked tracks on layer10 : = 710 / 2585 (27.47%)
[06/12 22:28:49    202s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Reset routing kernel
[06/12 22:28:49    202s] (I)       Started Global Routing ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Initialization ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       totalPins=3958  totalGlobalPin=3897 (98.46%)
[06/12 22:28:49    202s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Net group 1 ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Generate topology ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       total 2D Cap : 114180 = (53665 H, 60515 V)
[06/12 22:28:49    202s] [NR-eGR] Layer group 1: route 1338 net(s) in layer range [2, 10]
[06/12 22:28:49    202s] (I)       
[06/12 22:28:49    202s] (I)       ============  Phase 1a Route ============
[06/12 22:28:49    202s] (I)       Started Phase 1a ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Pattern routing ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Usage: 21736 = (11635 H, 10101 V) = (21.68% H, 16.69% V) = (1.629e+04um H, 1.414e+04um V)
[06/12 22:28:49    202s] (I)       Started Add via demand to 2D ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       
[06/12 22:28:49    202s] (I)       ============  Phase 1b Route ============
[06/12 22:28:49    202s] (I)       Started Phase 1b ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Usage: 21736 = (11635 H, 10101 V) = (21.68% H, 16.69% V) = (1.629e+04um H, 1.414e+04um V)
[06/12 22:28:49    202s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.043040e+04um
[06/12 22:28:49    202s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       
[06/12 22:28:49    202s] (I)       ============  Phase 1c Route ============
[06/12 22:28:49    202s] (I)       Started Phase 1c ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Usage: 21736 = (11635 H, 10101 V) = (21.68% H, 16.69% V) = (1.629e+04um H, 1.414e+04um V)
[06/12 22:28:49    202s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       
[06/12 22:28:49    202s] (I)       ============  Phase 1d Route ============
[06/12 22:28:49    202s] (I)       Started Phase 1d ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Usage: 21736 = (11635 H, 10101 V) = (21.68% H, 16.69% V) = (1.629e+04um H, 1.414e+04um V)
[06/12 22:28:49    202s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       
[06/12 22:28:49    202s] (I)       ============  Phase 1e Route ============
[06/12 22:28:49    202s] (I)       Started Phase 1e ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Route legalization ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Usage: 21736 = (11635 H, 10101 V) = (21.68% H, 16.69% V) = (1.629e+04um H, 1.414e+04um V)
[06/12 22:28:49    202s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.043040e+04um
[06/12 22:28:49    202s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       
[06/12 22:28:49    202s] (I)       ============  Phase 1l Route ============
[06/12 22:28:49    202s] (I)       Started Phase 1l ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Layer assignment (1T) ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Clean cong LA ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/12 22:28:49    202s] (I)       Layer  2:      22548      4514         4           0       22680    ( 0.00%) 
[06/12 22:28:49    202s] (I)       Layer  3:      30701      8894         3           0       30800    ( 0.00%) 
[06/12 22:28:49    202s] (I)       Layer  4:      15223      4172         3           0       15390    ( 0.00%) 
[06/12 22:28:49    202s] (I)       Layer  5:      15174      3344         6           0       15400    ( 0.00%) 
[06/12 22:28:49    202s] (I)       Layer  6:      15157      3410         6           0       15390    ( 0.00%) 
[06/12 22:28:49    202s] (I)       Layer  7:       4825       139         0         110        5023    ( 2.14%) 
[06/12 22:28:49    202s] (I)       Layer  8:       4738        45         0         326        4803    ( 6.36%) 
[06/12 22:28:49    202s] (I)       Layer  9:       2152         0         0         810        1884    (30.07%) 
[06/12 22:28:49    202s] (I)       Layer 10:       1843         0         0        1026        1538    (40.02%) 
[06/12 22:28:49    202s] (I)       Total:        112361     24518        22        2272      112908    ( 1.97%) 
[06/12 22:28:49    202s] (I)       
[06/12 22:28:49    202s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/12 22:28:49    202s] [NR-eGR]                        OverCon            
[06/12 22:28:49    202s] [NR-eGR]                         #Gcell     %Gcell
[06/12 22:28:49    202s] [NR-eGR]       Layer                (2)    OverCon 
[06/12 22:28:49    202s] [NR-eGR] ----------------------------------------------
[06/12 22:28:49    202s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:49    202s] [NR-eGR]  metal2  (2)         4( 0.13%)   ( 0.13%) 
[06/12 22:28:49    202s] [NR-eGR]  metal3  (3)         3( 0.10%)   ( 0.10%) 
[06/12 22:28:49    202s] [NR-eGR]  metal4  (4)         3( 0.10%)   ( 0.10%) 
[06/12 22:28:49    202s] [NR-eGR]  metal5  (5)         5( 0.16%)   ( 0.16%) 
[06/12 22:28:49    202s] [NR-eGR]  metal6  (6)         4( 0.13%)   ( 0.13%) 
[06/12 22:28:49    202s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:49    202s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:49    202s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:49    202s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/12 22:28:49    202s] [NR-eGR] ----------------------------------------------
[06/12 22:28:49    202s] [NR-eGR] Total               19( 0.08%)   ( 0.08%) 
[06/12 22:28:49    202s] [NR-eGR] 
[06/12 22:28:49    202s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Export 3D cong map ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       total 2D Cap : 114472 = (53793 H, 60679 V)
[06/12 22:28:49    202s] (I)       Started Export 2D cong map ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/12 22:28:49    202s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/12 22:28:49    202s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Free existing wires ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       ============= Track Assignment ============
[06/12 22:28:49    202s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Track Assignment (1T) ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/12 22:28:49    202s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Run Multi-thread track assignment
[06/12 22:28:49    202s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Export ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Started Export DB wires ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Started Export all nets ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Started Set wire vias ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:28:49    202s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3958
[06/12 22:28:49    202s] [NR-eGR] metal2  (2V) length: 4.381385e+03um, number of vias: 4788
[06/12 22:28:49    202s] [NR-eGR] metal3  (3H) length: 1.186043e+04um, number of vias: 1503
[06/12 22:28:49    202s] [NR-eGR] metal4  (4V) length: 5.559675e+03um, number of vias: 266
[06/12 22:28:49    202s] [NR-eGR] metal5  (5H) length: 4.622570e+03um, number of vias: 252
[06/12 22:28:49    202s] [NR-eGR] metal6  (6V) length: 4.754795e+03um, number of vias: 6
[06/12 22:28:49    202s] [NR-eGR] metal7  (7H) length: 1.938400e+02um, number of vias: 2
[06/12 22:28:49    202s] [NR-eGR] metal8  (8V) length: 6.300000e+01um, number of vias: 0
[06/12 22:28:49    202s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/12 22:28:49    202s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/12 22:28:49    202s] [NR-eGR] Total length: 3.143570e+04um, number of vias: 10775
[06/12 22:28:49    202s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:28:49    202s] [NR-eGR] Total eGR-routed clock nets wire length: 1.013200e+03um 
[06/12 22:28:49    202s] [NR-eGR] --------------------------------------------------------------------------
[06/12 22:28:49    202s] (I)       Started Update net boxes ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Started Update timing ( Curr Mem: 1367.77 MB )
[06/12 22:28:49    202s] (I)       Finished Update timing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1358.26 MB )
[06/12 22:28:49    202s] (I)       Finished Export ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1358.26 MB )
[06/12 22:28:49    202s] (I)       Started Postprocess design ( Curr Mem: 1358.26 MB )
[06/12 22:28:49    202s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.26 MB )
[06/12 22:28:49    202s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1353.26 MB )
[06/12 22:28:49    202s] Extraction called for design 'SUM' of instances=1079 and nets=1340 using extraction engine 'preRoute' .
[06/12 22:28:49    202s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:28:49    202s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:28:49    202s] PreRoute RC Extraction called for design SUM.
[06/12 22:28:49    202s] RC Extraction called in multi-corner(1) mode.
[06/12 22:28:49    202s] RCMode: PreRoute
[06/12 22:28:49    202s]       RC Corner Indexes            0   
[06/12 22:28:49    202s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:28:49    202s] Resistance Scaling Factor    : 1.00000 
[06/12 22:28:49    202s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:28:49    202s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:28:49    202s] Shrink Factor                : 1.00000
[06/12 22:28:49    202s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/12 22:28:49    202s] Using capacitance table file ...
[06/12 22:28:49    202s] LayerId::1 widthSet size::4
[06/12 22:28:49    202s] LayerId::2 widthSet size::4
[06/12 22:28:49    202s] LayerId::3 widthSet size::4
[06/12 22:28:49    202s] LayerId::4 widthSet size::4
[06/12 22:28:49    202s] LayerId::5 widthSet size::4
[06/12 22:28:49    202s] LayerId::6 widthSet size::4
[06/12 22:28:49    202s] LayerId::7 widthSet size::4
[06/12 22:28:49    202s] LayerId::8 widthSet size::4
[06/12 22:28:49    202s] LayerId::9 widthSet size::4
[06/12 22:28:49    202s] LayerId::10 widthSet size::3
[06/12 22:28:49    202s] Updating RC grid for preRoute extraction ...
[06/12 22:28:49    202s] Initializing multi-corner capacitance tables ... 
[06/12 22:28:49    202s] Initializing multi-corner resistance tables ...
[06/12 22:28:49    202s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:49    202s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298483 ; uaWl: 1.000000 ; uaWlH: 0.483332 ; aWlH: 0.000000 ; Pmax: 0.899600 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 79 ; 
[06/12 22:28:49    202s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1353.258M)
[06/12 22:28:49    202s] Compute RC Scale Done ...
[06/12 22:28:49    202s] OPERPROF: Starting HotSpotCal at level 1, MEM:1353.3M
[06/12 22:28:49    202s] [hotspot] +------------+---------------+---------------+
[06/12 22:28:49    202s] [hotspot] |            |   max hotspot | total hotspot |
[06/12 22:28:49    202s] [hotspot] +------------+---------------+---------------+
[06/12 22:28:49    202s] [hotspot] | normalized |          0.00 |          0.00 |
[06/12 22:28:49    202s] [hotspot] +------------+---------------+---------------+
[06/12 22:28:49    202s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/12 22:28:49    202s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/12 22:28:49    202s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1353.3M
[06/12 22:28:49    202s] #################################################################################
[06/12 22:28:49    202s] # Design Stage: PreRoute
[06/12 22:28:49    202s] # Design Name: SUM
[06/12 22:28:49    202s] # Design Mode: 90nm
[06/12 22:28:49    202s] # Analysis Mode: MMMC Non-OCV 
[06/12 22:28:49    202s] # Parasitics Mode: No SPEF/RCDB 
[06/12 22:28:49    202s] # Signoff Settings: SI Off 
[06/12 22:28:49    202s] #################################################################################
[06/12 22:28:49    203s] Calculate delays in Single mode...
[06/12 22:28:49    203s] Topological Sorting (REAL = 0:00:00.0, MEM = 1347.3M, InitMEM = 1347.3M)
[06/12 22:28:49    203s] Start delay calculation (fullDC) (1 T). (MEM=1347.27)
[06/12 22:28:49    203s] End AAE Lib Interpolated Model. (MEM=1358.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:28:50    204s] Total number of fetched objects 1724
[06/12 22:28:50    204s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 22:28:50    204s] End delay calculation. (MEM=1375.21 CPU=0:00:00.8 REAL=0:00:01.0)
[06/12 22:28:50    204s] End delay calculation (fullDC). (MEM=1375.21 CPU=0:00:01.0 REAL=0:00:01.0)
[06/12 22:28:50    204s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1375.2M) ***
[06/12 22:28:50    204s] Begin: GigaOpt postEco DRV Optimization
[06/12 22:28:50    204s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[06/12 22:28:50    204s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:28:50    204s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (163.8), totSession cpu/real = 0:03:24.3/0:11:29.4 (0.3), mem = 1375.2M
[06/12 22:28:50    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17864.5
[06/12 22:28:50    204s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:28:50    204s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=1375.2M
[06/12 22:28:50    204s] OPERPROF: Starting DPlace-Init at level 1, MEM:1375.2M
[06/12 22:28:50    204s] z: 2, totalTracks: 1
[06/12 22:28:50    204s] z: 4, totalTracks: 1
[06/12 22:28:50    204s] z: 6, totalTracks: 1
[06/12 22:28:50    204s] z: 8, totalTracks: 1
[06/12 22:28:50    204s] #spOpts: mergeVia=F 
[06/12 22:28:50    204s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1375.2M
[06/12 22:28:50    204s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1375.2M
[06/12 22:28:50    204s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:28:50    204s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1375.2M
[06/12 22:28:50    204s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1407.2M
[06/12 22:28:50    204s] Fast DP-INIT is on for default
[06/12 22:28:50    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:28:50    204s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1407.2M
[06/12 22:28:50    204s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1407.2M
[06/12 22:28:50    204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1407.2MB).
[06/12 22:28:50    204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1407.2M
[06/12 22:28:50    204s] TotalInstCnt at PhyDesignMc Initialization: 1,079
[06/12 22:28:50    204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=1407.2M
[06/12 22:28:50    204s] ### Creating RouteCongInterface, started
[06/12 22:28:50    204s] 
[06/12 22:28:50    204s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/12 22:28:50    204s] 
[06/12 22:28:50    204s] #optDebug: {0, 1.000}
[06/12 22:28:50    204s] ### Creating RouteCongInterface, finished
[06/12 22:28:50    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=1407.2M
[06/12 22:28:50    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=1407.2M
[06/12 22:28:53    207s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1426.3M
[06/12 22:28:53    207s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1426.3M
[06/12 22:28:53    207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:28:53    207s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/12 22:28:53    207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:28:53    207s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/12 22:28:53    207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:28:53    207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/12 22:28:53    207s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  59.46|          |         |
[06/12 22:28:53    207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/12 22:28:53    207s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  59.46| 0:00:00.0|  1426.3M|
[06/12 22:28:53    207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:28:53    207s] Bottom Preferred Layer:
[06/12 22:28:53    207s]     None
[06/12 22:28:53    207s] Via Pillar Rule:
[06/12 22:28:53    207s]     None
[06/12 22:28:53    207s] 
[06/12 22:28:53    207s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1426.3M) ***
[06/12 22:28:53    207s] 
[06/12 22:28:53    207s] Total-nets :: 1338, Stn-nets :: 0, ratio :: 0 %
[06/12 22:28:53    207s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1407.2M
[06/12 22:28:53    207s] TotalInstCnt at PhyDesignMc Destruction: 1,079
[06/12 22:28:53    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17864.5
[06/12 22:28:53    207s] *** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:03:27.3/0:11:32.4 (0.3), mem = 1407.2M
[06/12 22:28:53    207s] 
[06/12 22:28:53    207s] =============================================================================================
[06/12 22:28:53    207s]  Step TAT Report for DrvOpt #3
[06/12 22:28:53    207s] =============================================================================================
[06/12 22:28:53    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:28:53    207s] ---------------------------------------------------------------------------------------------
[06/12 22:28:53    207s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    1.0
[06/12 22:28:53    207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:53    207s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[06/12 22:28:53    207s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[06/12 22:28:53    207s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:28:53    207s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[06/12 22:28:53    207s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[06/12 22:28:53    207s] [ MISC                   ]          0:00:03.0  (  96.0 % )     0:00:03.0 /  0:00:03.0    1.0
[06/12 22:28:53    207s] ---------------------------------------------------------------------------------------------
[06/12 22:28:53    207s]  DrvOpt #3 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[06/12 22:28:53    207s] ---------------------------------------------------------------------------------------------
[06/12 22:28:53    207s] 
[06/12 22:28:53    207s] End: GigaOpt postEco DRV Optimization
[06/12 22:28:53    207s] **INFO: Flow update: Design timing is met.
[06/12 22:28:53    207s] Running refinePlace -preserveRouting true -hardFence false
[06/12 22:28:53    207s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1407.2M
[06/12 22:28:53    207s] z: 2, totalTracks: 1
[06/12 22:28:53    207s] z: 4, totalTracks: 1
[06/12 22:28:53    207s] z: 6, totalTracks: 1
[06/12 22:28:53    207s] z: 8, totalTracks: 1
[06/12 22:28:53    207s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.008, MEM:1407.2M
[06/12 22:28:53    207s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1407.2MB).
[06/12 22:28:53    207s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.013, MEM:1407.2M
[06/12 22:28:53    207s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17864.4
[06/12 22:28:53    207s] OPERPROF:   Starting RefinePlace at level 2, MEM:1407.2M
[06/12 22:28:53    207s] *** Starting refinePlace (0:03:27 mem=1407.2M) ***
[06/12 22:28:53    207s] Total net bbox length = 2.944e+04 (1.593e+04 1.351e+04) (ext = 2.551e+04)
[06/12 22:28:53    207s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/12 22:28:53    207s] Type 'man IMPSP-5140' for more detail.
[06/12 22:28:53    207s] **WARN: (IMPSP-315):	Found 1079 instances insts with no PG Term connections.
[06/12 22:28:53    207s] Type 'man IMPSP-315' for more detail.
[06/12 22:28:53    207s] 
[06/12 22:28:53    207s] Starting Small incrNP...
[06/12 22:28:53    207s] User Input Parameters:
[06/12 22:28:53    207s] - Congestion Driven    : Off
[06/12 22:28:53    207s] - Timing Driven        : Off
[06/12 22:28:53    207s] - Area-Violation Based : Off
[06/12 22:28:53    207s] - Start Rollback Level : -5
[06/12 22:28:53    207s] - Legalized            : On
[06/12 22:28:53    207s] - Window Based         : Off
[06/12 22:28:53    207s] - eDen incr mode       : Off
[06/12 22:28:53    207s] - Small incr mode      : On
[06/12 22:28:53    207s] 
[06/12 22:28:53    207s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1407.2M
[06/12 22:28:53    207s] default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
[06/12 22:28:53    207s] Density distribution unevenness ratio = 2.796%
[06/12 22:28:53    207s] cost 0.643243, thresh 1.000000
[06/12 22:28:53    207s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1407.2M)
[06/12 22:28:53    207s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/12 22:28:53    207s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1407.2M
[06/12 22:28:53    207s] Starting refinePlace ...
[06/12 22:28:53    207s] One DDP V2 for no tweak run.
[06/12 22:28:53    207s]   Spread Effort: high, pre-route mode, useDDP on.
[06/12 22:28:53    207s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1407.2MB) @(0:03:27 - 0:03:27).
[06/12 22:28:53    207s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:28:53    207s] wireLenOptFixPriorityInst 0 inst fixed
[06/12 22:28:53    207s] 
[06/12 22:28:53    207s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/12 22:28:53    207s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:28:53    207s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1407.2MB) @(0:03:27 - 0:03:27).
[06/12 22:28:53    207s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:28:53    207s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1407.2MB
[06/12 22:28:53    207s] Statistics of distance of Instance movement in refine placement:
[06/12 22:28:53    207s]   maximum (X+Y) =         0.00 um
[06/12 22:28:53    207s]   mean    (X+Y) =         0.00 um
[06/12 22:28:53    207s] Summary Report:
[06/12 22:28:53    207s] Instances move: 0 (out of 1079 movable)
[06/12 22:28:53    207s] Instances flipped: 0
[06/12 22:28:53    207s] Mean displacement: 0.00 um
[06/12 22:28:53    207s] Max displacement: 0.00 um 
[06/12 22:28:53    207s] Total instances moved : 0
[06/12 22:28:53    207s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.043, MEM:1407.2M
[06/12 22:28:53    207s] Total net bbox length = 2.944e+04 (1.593e+04 1.351e+04) (ext = 2.551e+04)
[06/12 22:28:53    207s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1407.2MB
[06/12 22:28:53    207s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1407.2MB) @(0:03:27 - 0:03:27).
[06/12 22:28:53    207s] *** Finished refinePlace (0:03:27 mem=1407.2M) ***
[06/12 22:28:53    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17864.4
[06/12 22:28:53    207s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.054, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:1407.2M
[06/12 22:28:53    207s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.080, REAL:0.073, MEM:1407.2M
[06/12 22:28:53    207s] **INFO: Flow update: Design timing is met.
[06/12 22:28:53    207s] **INFO: Flow update: Design timing is met.
[06/12 22:28:53    207s] #optDebug: fT-D <X 1 0 0 0>
[06/12 22:28:54    207s] 
[06/12 22:28:54    207s] Active setup views:
[06/12 22:28:54    207s]  default
[06/12 22:28:54    207s]   Dominating endpoints: 0
[06/12 22:28:54    207s]   Dominating TNS: -0.000
[06/12 22:28:54    207s] 
[06/12 22:28:54    207s] Extraction called for design 'SUM' of instances=1079 and nets=1340 using extraction engine 'preRoute' .
[06/12 22:28:54    207s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:28:54    207s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:28:54    207s] PreRoute RC Extraction called for design SUM.
[06/12 22:28:54    207s] RC Extraction called in multi-corner(1) mode.
[06/12 22:28:54    207s] RCMode: PreRoute
[06/12 22:28:54    207s]       RC Corner Indexes            0   
[06/12 22:28:54    207s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:28:54    207s] Resistance Scaling Factor    : 1.00000 
[06/12 22:28:54    207s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:28:54    207s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:28:54    207s] Shrink Factor                : 1.00000
[06/12 22:28:54    207s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/12 22:28:54    207s] Using capacitance table file ...
[06/12 22:28:54    207s] LayerId::1 widthSet size::4
[06/12 22:28:54    207s] LayerId::2 widthSet size::4
[06/12 22:28:54    207s] LayerId::3 widthSet size::4
[06/12 22:28:54    207s] LayerId::4 widthSet size::4
[06/12 22:28:54    207s] LayerId::5 widthSet size::4
[06/12 22:28:54    207s] LayerId::6 widthSet size::4
[06/12 22:28:54    207s] LayerId::7 widthSet size::4
[06/12 22:28:54    207s] LayerId::8 widthSet size::4
[06/12 22:28:54    207s] LayerId::9 widthSet size::4
[06/12 22:28:54    207s] LayerId::10 widthSet size::3
[06/12 22:28:54    207s] Updating RC grid for preRoute extraction ...
[06/12 22:28:54    207s] Initializing multi-corner capacitance tables ... 
[06/12 22:28:54    207s] Initializing multi-corner resistance tables ...
[06/12 22:28:54    207s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:28:54    207s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298483 ; uaWl: 1.000000 ; uaWlH: 0.483332 ; aWlH: 0.000000 ; Pmax: 0.899600 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 79 ; 
[06/12 22:28:54    207s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1346.707M)
[06/12 22:28:54    207s] Starting delay calculation for Setup views
[06/12 22:28:54    207s] #################################################################################
[06/12 22:28:54    207s] # Design Stage: PreRoute
[06/12 22:28:54    207s] # Design Name: SUM
[06/12 22:28:54    207s] # Design Mode: 90nm
[06/12 22:28:54    207s] # Analysis Mode: MMMC Non-OCV 
[06/12 22:28:54    207s] # Parasitics Mode: No SPEF/RCDB 
[06/12 22:28:54    207s] # Signoff Settings: SI Off 
[06/12 22:28:54    207s] #################################################################################
[06/12 22:28:54    207s] Calculate delays in Single mode...
[06/12 22:28:54    207s] Topological Sorting (REAL = 0:00:00.0, MEM = 1348.7M, InitMEM = 1348.7M)
[06/12 22:28:54    207s] Start delay calculation (fullDC) (1 T). (MEM=1348.72)
[06/12 22:28:54    207s] End AAE Lib Interpolated Model. (MEM=1360.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:28:55    208s] Total number of fetched objects 1724
[06/12 22:28:55    208s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 22:28:55    208s] End delay calculation. (MEM=1375.93 CPU=0:00:00.8 REAL=0:00:01.0)
[06/12 22:28:55    208s] End delay calculation (fullDC). (MEM=1375.93 CPU=0:00:01.0 REAL=0:00:01.0)
[06/12 22:28:55    208s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1375.9M) ***
[06/12 22:28:55    208s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:29 mem=1375.9M)
[06/12 22:28:55    208s] Reported timing to dir ./timingReports
[06/12 22:28:55    208s] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1126.3M, totSessionCpu=0:03:29 **
[06/12 22:28:55    208s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1331.9M
[06/12 22:28:55    208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1331.9M
[06/12 22:29:00    210s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  4.083  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.463%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:31, mem = 1128.6M, totSessionCpu=0:03:31 **
[06/12 22:29:00    210s] *** Finished optDesign ***
[06/12 22:29:00    211s] Info: pop threads available for lower-level modules during optimization.
[06/12 22:29:00    211s] Deleting Lib Analyzer.
[06/12 22:29:00    211s] Info: Destroy the CCOpt slew target map.
[06/12 22:29:00    211s] clean pInstBBox. size 0
[06/12 22:29:00    211s] All LLGs are deleted
[06/12 22:29:00    211s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1347.2M
[06/12 22:29:00    211s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1347.2M
[06/12 22:29:00    211s] 
[06/12 22:29:00    211s] =============================================================================================
[06/12 22:29:00    211s]  Final TAT Report for optDesign
[06/12 22:29:00    211s] =============================================================================================
[06/12 22:29:00    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:29:00    211s] ---------------------------------------------------------------------------------------------
[06/12 22:29:00    211s] [ GlobalOpt              ]      1   0:00:06.5  (  21.2 % )     0:00:06.5 /  0:00:06.5    1.0
[06/12 22:29:00    211s] [ DrvOpt                 ]      3   0:00:09.4  (  30.7 % )     0:00:09.5 /  0:00:09.5    1.0
[06/12 22:29:00    211s] [ AreaOpt                ]      1   0:00:01.6  (   5.4 % )     0:00:01.8 /  0:00:01.8    1.0
[06/12 22:29:00    211s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/12 22:29:00    211s] [ RefinePlace            ]      3   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[06/12 22:29:00    211s] [ TimingUpdate           ]      4   0:00:00.3  (   0.8 % )     0:00:02.5 /  0:00:02.5    1.0
[06/12 22:29:00    211s] [ FullDelayCalc          ]      2   0:00:02.3  (   7.4 % )     0:00:02.3 /  0:00:02.2    1.0
[06/12 22:29:00    211s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:05.9 /  0:00:03.3    0.6
[06/12 22:29:00    211s] [ TimingReport           ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.9
[06/12 22:29:00    211s] [ DrvReport              ]      2   0:00:02.7  (   8.8 % )     0:00:02.7 /  0:00:00.2    0.1
[06/12 22:29:00    211s] [ GenerateReports        ]      1   0:00:01.8  (   5.8 % )     0:00:01.8 /  0:00:01.8    1.0
[06/12 22:29:00    211s] [ MISC                   ]          0:00:05.4  (  17.7 % )     0:00:05.4 /  0:00:05.4    1.0
[06/12 22:29:00    211s] ---------------------------------------------------------------------------------------------
[06/12 22:29:00    211s]  optDesign TOTAL                    0:00:30.5  ( 100.0 % )     0:00:30.5 /  0:00:27.9    0.9
[06/12 22:29:00    211s] ---------------------------------------------------------------------------------------------
[06/12 22:29:00    211s] 
[06/12 22:29:00    211s] Deleting Cell Server ...
[06/12 22:29:00    211s] <CMD> optDesign -postCTS -hold
[06/12 22:29:00    211s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1046.1M, totSessionCpu=0:03:31 **
[06/12 22:29:00    211s] **INFO: User settings:
[06/12 22:29:00    211s] setExtractRCMode -engine                    preRoute
[06/12 22:29:00    211s] setUsefulSkewMode -ecoRoute                 false
[06/12 22:29:00    211s] setDelayCalMode -enable_high_fanout         true
[06/12 22:29:00    211s] setDelayCalMode -eng_copyNetPropToNewNet    true
[06/12 22:29:00    211s] setDelayCalMode -engine                     aae
[06/12 22:29:00    211s] setDelayCalMode -ignoreNetLoad              false
[06/12 22:29:00    211s] setOptMode -activeHoldViews                 { default }
[06/12 22:29:00    211s] setOptMode -activeSetupViews                { default }
[06/12 22:29:00    211s] setOptMode -autoSetupViews                  { default}
[06/12 22:29:00    211s] setOptMode -autoTDGRSetupViews              { default}
[06/12 22:29:00    211s] setOptMode -drcMargin                       0
[06/12 22:29:00    211s] setOptMode -fixCap                          true
[06/12 22:29:00    211s] setOptMode -fixDrc                          true
[06/12 22:29:00    211s] setOptMode -fixFanoutLoad                   false
[06/12 22:29:00    211s] setOptMode -fixTran                         true
[06/12 22:29:00    211s] setOptMode -setupTargetSlack                0
[06/12 22:29:00    211s] setPlaceMode -place_design_floorplan_mode   false
[06/12 22:29:00    211s] setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
[06/12 22:29:00    211s] setAnalysisMode -analysisType               single
[06/12 22:29:00    211s] setAnalysisMode -clkSrcPath                 true
[06/12 22:29:00    211s] setAnalysisMode -clockPropagation           sdcControl
[06/12 22:29:00    211s] setAnalysisMode -virtualIPO                 false
[06/12 22:29:00    211s] 
[06/12 22:29:00    211s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/12 22:29:00    211s] GigaOpt running with 1 threads.
[06/12 22:29:00    211s] Info: 1 threads available for lower-level modules during optimization.
[06/12 22:29:00    211s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:29:00    211s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:29:00    211s] Summary for sequential cells identification: 
[06/12 22:29:00    211s]   Identified SBFF number: 16
[06/12 22:29:00    211s]   Identified MBFF number: 0
[06/12 22:29:00    211s]   Identified SB Latch number: 0
[06/12 22:29:00    211s]   Identified MB Latch number: 0
[06/12 22:29:00    211s]   Not identified SBFF number: 0
[06/12 22:29:00    211s]   Not identified MBFF number: 0
[06/12 22:29:00    211s]   Not identified SB Latch number: 0
[06/12 22:29:00    211s]   Not identified MB Latch number: 0
[06/12 22:29:00    211s]   Number of sequential cells which are not FFs: 13
[06/12 22:29:00    211s]  Visiting view : default
[06/12 22:29:00    211s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:00    211s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:00    211s]  Visiting view : default
[06/12 22:29:00    211s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:00    211s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:00    211s]  Setting StdDelay to 10.10
[06/12 22:29:00    211s] Creating Cell Server, finished. 
[06/12 22:29:00    211s] 
[06/12 22:29:00    211s] Need call spDPlaceInit before registerPrioInstLoc.
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:1269.2M
[06/12 22:29:00    211s] z: 2, totalTracks: 1
[06/12 22:29:00    211s] z: 4, totalTracks: 1
[06/12 22:29:00    211s] z: 6, totalTracks: 1
[06/12 22:29:00    211s] z: 8, totalTracks: 1
[06/12 22:29:00    211s] #spOpts: mergeVia=F 
[06/12 22:29:00    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1269.2M
[06/12 22:29:00    211s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1269.2M
[06/12 22:29:00    211s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:29:00    211s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1269.2M
[06/12 22:29:00    211s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.009, MEM:1285.9M
[06/12 22:29:00    211s] Fast DP-INIT is on for default
[06/12 22:29:00    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:29:00    211s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1285.9M
[06/12 22:29:00    211s] OPERPROF:     Starting CMU at level 3, MEM:1285.9M
[06/12 22:29:00    211s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1285.9M
[06/12 22:29:00    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1285.9M
[06/12 22:29:00    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1285.9MB).
[06/12 22:29:00    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:1285.9M
[06/12 22:29:00    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1285.9M
[06/12 22:29:00    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:1285.9M
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] 
[06/12 22:29:00    211s] Creating Lib Analyzer ...
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:29:00    211s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:29:00    211s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:29:00    211s] 
[06/12 22:29:00    211s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:29:00    211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=1290.0M
[06/12 22:29:00    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=1290.0M
[06/12 22:29:00    211s] Creating Lib Analyzer, finished. 
[06/12 22:29:00    211s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1051.2M, totSessionCpu=0:03:32 **
[06/12 22:29:00    211s] *** optDesign -postCTS ***
[06/12 22:29:00    211s] DRC Margin: user margin 0.0
[06/12 22:29:00    211s] Hold Target Slack: user slack 0
[06/12 22:29:00    211s] Setup Target Slack: user slack 0;
[06/12 22:29:00    211s] setUsefulSkewMode -ecoRoute false
[06/12 22:29:00    211s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1290.0M
[06/12 22:29:00    211s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1290.0M
[06/12 22:29:00    211s] Deleting Cell Server ...
[06/12 22:29:00    211s] Deleting Lib Analyzer.
[06/12 22:29:00    211s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:29:00    211s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:29:00    211s] Summary for sequential cells identification: 
[06/12 22:29:00    211s]   Identified SBFF number: 16
[06/12 22:29:00    211s]   Identified MBFF number: 0
[06/12 22:29:00    211s]   Identified SB Latch number: 0
[06/12 22:29:00    211s]   Identified MB Latch number: 0
[06/12 22:29:00    211s]   Not identified SBFF number: 0
[06/12 22:29:00    211s]   Not identified MBFF number: 0
[06/12 22:29:00    211s]   Not identified SB Latch number: 0
[06/12 22:29:00    211s]   Not identified MB Latch number: 0
[06/12 22:29:00    211s]   Number of sequential cells which are not FFs: 13
[06/12 22:29:00    211s]  Visiting view : default
[06/12 22:29:00    211s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:00    211s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:00    211s]  Visiting view : default
[06/12 22:29:00    211s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:00    211s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:00    211s]  Setting StdDelay to 10.10
[06/12 22:29:00    211s] Creating Cell Server, finished. 
[06/12 22:29:00    211s] 
[06/12 22:29:00    211s] Deleting Cell Server ...
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1290.0M
[06/12 22:29:00    211s] All LLGs are deleted
[06/12 22:29:00    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1290.0M
[06/12 22:29:00    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1290.0M
[06/12 22:29:00    211s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1290.0M
[06/12 22:29:00    211s] Start to check current routing status for nets...
[06/12 22:29:00    211s] All nets are already routed correctly.
[06/12 22:29:00    211s] End to check current routing status for nets (mem=1290.0M)
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:00    211s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] Compute RC Scale Done ...
[06/12 22:29:01    212s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:29:01    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=1446.2M
[06/12 22:29:01    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:1446.2M
[06/12 22:29:01    212s] z: 2, totalTracks: 1
[06/12 22:29:01    212s] z: 4, totalTracks: 1
[06/12 22:29:01    212s] z: 6, totalTracks: 1
[06/12 22:29:01    212s] z: 8, totalTracks: 1
[06/12 22:29:01    212s] #spOpts: mergeVia=F 
[06/12 22:29:01    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1446.2M
[06/12 22:29:01    212s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1446.2M
[06/12 22:29:01    212s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:29:01    212s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1446.2M
[06/12 22:29:01    212s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.010, MEM:1446.2M
[06/12 22:29:01    212s] Fast DP-INIT is on for default
[06/12 22:29:01    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:29:01    212s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1446.2M
[06/12 22:29:01    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1446.2M
[06/12 22:29:01    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1446.2MB).
[06/12 22:29:01    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1446.2M
[06/12 22:29:01    212s] TotalInstCnt at PhyDesignMc Initialization: 1,079
[06/12 22:29:01    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=1446.2M
[06/12 22:29:01    212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1446.2M
[06/12 22:29:01    212s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1446.2M
[06/12 22:29:01    212s] TotalInstCnt at PhyDesignMc Destruction: 1,079
[06/12 22:29:01    212s] GigaOpt Hold Optimizer is used
[06/12 22:29:01    212s] End AAE Lib Interpolated Model. (MEM=1446.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:29:01    212s] 
[06/12 22:29:01    212s] Creating Lib Analyzer ...
[06/12 22:29:01    212s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:29:01    212s] Summary for sequential cells identification: 
[06/12 22:29:01    212s]   Identified SBFF number: 16
[06/12 22:29:01    212s]   Identified MBFF number: 0
[06/12 22:29:01    212s]   Identified SB Latch number: 0
[06/12 22:29:01    212s]   Identified MB Latch number: 0
[06/12 22:29:01    212s]   Not identified SBFF number: 0
[06/12 22:29:01    212s]   Not identified MBFF number: 0
[06/12 22:29:01    212s]   Not identified SB Latch number: 0
[06/12 22:29:01    212s]   Not identified MB Latch number: 0
[06/12 22:29:01    212s]   Number of sequential cells which are not FFs: 13
[06/12 22:29:01    212s]  Visiting view : default
[06/12 22:29:01    212s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:01    212s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:01    212s]  Visiting view : default
[06/12 22:29:01    212s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:01    212s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:01    212s]  Setting StdDelay to 10.10
[06/12 22:29:01    212s] Creating Cell Server, finished. 
[06/12 22:29:01    212s] 
[06/12 22:29:01    212s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:01    212s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:29:01    212s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:29:01    212s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:29:01    212s] 
[06/12 22:29:01    212s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:29:01    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=1446.2M
[06/12 22:29:01    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=1446.2M
[06/12 22:29:01    212s] Creating Lib Analyzer, finished. 
[06/12 22:29:01    212s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:33 mem=1446.2M ***
[06/12 22:29:01    212s] Effort level <high> specified for reg2reg path_group
[06/12 22:29:02    213s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/opt_timing_graph_gTA5va/timingGraph.tgz -dir /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/opt_timing_graph_gTA5va -prefix timingGraph'
[06/12 22:29:02    213s] Done saveTimingGraph
[06/12 22:29:02    213s] Starting delay calculation for Hold views
[06/12 22:29:02    213s] #################################################################################
[06/12 22:29:02    213s] # Design Stage: PreRoute
[06/12 22:29:02    213s] # Design Name: SUM
[06/12 22:29:02    213s] # Design Mode: 90nm
[06/12 22:29:02    213s] # Analysis Mode: MMMC Non-OCV 
[06/12 22:29:02    213s] # Parasitics Mode: No SPEF/RCDB 
[06/12 22:29:02    213s] # Signoff Settings: SI Off 
[06/12 22:29:02    213s] #################################################################################
[06/12 22:29:02    213s] Calculate delays in Single mode...
[06/12 22:29:02    213s] Topological Sorting (REAL = 0:00:00.0, MEM = 1434.7M, InitMEM = 1434.7M)
[06/12 22:29:02    213s] Start delay calculation (fullDC) (1 T). (MEM=1434.69)
[06/12 22:29:02    213s] End AAE Lib Interpolated Model. (MEM=1446.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:29:03    214s] Total number of fetched objects 1724
[06/12 22:29:03    214s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:29:03    214s] End delay calculation. (MEM=1414.2 CPU=0:00:00.7 REAL=0:00:00.0)
[06/12 22:29:03    214s] End delay calculation (fullDC). (MEM=1414.2 CPU=0:00:00.9 REAL=0:00:01.0)
[06/12 22:29:03    214s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1414.2M) ***
[06/12 22:29:03    214s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:35 mem=1414.2M)
[06/12 22:29:04    214s] 
[06/12 22:29:04    214s] Active hold views:
[06/12 22:29:04    214s]  default
[06/12 22:29:04    214s]   Dominating endpoints: 0
[06/12 22:29:04    214s]   Dominating TNS: -0.000
[06/12 22:29:04    214s] 
[06/12 22:29:04    214s] Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:03:35 mem=1429.5M ***
[06/12 22:29:04    215s] Done building hold timer [3103 node(s), 4519 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:03:35 mem=1429.5M ***
[06/12 22:29:04    215s] Running 'restoreTimingGraph -file /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/opt_timing_graph_gTA5va/timingGraph.tgz -dir /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/opt_timing_graph_gTA5va -prefix timingGraph'
[06/12 22:29:05    216s] Done restoreTimingGraph
[06/12 22:29:05    216s] Done building cte setup timing graph (fixHold) cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:03:36 mem=1441.5M ***
[06/12 22:29:05    216s] *info: category slack lower bound [L 0.0] default
[06/12 22:29:05    216s] *info: category slack lower bound [H 0.0] reg2reg 
[06/12 22:29:05    216s] --------------------------------------------------- 
[06/12 22:29:05    216s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/12 22:29:05    216s] --------------------------------------------------- 
[06/12 22:29:05    216s]          WNS    reg2regWNS
[06/12 22:29:05    216s]     0.024 ns      0.024 ns
[06/12 22:29:05    216s] --------------------------------------------------- 
[06/12 22:29:05    216s] Deleting Cell Server ...
[06/12 22:29:05    216s] Deleting Lib Analyzer.
[06/12 22:29:05    216s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:29:05    216s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:29:05    216s] Summary for sequential cells identification: 
[06/12 22:29:05    216s]   Identified SBFF number: 16
[06/12 22:29:05    216s]   Identified MBFF number: 0
[06/12 22:29:05    216s]   Identified SB Latch number: 0
[06/12 22:29:05    216s]   Identified MB Latch number: 0
[06/12 22:29:05    216s]   Not identified SBFF number: 0
[06/12 22:29:05    216s]   Not identified MBFF number: 0
[06/12 22:29:05    216s]   Not identified SB Latch number: 0
[06/12 22:29:05    216s]   Not identified MB Latch number: 0
[06/12 22:29:05    216s]   Number of sequential cells which are not FFs: 13
[06/12 22:29:05    216s]  Visiting view : default
[06/12 22:29:05    216s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:05    216s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:05    216s]  Visiting view : default
[06/12 22:29:05    216s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:05    216s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:05    216s]  Setting StdDelay to 10.10
[06/12 22:29:05    216s] Creating Cell Server, finished. 
[06/12 22:29:05    216s] 
[06/12 22:29:05    216s] Deleting Cell Server ...
[06/12 22:29:05    216s] 
[06/12 22:29:05    216s] Creating Lib Analyzer ...
[06/12 22:29:05    216s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:29:05    216s] Summary for sequential cells identification: 
[06/12 22:29:05    216s]   Identified SBFF number: 16
[06/12 22:29:05    216s]   Identified MBFF number: 0
[06/12 22:29:05    216s]   Identified SB Latch number: 0
[06/12 22:29:05    216s]   Identified MB Latch number: 0
[06/12 22:29:05    216s]   Not identified SBFF number: 0
[06/12 22:29:05    216s]   Not identified MBFF number: 0
[06/12 22:29:05    216s]   Not identified SB Latch number: 0
[06/12 22:29:05    216s]   Not identified MB Latch number: 0
[06/12 22:29:05    216s]   Number of sequential cells which are not FFs: 13
[06/12 22:29:05    216s]  Visiting view : default
[06/12 22:29:05    216s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:05    216s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:05    216s]  Visiting view : default
[06/12 22:29:05    216s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:05    216s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:05    216s]  Setting StdDelay to 10.10
[06/12 22:29:05    216s] Creating Cell Server, finished. 
[06/12 22:29:05    216s] 
[06/12 22:29:05    216s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:05    216s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:29:05    216s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:29:05    216s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:29:05    216s] 
[06/12 22:29:05    216s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:29:05    216s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:37 mem=1457.5M
[06/12 22:29:05    216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:37 mem=1457.5M
[06/12 22:29:05    216s] Creating Lib Analyzer, finished. 
[06/12 22:29:05    216s] 
[06/12 22:29:05    216s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[06/12 22:29:05    216s] *Info: worst delay setup view: default
[06/12 22:29:05    216s] Footprint list for hold buffering (delay unit: ps)
[06/12 22:29:05    216s] =================================================================
[06/12 22:29:05    216s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/12 22:29:05    216s] ------------------------------------------------------------------
[06/12 22:29:05    216s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[06/12 22:29:05    216s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[06/12 22:29:05    216s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[06/12 22:29:05    216s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[06/12 22:29:05    216s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[06/12 22:29:05    216s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[06/12 22:29:05    216s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[06/12 22:29:05    216s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[06/12 22:29:05    216s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[06/12 22:29:05    216s] =================================================================
[06/12 22:29:06    216s] Hold Timer stdDelay = 10.1ps
[06/12 22:29:06    216s]  Visiting view : default
[06/12 22:29:06    216s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:06    216s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:06    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1457.5M
[06/12 22:29:06    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1457.5M
[06/12 22:29:06    216s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  4.083  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.180  |  0.109  | -0.180  |
|           TNS (ns):| -15.060 |  0.000  | -15.060 |
|    Violating Paths:|   385   |    0    |   385   |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.463%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1194.3M, totSessionCpu=0:03:37 **
[06/12 22:29:06    216s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:36.9/0:11:44.7 (0.3), mem = 1429.5M
[06/12 22:29:06    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17864.6
[06/12 22:29:06    216s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=1429.5M
[06/12 22:29:06    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=1429.5M
[06/12 22:29:06    216s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/12 22:29:06    216s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/12 22:29:06    216s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/12 22:29:06    216s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/12 22:29:06    216s] *info: Run optDesign holdfix with 1 thread.
[06/12 22:29:06    216s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:29:06    216s] --------------------------------------------------- 
[06/12 22:29:06    216s]    Hold Timing Summary  - Initial 
[06/12 22:29:06    216s] --------------------------------------------------- 
[06/12 22:29:06    216s]  Target slack:       0.0000 ns
[06/12 22:29:06    216s]  View: default 
[06/12 22:29:06    216s]    WNS:      -0.1796
[06/12 22:29:06    216s]    TNS:     -15.0573
[06/12 22:29:06    216s]    VP :          385
[06/12 22:29:06    216s]    Worst hold path end point: S_reg[96]/RN 
[06/12 22:29:06    216s] --------------------------------------------------- 
[06/12 22:29:06    216s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:29:06    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:37 mem=1448.6M
[06/12 22:29:06    216s] OPERPROF: Starting DPlace-Init at level 1, MEM:1448.6M
[06/12 22:29:06    216s] z: 2, totalTracks: 1
[06/12 22:29:06    216s] z: 4, totalTracks: 1
[06/12 22:29:06    216s] z: 6, totalTracks: 1
[06/12 22:29:06    216s] z: 8, totalTracks: 1
[06/12 22:29:06    216s] #spOpts: mergeVia=F 
[06/12 22:29:06    216s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1448.6M
[06/12 22:29:06    216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1448.6M
[06/12 22:29:06    216s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1448.6MB).
[06/12 22:29:06    216s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1448.6M
[06/12 22:29:06    216s] TotalInstCnt at PhyDesignMc Initialization: 1,079
[06/12 22:29:06    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:37 mem=1448.6M
[06/12 22:29:06    216s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1448.6M
[06/12 22:29:06    216s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1448.6M
[06/12 22:29:06    216s] 
[06/12 22:29:06    216s] *** Starting Core Fixing (fixHold) cpu=0:00:04.1 real=0:00:05.0 totSessionCpu=0:03:37 mem=1448.6M density=59.463% ***
[06/12 22:29:06    216s] Optimizer Target Slack 0.000 StdDelay is 0.010  
[06/12 22:29:06    217s] ### Creating RouteCongInterface, started
[06/12 22:29:06    217s] 
[06/12 22:29:06    217s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/12 22:29:06    217s] 
[06/12 22:29:06    217s] #optDebug: {0, 0.900}
[06/12 22:29:06    217s] ### Creating RouteCongInterface, finished

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  4.083  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

Density: 59.463%
------------------------------------------------------------
[06/12 22:29:06    217s] *info: Hold Batch Commit is enabled
[06/12 22:29:06    217s] *info: Levelized Batch Commit is enabled
[06/12 22:29:06    217s] 
[06/12 22:29:06    217s] Phase I ......
[06/12 22:29:06    217s] Executing transform: ECO Safe Resize
[06/12 22:29:06    217s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:29:06    217s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/12 22:29:06    217s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:29:06    217s] Worst hold path end point:
[06/12 22:29:06    217s]   BTMP_reg[97]/RN
[06/12 22:29:06    217s]     net: n386 (nrTerm=63)
[06/12 22:29:06    217s] |   0|  -0.180|   -15.06|     385|          0|       0(     0)|    59.46%|   0:00:00.0|  1458.6M|
[06/12 22:29:06    217s] Worst hold path end point:
[06/12 22:29:06    217s]   BTMP_reg[97]/RN
[06/12 22:29:06    217s]     net: n386 (nrTerm=63)
[06/12 22:29:06    217s] |   1|  -0.180|   -15.06|     385|          0|       0(     0)|    59.46%|   0:00:00.0|  1477.7M|
[06/12 22:29:06    217s] 
[06/12 22:29:06    217s] Capturing REF for hold ...
[06/12 22:29:06    217s]    Hold Timing Snapshot: (REF)
[06/12 22:29:06    217s]              All PG WNS: -0.180
[06/12 22:29:06    217s]              All PG TNS: -15.057
[06/12 22:29:06    217s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:29:06    217s] Executing transform: AddBuffer + LegalResize
[06/12 22:29:06    217s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:29:06    217s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/12 22:29:06    217s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:29:06    217s] Worst hold path end point:
[06/12 22:29:06    217s]   BTMP_reg[97]/RN
[06/12 22:29:06    217s]     net: n386 (nrTerm=63)
[06/12 22:29:06    217s] |   0|  -0.180|   -15.06|     385|          0|       0(     0)|    59.46%|   0:00:00.0|  1477.7M|
[06/12 22:29:09    220s] Worst hold path end point:
[06/12 22:29:09    220s]   BTMP_reg[97]/RN
[06/12 22:29:09    220s]     net: n386 (nrTerm=63)
[06/12 22:29:09    220s] |   1|  -0.148|   -10.34|     128|        258|       0(     0)|    63.83%|   0:00:03.0|  1510.3M|
[06/12 22:29:09    220s] Worst hold path end point:
[06/12 22:29:09    220s]   BTMP_reg[97]/RN
[06/12 22:29:09    220s]     net: n386 (nrTerm=63)
[06/12 22:29:09    220s] |   2|  -0.123|    -7.45|      81|          1|       0(     0)|    63.85%|   0:00:00.0|  1510.3M|
[06/12 22:29:09    220s] Worst hold path end point:
[06/12 22:29:09    220s]   BTMP_reg[97]/RN
[06/12 22:29:09    220s]     net: n386 (nrTerm=63)
[06/12 22:29:09    220s] |   3|  -0.098|    -5.82|      61|          1|       0(     0)|    63.87%|   0:00:00.0|  1510.3M|
[06/12 22:29:09    220s] Worst hold path end point:
[06/12 22:29:09    220s]   BTMP_reg[97]/RN
[06/12 22:29:09    220s]     net: n386 (nrTerm=63)
[06/12 22:29:09    220s] |   4|  -0.069|    -4.03|      61|          1|       0(     0)|    63.88%|   0:00:00.0|  1510.3M|
[06/12 22:29:09    220s] Worst hold path end point:
[06/12 22:29:09    220s]   BTMP_reg[97]/RN
[06/12 22:29:09    220s]     net: n386 (nrTerm=63)
[06/12 22:29:09    220s] |   5|  -0.045|    -2.57|      61|          1|       0(     0)|    63.90%|   0:00:00.0|  1510.3M|
[06/12 22:29:09    220s] Worst hold path end point:
[06/12 22:29:09    220s]   BTMP_reg[97]/RN
[06/12 22:29:09    220s]     net: n386 (nrTerm=63)
[06/12 22:29:09    220s] |   6|  -0.019|    -1.04|      61|          1|       0(     0)|    63.92%|   0:00:00.0|  1510.3M|
[06/12 22:29:09    220s] Worst hold path end point:
[06/12 22:29:09    220s]   S_reg[96]/RN
[06/12 22:29:09    220s]     net: n386 (nrTerm=63)
[06/12 22:29:09    220s] |   7|   0.003|     0.00|       0|          1|       0(     0)|    63.93%|   0:00:00.0|  1510.3M|
[06/12 22:29:09    220s] 
[06/12 22:29:09    220s] Capturing REF for hold ...
[06/12 22:29:09    220s]    Hold Timing Snapshot: (REF)
[06/12 22:29:09    220s]              All PG WNS: 0.003
[06/12 22:29:09    220s]              All PG TNS: 0.000
[06/12 22:29:09    220s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:29:09    220s] 
[06/12 22:29:09    220s] *info:    Total 264 cells added for Phase I
[06/12 22:29:09    220s] --------------------------------------------------- 
[06/12 22:29:09    220s]    Hold Timing Summary  - Phase I 
[06/12 22:29:09    220s] --------------------------------------------------- 
[06/12 22:29:09    220s]  Target slack:       0.0000 ns
[06/12 22:29:09    220s]  View: default 
[06/12 22:29:09    220s]    WNS:       0.0033
[06/12 22:29:09    220s]    TNS:       0.0000
[06/12 22:29:09    220s]    VP :            0
[06/12 22:29:09    220s]    Worst hold path end point: S_reg[96]/RN 
[06/12 22:29:09    220s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  3.900  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

Density: 63.934%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[06/12 22:29:09    220s] 
[06/12 22:29:09    220s] *** Finished Core Fixing (fixHold) cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:03:41 mem=1510.3M density=63.934% ***
[06/12 22:29:09    220s] 
[06/12 22:29:09    220s] *info:
[06/12 22:29:09    220s] *info: Added a total of 264 cells to fix/reduce hold violation
[06/12 22:29:09    220s] *info:          in which 224 termBuffering
[06/12 22:29:09    220s] *info:          in which 0 dummyBuffering
[06/12 22:29:09    220s] *info:
[06/12 22:29:09    220s] *info: Summary: 
[06/12 22:29:09    220s] *info:          258 cells of type 'BUF_X1' (3.0, 	18.560) used
[06/12 22:29:09    220s] *info:            6 cells of type 'CLKBUF_X1' (3.0, 	25.535) used
[06/12 22:29:09    220s] 
[06/12 22:29:09    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1510.3M
[06/12 22:29:09    220s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:1510.3M
[06/12 22:29:09    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17864.5
[06/12 22:29:09    220s] OPERPROF: Starting RefinePlace at level 1, MEM:1510.3M
[06/12 22:29:09    220s] *** Starting refinePlace (0:03:41 mem=1510.3M) ***
[06/12 22:29:09    220s] Total net bbox length = 2.985e+04 (1.607e+04 1.378e+04) (ext = 2.363e+04)
[06/12 22:29:09    220s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:29:09    220s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/12 22:29:09    220s] Type 'man IMPSP-5140' for more detail.
[06/12 22:29:09    220s] **WARN: (IMPSP-315):	Found 1343 instances insts with no PG Term connections.
[06/12 22:29:09    220s] Type 'man IMPSP-315' for more detail.
[06/12 22:29:09    220s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1510.3M
[06/12 22:29:09    220s] Starting refinePlace ...
[06/12 22:29:09    220s] One DDP V2 for no tweak run.
[06/12 22:29:09    220s]   Spread Effort: high, pre-route mode, useDDP on.
[06/12 22:29:09    220s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1510.3MB) @(0:03:41 - 0:03:41).
[06/12 22:29:09    220s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:29:09    220s] wireLenOptFixPriorityInst 0 inst fixed
[06/12 22:29:09    220s] 
[06/12 22:29:09    220s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/12 22:29:09    220s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:29:09    220s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1510.3MB) @(0:03:41 - 0:03:41).
[06/12 22:29:09    220s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/12 22:29:09    220s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1510.3MB
[06/12 22:29:09    220s] Statistics of distance of Instance movement in refine placement:
[06/12 22:29:09    220s]   maximum (X+Y) =         0.00 um
[06/12 22:29:09    220s]   mean    (X+Y) =         0.00 um
[06/12 22:29:09    220s] Summary Report:
[06/12 22:29:09    220s] Instances move: 0 (out of 1343 movable)
[06/12 22:29:09    220s] Instances flipped: 0
[06/12 22:29:09    220s] Mean displacement: 0.00 um
[06/12 22:29:09    220s] Max displacement: 0.00 um 
[06/12 22:29:09    220s] Total instances moved : 0
[06/12 22:29:09    220s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.066, MEM:1510.3M
[06/12 22:29:09    220s] Total net bbox length = 2.985e+04 (1.607e+04 1.378e+04) (ext = 2.363e+04)
[06/12 22:29:09    220s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1510.3MB
[06/12 22:29:09    220s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1510.3MB) @(0:03:41 - 0:03:41).
[06/12 22:29:09    220s] *** Finished refinePlace (0:03:41 mem=1510.3M) ***
[06/12 22:29:09    220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17864.5
[06/12 22:29:09    220s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.076, MEM:1510.3M
[06/12 22:29:10    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1510.3M
[06/12 22:29:10    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1510.3M
[06/12 22:29:10    220s] *** maximum move = 0.00 um ***
[06/12 22:29:10    220s] *** Finished re-routing un-routed nets (1510.3M) ***
[06/12 22:29:10    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1510.3M
[06/12 22:29:10    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1510.3M
[06/12 22:29:10    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1510.3M
[06/12 22:29:10    220s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1510.3M
[06/12 22:29:10    220s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1510.3M
[06/12 22:29:10    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:1510.3M
[06/12 22:29:10    220s] 
[06/12 22:29:10    220s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1510.3M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  3.900  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

Density: 63.934%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[06/12 22:29:10    220s] *** Finish Post CTS Hold Fixing (cpu=0:00:08.1 real=0:00:09.0 totSessionCpu=0:03:41 mem=1510.3M density=63.934%) ***
[06/12 22:29:10    220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17864.6
[06/12 22:29:10    220s] *** HoldOpt [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:03:41.0/0:11:48.7 (0.3), mem = 1491.2M
[06/12 22:29:10    220s] **INFO: total 264 insts, 0 nets marked don't touch
[06/12 22:29:10    220s] **INFO: total 264 insts, 0 nets marked don't touch DB property
[06/12 22:29:10    220s] **INFO: total 264 insts, 0 nets unmarked don't touch

[06/12 22:29:10    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1491.2M
[06/12 22:29:10    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1491.2M
[06/12 22:29:10    220s] TotalInstCnt at PhyDesignMc Destruction: 1,343
[06/12 22:29:10    220s] 
[06/12 22:29:10    220s] =============================================================================================
[06/12 22:29:10    220s]  Step TAT Report for HoldOpt #1
[06/12 22:29:10    220s] =============================================================================================
[06/12 22:29:10    220s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:29:10    220s] ---------------------------------------------------------------------------------------------
[06/12 22:29:10    220s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[06/12 22:29:10    220s] [ RefinePlace            ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/12 22:29:10    220s] [ TimingUpdate           ]      8   0:00:00.2  (   2.0 % )     0:00:01.2 /  0:00:01.1    1.0
[06/12 22:29:10    220s] [ FullDelayCalc          ]      1   0:00:01.0  (  11.2 % )     0:00:01.0 /  0:00:00.9    1.0
[06/12 22:29:10    220s] [ OptSummaryReport       ]      4   0:00:00.1  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[06/12 22:29:10    220s] [ TimingReport           ]      5   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[06/12 22:29:10    220s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[06/12 22:29:10    220s] [ SlackTraversorInit     ]      5   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    0.9
[06/12 22:29:10    220s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/12 22:29:10    220s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  11.8 % )     0:00:01.0 /  0:00:01.0    1.0
[06/12 22:29:10    220s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:29:10    220s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:29:10    220s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:29:10    220s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:29:10    220s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.2 % )     0:00:03.3 /  0:00:03.3    1.0
[06/12 22:29:10    220s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:29:10    220s] [ OptEval                ]      8   0:00:01.7  (  19.1 % )     0:00:01.7 /  0:00:01.7    1.0
[06/12 22:29:10    220s] [ OptCommit              ]      8   0:00:00.1  (   0.7 % )     0:00:01.5 /  0:00:01.5    1.0
[06/12 22:29:10    220s] [ IncrTimingUpdate       ]     15   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.1
[06/12 22:29:10    220s] [ PostCommitDelayUpdate  ]      8   0:00:00.1  (   1.1 % )     0:00:00.3 /  0:00:00.3    0.9
[06/12 22:29:10    220s] [ IncrDelayCalc          ]     22   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[06/12 22:29:10    220s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:29:10    220s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:29:10    220s] [ HoldTimerCalcSummary   ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:29:10    220s] [ HoldTimerSlackGraph    ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/12 22:29:10    220s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[06/12 22:29:10    220s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[06/12 22:29:10    220s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:29:10    220s] [ HoldReEval             ]      7   0:00:00.7  (   7.5 % )     0:00:00.7 /  0:00:00.7    1.0
[06/12 22:29:10    220s] [ HoldCollectNode        ]     11   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[06/12 22:29:10    220s] [ HoldSortNodeList       ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:29:10    220s] [ HoldBottleneckCount    ]      9   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[06/12 22:29:10    220s] [ HoldCacheNodeWeight    ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[06/12 22:29:10    220s] [ HoldBuildSlackGraph    ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[06/12 22:29:10    220s] [ HoldDBCommit           ]      7   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/12 22:29:10    220s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:29:10    220s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[06/12 22:29:10    220s] [ ReportAnalysisSummary  ]     10   0:00:00.4  (   4.9 % )     0:00:00.4 /  0:00:00.4    1.0
[06/12 22:29:10    220s] [ MISC                   ]          0:00:01.8  (  20.9 % )     0:00:01.8 /  0:00:01.7    1.0
[06/12 22:29:10    220s] ---------------------------------------------------------------------------------------------
[06/12 22:29:10    220s]  HoldOpt #1 TOTAL                   0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:08.7    1.0
[06/12 22:29:10    220s] ---------------------------------------------------------------------------------------------
[06/12 22:29:10    220s] 
[06/12 22:29:10    221s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1379.2M
[06/12 22:29:10    221s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1379.2M
[06/12 22:29:10    221s] *** Steiner Routed Nets: 32.584%; Threshold: 100; Threshold for Hold: 100
[06/12 22:29:10    221s] ### Creating LA Mngr. totSessionCpu=0:03:41 mem=1379.2M
[06/12 22:29:10    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:41 mem=1379.2M
[06/12 22:29:10    221s] Re-routed 0 nets
[06/12 22:29:10    221s] GigaOpt_HOLD: Recover setup timing after hold fixing
[06/12 22:29:10    221s] Deleting Cell Server ...
[06/12 22:29:10    221s] Deleting Lib Analyzer.
[06/12 22:29:10    221s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:29:10    221s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:29:10    221s] Summary for sequential cells identification: 
[06/12 22:29:10    221s]   Identified SBFF number: 16
[06/12 22:29:10    221s]   Identified MBFF number: 0
[06/12 22:29:10    221s]   Identified SB Latch number: 0
[06/12 22:29:10    221s]   Identified MB Latch number: 0
[06/12 22:29:10    221s]   Not identified SBFF number: 0
[06/12 22:29:10    221s]   Not identified MBFF number: 0
[06/12 22:29:10    221s]   Not identified SB Latch number: 0
[06/12 22:29:10    221s]   Not identified MB Latch number: 0
[06/12 22:29:10    221s]   Number of sequential cells which are not FFs: 13
[06/12 22:29:10    221s]  Visiting view : default
[06/12 22:29:10    221s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:10    221s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:10    221s]  Visiting view : default
[06/12 22:29:10    221s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:10    221s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:10    221s]  Setting StdDelay to 10.10
[06/12 22:29:10    221s] Creating Cell Server, finished. 
[06/12 22:29:10    221s] 
[06/12 22:29:10    221s] Deleting Cell Server ...
[06/12 22:29:10    221s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:29:10    221s] Summary for sequential cells identification: 
[06/12 22:29:10    221s]   Identified SBFF number: 16
[06/12 22:29:10    221s]   Identified MBFF number: 0
[06/12 22:29:10    221s]   Identified SB Latch number: 0
[06/12 22:29:10    221s]   Identified MB Latch number: 0
[06/12 22:29:10    221s]   Not identified SBFF number: 0
[06/12 22:29:10    221s]   Not identified MBFF number: 0
[06/12 22:29:10    221s]   Not identified SB Latch number: 0
[06/12 22:29:10    221s]   Not identified MB Latch number: 0
[06/12 22:29:10    221s]   Number of sequential cells which are not FFs: 13
[06/12 22:29:10    221s]  Visiting view : default
[06/12 22:29:10    221s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:10    221s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:10    221s]  Visiting view : default
[06/12 22:29:10    221s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:29:10    221s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:29:10    221s]  Setting StdDelay to 10.10
[06/12 22:29:10    221s] Creating Cell Server, finished. 
[06/12 22:29:10    221s] 
[06/12 22:29:10    221s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[06/12 22:29:10    221s] GigaOpt: WNS bump threshold: 0.00505
[06/12 22:29:10    221s] GigaOpt: Skipping postEco optimization
[06/12 22:29:10    221s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[06/12 22:29:10    221s] GigaOpt: Skipping nonLegal postEco optimization
[06/12 22:29:10    221s] *** Steiner Routed Nets: 32.584%; Threshold: 100; Threshold for Hold: 100
[06/12 22:29:10    221s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:10    221s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:10    221s] ### Creating LA Mngr. totSessionCpu=0:03:41 mem=1379.2M
[06/12 22:29:10    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:41 mem=1379.2M
[06/12 22:29:10    221s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:29:10    221s] Re-routed 0 nets
[06/12 22:29:10    221s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
[06/12 22:29:10    221s] GigaOpt: Skipping post-eco TNS optimization
[06/12 22:29:10    221s] 
[06/12 22:29:10    221s] Active setup views:
[06/12 22:29:10    221s]  default
[06/12 22:29:10    221s]   Dominating endpoints: 0
[06/12 22:29:10    221s]   Dominating TNS: -0.000
[06/12 22:29:10    221s] 
[06/12 22:29:10    221s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Import and model ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Create place DB ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Import place data ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read instances and placement ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read nets ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Create route DB ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       == Non-default Options ==
[06/12 22:29:10    221s] (I)       Build term to term wires                           : false
[06/12 22:29:10    221s] (I)       Maximum routing layer                              : 10
[06/12 22:29:10    221s] (I)       Number of threads                                  : 1
[06/12 22:29:10    221s] (I)       Method to set GCell size                           : row
[06/12 22:29:10    221s] (I)       Counted 1063 PG shapes. We will not process PG shapes layer by layer.
[06/12 22:29:10    221s] (I)       Started Import route data ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Use row-based GCell size
[06/12 22:29:10    221s] (I)       Use row-based GCell align
[06/12 22:29:10    221s] (I)       GCell unit size   : 2800
[06/12 22:29:10    221s] (I)       GCell multiplier  : 1
[06/12 22:29:10    221s] (I)       GCell row height  : 2800
[06/12 22:29:10    221s] (I)       Actual row height : 2800
[06/12 22:29:10    221s] (I)       GCell align ref   : 10260 10080
[06/12 22:29:10    221s] [NR-eGR] Track table information for default rule: 
[06/12 22:29:10    221s] [NR-eGR] metal1 has no routable track
[06/12 22:29:10    221s] [NR-eGR] metal2 has single uniform track structure
[06/12 22:29:10    221s] [NR-eGR] metal3 has single uniform track structure
[06/12 22:29:10    221s] [NR-eGR] metal4 has single uniform track structure
[06/12 22:29:10    221s] [NR-eGR] metal5 has single uniform track structure
[06/12 22:29:10    221s] [NR-eGR] metal6 has single uniform track structure
[06/12 22:29:10    221s] [NR-eGR] metal7 has single uniform track structure
[06/12 22:29:10    221s] [NR-eGR] metal8 has single uniform track structure
[06/12 22:29:10    221s] [NR-eGR] metal9 has single uniform track structure
[06/12 22:29:10    221s] [NR-eGR] metal10 has single uniform track structure
[06/12 22:29:10    221s] (I)       ===========================================================================
[06/12 22:29:10    221s] (I)       == Report All Rule Vias ==
[06/12 22:29:10    221s] (I)       ===========================================================================
[06/12 22:29:10    221s] (I)        Via Rule : (Default)
[06/12 22:29:10    221s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/12 22:29:10    221s] (I)       ---------------------------------------------------------------------------
[06/12 22:29:10    221s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/12 22:29:10    221s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/12 22:29:10    221s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/12 22:29:10    221s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/12 22:29:10    221s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/12 22:29:10    221s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/12 22:29:10    221s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/12 22:29:10    221s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/12 22:29:10    221s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/12 22:29:10    221s] (I)       ===========================================================================
[06/12 22:29:10    221s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read routing blockages ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read instance blockages ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read PG blockages ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] [NR-eGR] Read 1720 PG shapes
[06/12 22:29:10    221s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read boundary cut boxes ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] [NR-eGR] #Routing Blockages  : 0
[06/12 22:29:10    221s] [NR-eGR] #Instance Blockages : 0
[06/12 22:29:10    221s] [NR-eGR] #PG Blockages       : 1720
[06/12 22:29:10    221s] [NR-eGR] #Halo Blockages     : 0
[06/12 22:29:10    221s] [NR-eGR] #Boundary Blockages : 0
[06/12 22:29:10    221s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read blackboxes ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/12 22:29:10    221s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read prerouted ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/12 22:29:10    221s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read unlegalized nets ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read nets ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] [NR-eGR] Read numTotalNets=1602  numIgnoredNets=0
[06/12 22:29:10    221s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Set up via pillars ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       early_global_route_priority property id does not exist.
[06/12 22:29:10    221s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Model blockages into capacity
[06/12 22:29:10    221s] (I)       Read Num Blocks=1720  Num Prerouted Wires=0  Num CS=0
[06/12 22:29:10    221s] (I)       Started Initialize 3D capacity ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Layer 1 (V) : #blockages 196 : #preroutes 0
[06/12 22:29:10    221s] (I)       Layer 2 (H) : #blockages 196 : #preroutes 0
[06/12 22:29:10    221s] (I)       Layer 3 (V) : #blockages 196 : #preroutes 0
[06/12 22:29:10    221s] (I)       Layer 4 (H) : #blockages 196 : #preroutes 0
[06/12 22:29:10    221s] (I)       Layer 5 (V) : #blockages 196 : #preroutes 0
[06/12 22:29:10    221s] (I)       Layer 6 (H) : #blockages 196 : #preroutes 0
[06/12 22:29:10    221s] (I)       Layer 7 (V) : #blockages 196 : #preroutes 0
[06/12 22:29:10    221s] (I)       Layer 8 (H) : #blockages 220 : #preroutes 0
[06/12 22:29:10    221s] (I)       Layer 9 (V) : #blockages 128 : #preroutes 0
[06/12 22:29:10    221s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       -- layer congestion ratio --
[06/12 22:29:10    221s] (I)       Layer 1 : 0.100000
[06/12 22:29:10    221s] (I)       Layer 2 : 0.700000
[06/12 22:29:10    221s] (I)       Layer 3 : 0.700000
[06/12 22:29:10    221s] (I)       Layer 4 : 0.700000
[06/12 22:29:10    221s] (I)       Layer 5 : 0.700000
[06/12 22:29:10    221s] (I)       Layer 6 : 0.700000
[06/12 22:29:10    221s] (I)       Layer 7 : 0.700000
[06/12 22:29:10    221s] (I)       Layer 8 : 0.700000
[06/12 22:29:10    221s] (I)       Layer 9 : 0.700000
[06/12 22:29:10    221s] (I)       Layer 10 : 0.700000
[06/12 22:29:10    221s] (I)       ----------------------------
[06/12 22:29:10    221s] (I)       Number of ignored nets                =      0
[06/12 22:29:10    221s] (I)       Number of connected nets              =      0
[06/12 22:29:10    221s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/12 22:29:10    221s] (I)       Number of clock nets                  =      1.  Ignored: No
[06/12 22:29:10    221s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/12 22:29:10    221s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/12 22:29:10    221s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/12 22:29:10    221s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/12 22:29:10    221s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/12 22:29:10    221s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/12 22:29:10    221s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/12 22:29:10    221s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Read aux data ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Others data preparation ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/12 22:29:10    221s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Create route kernel ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Ndr track 0 does not exist
[06/12 22:29:10    221s] (I)       ---------------------Grid Graph Info--------------------
[06/12 22:29:10    221s] (I)       Routing area        : (0, 0) - (160740, 154560)
[06/12 22:29:10    221s] (I)       Core area           : (10260, 10080) - (150480, 144480)
[06/12 22:29:10    221s] (I)       Site width          :   380  (dbu)
[06/12 22:29:10    221s] (I)       Row height          :  2800  (dbu)
[06/12 22:29:10    221s] (I)       GCell row height    :  2800  (dbu)
[06/12 22:29:10    221s] (I)       GCell width         :  2800  (dbu)
[06/12 22:29:10    221s] (I)       GCell height        :  2800  (dbu)
[06/12 22:29:10    221s] (I)       Grid                :    57    55    10
[06/12 22:29:10    221s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/12 22:29:10    221s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/12 22:29:10    221s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/12 22:29:10    221s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/12 22:29:10    221s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/12 22:29:10    221s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/12 22:29:10    221s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/12 22:29:10    221s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[06/12 22:29:10    221s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/12 22:29:10    221s] (I)       Total num of tracks :     0   423   552   287   275   287    91    95    47    47
[06/12 22:29:10    221s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/12 22:29:10    221s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/12 22:29:10    221s] (I)       --------------------------------------------------------
[06/12 22:29:10    221s] 
[06/12 22:29:10    221s] [NR-eGR] ============ Routing rule table ============
[06/12 22:29:10    221s] [NR-eGR] Rule id: 0  Nets: 1602 
[06/12 22:29:10    221s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/12 22:29:10    221s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/12 22:29:10    221s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:29:10    221s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/12 22:29:10    221s] [NR-eGR] ========================================
[06/12 22:29:10    221s] [NR-eGR] 
[06/12 22:29:10    221s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer2 : = 980 / 23265 (4.21%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer3 : = 246 / 31464 (0.78%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer4 : = 832 / 15785 (5.27%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer5 : = 296 / 15675 (1.89%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer6 : = 832 / 15785 (5.27%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer7 : = 408 / 5187 (7.87%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer8 : = 392 / 5225 (7.50%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer9 : = 527 / 2679 (19.67%)
[06/12 22:29:10    221s] (I)       blocked tracks on layer10 : = 710 / 2585 (27.47%)
[06/12 22:29:10    221s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Reset routing kernel
[06/12 22:29:10    221s] (I)       Started Global Routing ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Initialization ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       totalPins=4486  totalGlobalPin=4353 (97.04%)
[06/12 22:29:10    221s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Net group 1 ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Generate topology ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       total 2D Cap : 114180 = (53665 H, 60515 V)
[06/12 22:29:10    221s] [NR-eGR] Layer group 1: route 1602 net(s) in layer range [2, 10]
[06/12 22:29:10    221s] (I)       
[06/12 22:29:10    221s] (I)       ============  Phase 1a Route ============
[06/12 22:29:10    221s] (I)       Started Phase 1a ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Pattern routing ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Usage: 22001 = (11730 H, 10271 V) = (21.86% H, 16.97% V) = (1.642e+04um H, 1.438e+04um V)
[06/12 22:29:10    221s] (I)       Started Add via demand to 2D ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       
[06/12 22:29:10    221s] (I)       ============  Phase 1b Route ============
[06/12 22:29:10    221s] (I)       Started Phase 1b ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Usage: 22001 = (11730 H, 10271 V) = (21.86% H, 16.97% V) = (1.642e+04um H, 1.438e+04um V)
[06/12 22:29:10    221s] (I)       Overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.080140e+04um
[06/12 22:29:10    221s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       
[06/12 22:29:10    221s] (I)       ============  Phase 1c Route ============
[06/12 22:29:10    221s] (I)       Started Phase 1c ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Usage: 22001 = (11730 H, 10271 V) = (21.86% H, 16.97% V) = (1.642e+04um H, 1.438e+04um V)
[06/12 22:29:10    221s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       
[06/12 22:29:10    221s] (I)       ============  Phase 1d Route ============
[06/12 22:29:10    221s] (I)       Started Phase 1d ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Usage: 22001 = (11730 H, 10271 V) = (21.86% H, 16.97% V) = (1.642e+04um H, 1.438e+04um V)
[06/12 22:29:10    221s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       
[06/12 22:29:10    221s] (I)       ============  Phase 1e Route ============
[06/12 22:29:10    221s] (I)       Started Phase 1e ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Route legalization ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Usage: 22001 = (11730 H, 10271 V) = (21.86% H, 16.97% V) = (1.642e+04um H, 1.438e+04um V)
[06/12 22:29:10    221s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.080140e+04um
[06/12 22:29:10    221s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       
[06/12 22:29:10    221s] (I)       ============  Phase 1l Route ============
[06/12 22:29:10    221s] (I)       Started Phase 1l ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Layer assignment (1T) ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Clean cong LA ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/12 22:29:10    221s] (I)       Layer  2:      22548      4765         8           0       22680    ( 0.00%) 
[06/12 22:29:10    221s] (I)       Layer  3:      30701      8967         7           0       30800    ( 0.00%) 
[06/12 22:29:10    221s] (I)       Layer  4:      15223      4224         4           0       15390    ( 0.00%) 
[06/12 22:29:10    221s] (I)       Layer  5:      15174      3403        13           0       15400    ( 0.00%) 
[06/12 22:29:10    221s] (I)       Layer  6:      15157      3452         0           0       15390    ( 0.00%) 
[06/12 22:29:10    221s] (I)       Layer  7:       4825       168         0         110        5023    ( 2.14%) 
[06/12 22:29:10    221s] (I)       Layer  8:       4738       159         0         326        4803    ( 6.36%) 
[06/12 22:29:10    221s] (I)       Layer  9:       2152         0         0         810        1884    (30.07%) 
[06/12 22:29:10    221s] (I)       Layer 10:       1843         0         0        1026        1538    (40.02%) 
[06/12 22:29:10    221s] (I)       Total:        112361     25138        32        2272      112908    ( 1.97%) 
[06/12 22:29:10    221s] (I)       
[06/12 22:29:10    221s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/12 22:29:10    221s] [NR-eGR]                        OverCon            
[06/12 22:29:10    221s] [NR-eGR]                         #Gcell     %Gcell
[06/12 22:29:10    221s] [NR-eGR]       Layer                (2)    OverCon 
[06/12 22:29:10    221s] [NR-eGR] ----------------------------------------------
[06/12 22:29:10    221s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/12 22:29:10    221s] [NR-eGR]  metal2  (2)         8( 0.26%)   ( 0.26%) 
[06/12 22:29:10    221s] [NR-eGR]  metal3  (3)         6( 0.19%)   ( 0.19%) 
[06/12 22:29:10    221s] [NR-eGR]  metal4  (4)         3( 0.10%)   ( 0.10%) 
[06/12 22:29:10    221s] [NR-eGR]  metal5  (5)        11( 0.36%)   ( 0.36%) 
[06/12 22:29:10    221s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/12 22:29:10    221s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/12 22:29:10    221s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/12 22:29:10    221s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/12 22:29:10    221s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/12 22:29:10    221s] [NR-eGR] ----------------------------------------------
[06/12 22:29:10    221s] [NR-eGR] Total               28( 0.11%)   ( 0.11%) 
[06/12 22:29:10    221s] [NR-eGR] 
[06/12 22:29:10    221s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Started Export 3D cong map ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       total 2D Cap : 114472 = (53793 H, 60679 V)
[06/12 22:29:10    221s] (I)       Started Export 2D cong map ( Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 0.00% V
[06/12 22:29:10    221s] [NR-eGR] Overflow after Early Global Route 0.16% H + 0.00% V
[06/12 22:29:10    221s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1379.21 MB )
[06/12 22:29:10    221s] OPERPROF: Starting HotSpotCal at level 1, MEM:1379.2M
[06/12 22:29:10    221s] [hotspot] +------------+---------------+---------------+
[06/12 22:29:10    221s] [hotspot] |            |   max hotspot | total hotspot |
[06/12 22:29:10    221s] [hotspot] +------------+---------------+---------------+
[06/12 22:29:10    221s] [hotspot] | normalized |          0.00 |          0.00 |
[06/12 22:29:10    221s] [hotspot] +------------+---------------+---------------+
[06/12 22:29:10    221s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/12 22:29:10    221s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/12 22:29:10    221s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1379.2M
[06/12 22:29:10    221s] Reported timing to dir ./timingReports
[06/12 22:29:10    221s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1104.8M, totSessionCpu=0:03:41 **
[06/12 22:29:10    221s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1359.7M
[06/12 22:29:10    221s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1359.7M
[06/12 22:29:10    221s] Starting delay calculation for Hold views
[06/12 22:29:10    221s] #################################################################################
[06/12 22:29:10    221s] # Design Stage: PreRoute
[06/12 22:29:10    221s] # Design Name: SUM
[06/12 22:29:10    221s] # Design Mode: 90nm
[06/12 22:29:10    221s] # Analysis Mode: MMMC Non-OCV 
[06/12 22:29:10    221s] # Parasitics Mode: No SPEF/RCDB 
[06/12 22:29:10    221s] # Signoff Settings: SI Off 
[06/12 22:29:10    221s] #################################################################################
[06/12 22:29:10    221s] Calculate delays in Single mode...
[06/12 22:29:10    221s] Topological Sorting (REAL = 0:00:00.0, MEM = 1353.7M, InitMEM = 1353.7M)
[06/12 22:29:10    221s] Start delay calculation (fullDC) (1 T). (MEM=1353.72)
[06/12 22:29:10    221s] End AAE Lib Interpolated Model. (MEM=1365.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:29:11    222s] Total number of fetched objects 1988
[06/12 22:29:11    222s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 22:29:11    222s] End delay calculation. (MEM=1372.66 CPU=0:00:00.9 REAL=0:00:00.0)
[06/12 22:29:11    222s] End delay calculation (fullDC). (MEM=1372.66 CPU=0:00:01.1 REAL=0:00:01.0)
[06/12 22:29:11    222s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1372.7M) ***
[06/12 22:29:12    222s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:03:43 mem=1372.7M)
[06/12 22:29:12    223s] Starting delay calculation for Setup views
[06/12 22:29:12    223s] #################################################################################
[06/12 22:29:12    223s] # Design Stage: PreRoute
[06/12 22:29:12    223s] # Design Name: SUM
[06/12 22:29:12    223s] # Design Mode: 90nm
[06/12 22:29:12    223s] # Analysis Mode: MMMC Non-OCV 
[06/12 22:29:12    223s] # Parasitics Mode: No SPEF/RCDB 
[06/12 22:29:12    223s] # Signoff Settings: SI Off 
[06/12 22:29:12    223s] #################################################################################
[06/12 22:29:12    223s] Calculate delays in Single mode...
[06/12 22:29:12    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 1325.1M, InitMEM = 1325.1M)
[06/12 22:29:12    223s] Start delay calculation (fullDC) (1 T). (MEM=1325.14)
[06/12 22:29:12    223s] End AAE Lib Interpolated Model. (MEM=1336.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:29:13    224s] Total number of fetched objects 1988
[06/12 22:29:13    224s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:29:13    224s] End delay calculation. (MEM=1384.36 CPU=0:00:00.8 REAL=0:00:01.0)
[06/12 22:29:13    224s] End delay calculation (fullDC). (MEM=1384.36 CPU=0:00:01.0 REAL=0:00:01.0)
[06/12 22:29:13    224s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1384.4M) ***
[06/12 22:29:13    224s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:45 mem=1384.4M)
[06/12 22:29:18    226s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  3.900  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.109  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
Routing Overflow: 0.16% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:05.4, REAL=0:00:08.0, MEM=1353.6M
[06/12 22:29:18    226s] **optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1133.6M, totSessionCpu=0:03:47 **
[06/12 22:29:18    226s] *** Finished optDesign ***
[06/12 22:29:18    226s] Info: pop threads available for lower-level modules during optimization.
[06/12 22:29:18    226s] Info: Destroy the CCOpt slew target map.
[06/12 22:29:18    226s] clean pInstBBox. size 0
[06/12 22:29:18    226s] All LLGs are deleted
[06/12 22:29:18    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1353.6M
[06/12 22:29:18    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1353.6M
[06/12 22:29:18    226s] 
[06/12 22:29:18    226s] =============================================================================================
[06/12 22:29:18    226s]  Final TAT Report for optDesign
[06/12 22:29:18    226s] =============================================================================================
[06/12 22:29:18    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:29:18    226s] ---------------------------------------------------------------------------------------------
[06/12 22:29:18    226s] [ HoldOpt                ]      1   0:00:06.8  (  37.3 % )     0:00:08.8 /  0:00:08.7    1.0
[06/12 22:29:18    226s] [ ViewPruning            ]      8   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.1
[06/12 22:29:18    226s] [ RefinePlace            ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/12 22:29:18    226s] [ TimingUpdate           ]     11   0:00:00.4  (   2.4 % )     0:00:03.7 /  0:00:03.6    1.0
[06/12 22:29:18    226s] [ FullDelayCalc          ]      3   0:00:03.3  (  17.8 % )     0:00:03.3 /  0:00:03.2    1.0
[06/12 22:29:18    226s] [ OptSummaryReport       ]      5   0:00:00.6  (   3.3 % )     0:00:08.3 /  0:00:05.8    0.7
[06/12 22:29:18    226s] [ TimingReport           ]      7   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[06/12 22:29:18    226s] [ DrvReport              ]      2   0:00:02.7  (  14.5 % )     0:00:02.7 /  0:00:00.2    0.1
[06/12 22:29:18    226s] [ GenerateReports        ]      2   0:00:02.0  (  11.1 % )     0:00:02.0 /  0:00:02.0    1.0
[06/12 22:29:18    226s] [ MISC                   ]          0:00:01.6  (   8.6 % )     0:00:01.6 /  0:00:01.6    1.0
[06/12 22:29:18    226s] ---------------------------------------------------------------------------------------------
[06/12 22:29:18    226s]  optDesign TOTAL                    0:00:18.3  ( 100.0 % )     0:00:18.3 /  0:00:15.7    0.9
[06/12 22:29:18    226s] ---------------------------------------------------------------------------------------------
[06/12 22:29:18    226s] 
[06/12 22:29:18    226s] Deleting Cell Server ...
[06/12 22:30:27    241s] <CMD> getFillerMode -quiet
[06/12 22:32:01    260s] <CMD> zoomBox -26.83550 -28.54450 128.49750 109.89550
[06/12 22:32:03    260s] <CMD> zoomBox 6.63150 -19.08500 102.02600 65.93500
[06/12 22:32:04    260s] <CMD> addFiller -cell FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 -prefix FILLER
[06/12 22:32:04    260s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1353.6M
[06/12 22:32:04    260s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1353.6M
[06/12 22:32:04    260s] z: 2, totalTracks: 1
[06/12 22:32:04    260s] z: 4, totalTracks: 1
[06/12 22:32:04    260s] z: 6, totalTracks: 1
[06/12 22:32:04    260s] z: 8, totalTracks: 1
[06/12 22:32:04    260s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1353.6M
[06/12 22:32:04    260s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1353.6M
[06/12 22:32:04    260s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:32:04    260s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1353.6M
[06/12 22:32:04    260s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.110, REAL:0.033, MEM:1370.4M
[06/12 22:32:04    260s] SiteArray: non-trimmed site array dimensions = 48 x 369
[06/12 22:32:04    260s] SiteArray: use 98,304 bytes
[06/12 22:32:04    260s] SiteArray: current memory after site array memory allocation 1370.4M
[06/12 22:32:04    260s] SiteArray: FP blocked sites are writable
[06/12 22:32:04    260s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:32:04    260s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1370.4M
[06/12 22:32:04    260s] Process 21873 wires and vias for routing blockage and capacity analysis
[06/12 22:32:04    260s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.011, MEM:1370.4M
[06/12 22:32:04    260s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.130, REAL:0.053, MEM:1370.4M
[06/12 22:32:04    260s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.054, MEM:1370.4M
[06/12 22:32:04    260s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1370.4MB).
[06/12 22:32:04    260s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.060, MEM:1370.4M
[06/12 22:32:04    260s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1370.4M
[06/12 22:32:04    260s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/12 22:32:04    260s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1370.4M
[06/12 22:32:04    260s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1370.4M
[06/12 22:32:04    260s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1370.4M
[06/12 22:32:04    260s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1370.4M
[06/12 22:32:04    260s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1370.4M
[06/12 22:32:04    260s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/12 22:32:04    261s] AddFiller main function time CPU:0.294, REAL:0.298
[06/12 22:32:04    261s] Filler instance commit time CPU:0.137, REAL:0.138
[06/12 22:32:04    261s] *INFO: Adding fillers to top-module.
[06/12 22:32:04    261s] *INFO:   Added 19 filler insts (cell FILLCELL_X32 / prefix FILLER).
[06/12 22:32:04    261s] *INFO:   Added 51 filler insts (cell FILLCELL_X16 / prefix FILLER).
[06/12 22:32:04    261s] *INFO:   Added 118 filler insts (cell FILLCELL_X8 / prefix FILLER).
[06/12 22:32:04    261s] *INFO:   Added 614 filler insts (cell FILLCELL_X4 / prefix FILLER).
[06/12 22:32:04    261s] *INFO:   Added 1564 filler insts (cell FILLCELL_X1 / prefix FILLER).
[06/12 22:32:04    261s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[06/12 22:32:04    261s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.310, REAL:0.300, MEM:1370.4M
[06/12 22:32:04    261s] *INFO: Total 2366 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[06/12 22:32:04    261s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.310, REAL:0.301, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1370.4M
[06/12 22:32:04    261s] For 2366 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[06/12 22:32:04    261s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.310, REAL:0.302, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.310, REAL:0.303, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:1370.4M
[06/12 22:32:04    261s] All LLGs are deleted
[06/12 22:32:04    261s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.011, MEM:1370.4M
[06/12 22:32:04    261s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.460, REAL:0.380, MEM:1370.4M
[06/12 22:32:06    261s] <CMD> zoomBox -0.15600 -26.81000 112.07300 73.21350
[06/12 22:32:08    262s] <CMD> gui_select -rect {92.72300 20.22450 100.01650 7.12650}
[06/12 22:32:09    262s] <CMD> zoomBox -5.80350 -37.31700 126.23100 80.35850
[06/12 22:32:11    263s] <CMD> zoomBox -5.80350 -25.54950 126.23100 92.12600
[06/12 22:32:57    272s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/12 22:32:57    272s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[06/12 22:32:57    272s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[06/12 22:32:57    272s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[06/12 22:32:57    272s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/12 22:32:57    272s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[06/12 22:32:57    272s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[06/12 22:32:57    272s] Running Native NanoRoute ...
[06/12 22:32:57    272s] <CMD> routeDesign -globalDetail
[06/12 22:32:57    272s] ### Time Record (routeDesign) is installed.
[06/12 22:32:57    272s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.91 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/12 22:32:57    272s] **INFO: User settings:
[06/12 22:32:57    272s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/12 22:32:57    272s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[06/12 22:32:57    272s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[06/12 22:32:57    272s] setNanoRouteMode -routeWithSiDriven                             false
[06/12 22:32:57    272s] setNanoRouteMode -routeWithTimingDriven                         false
[06/12 22:32:57    272s] setNanoRouteMode -timingEngine                                  {}
[06/12 22:32:57    272s] setExtractRCMode -engine                                        preRoute
[06/12 22:32:57    272s] setDelayCalMode -enable_high_fanout                             true
[06/12 22:32:57    272s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/12 22:32:57    272s] setDelayCalMode -engine                                         aae
[06/12 22:32:57    272s] setDelayCalMode -ignoreNetLoad                                  false
[06/12 22:32:57    272s] setSIMode -separate_delta_delay_on_data                         true
[06/12 22:32:57    272s] 
[06/12 22:32:57    272s] #**INFO: setDesignMode -flowEffort standard
[06/12 22:32:57    272s] #**INFO: multi-cut via swapping will not be performed after routing.
[06/12 22:32:57    272s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/12 22:32:57    272s] OPERPROF: Starting checkPlace at level 1, MEM:1301.4M
[06/12 22:32:57    272s] z: 2, totalTracks: 1
[06/12 22:32:57    272s] z: 4, totalTracks: 1
[06/12 22:32:57    272s] z: 6, totalTracks: 1
[06/12 22:32:57    272s] z: 8, totalTracks: 1
[06/12 22:32:57    272s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1301.4M
[06/12 22:32:57    272s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1301.4M
[06/12 22:32:57    272s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:32:57    272s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1301.4M
[06/12 22:32:57    272s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1301.4M
[06/12 22:32:57    272s] SiteArray: non-trimmed site array dimensions = 48 x 369
[06/12 22:32:57    272s] SiteArray: use 98,304 bytes
[06/12 22:32:57    272s] SiteArray: current memory after site array memory allocation 1301.4M
[06/12 22:32:57    272s] SiteArray: FP blocked sites are writable
[06/12 22:32:57    272s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:1301.4M
[06/12 22:32:57    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1301.4M
[06/12 22:32:57    272s] Begin checking placement ... (start mem=1301.4M, init mem=1301.4M)
[06/12 22:32:57    272s] 
[06/12 22:32:57    272s] Running CheckPlace using 1 thread in normal mode...
[06/12 22:32:57    272s] 
[06/12 22:32:57    272s] ...checkPlace normal is done!
[06/12 22:32:57    272s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1301.4M
[06/12 22:32:57    272s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:1301.4M
[06/12 22:32:57    272s] *info: Placed = 3709          
[06/12 22:32:57    272s] *info: Unplaced = 0           
[06/12 22:32:57    272s] Placement Density:100.00%(4711/4711)
[06/12 22:32:57    272s] Placement Density (including fixed std cells):100.00%(4711/4711)
[06/12 22:32:57    272s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1301.4M
[06/12 22:32:57    272s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1301.4M
[06/12 22:32:57    272s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1301.4M)
[06/12 22:32:57    272s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.075, MEM:1301.4M
[06/12 22:32:57    272s] 
[06/12 22:32:57    272s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/12 22:32:57    272s] *** Changed status on (0) nets in Clock.
[06/12 22:32:57    272s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1301.4M) ***
[06/12 22:32:57    272s] 
[06/12 22:32:57    272s] globalDetailRoute
[06/12 22:32:57    272s] 
[06/12 22:32:57    272s] ### Time Record (globalDetailRoute) is installed.
[06/12 22:32:57    272s] #Start globalDetailRoute on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### Time Record (Pre Callback) is installed.
[06/12 22:32:57    272s] RC Grid backup saved.
[06/12 22:32:57    272s] ### Time Record (Pre Callback) is uninstalled.
[06/12 22:32:57    272s] ### Time Record (DB Import) is installed.
[06/12 22:32:57    272s] ### Time Record (Timing Data Generation) is installed.
[06/12 22:32:57    272s] ### Time Record (Timing Data Generation) is uninstalled.
[06/12 22:32:57    272s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/12 22:32:57    272s] ### Net info: total nets: 1604
[06/12 22:32:57    272s] ### Net info: dirty nets: 522
[06/12 22:32:57    272s] ### Net info: marked as disconnected nets: 0
[06/12 22:32:57    272s] #num needed restored net=0
[06/12 22:32:57    272s] #need_extraction net=0 (total=1604)
[06/12 22:32:57    272s] ### Net info: fully routed nets: 0
[06/12 22:32:57    272s] ### Net info: trivial (< 2 pins) nets: 2
[06/12 22:32:57    272s] ### Net info: unrouted nets: 1602
[06/12 22:32:57    272s] ### Net info: re-extraction nets: 0
[06/12 22:32:57    272s] ### Net info: ignored nets: 0
[06/12 22:32:57    272s] ### Net info: skip routing nets: 0
[06/12 22:32:57    272s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[06/12 22:32:57    272s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[06/12 22:32:57    272s] ### import design signature (9): route=944193644 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=303508440 dirty_area=1995541979 del_dirty_area=0 cell=963785668 placement=318255963 pin_access=1 halo=0
[06/12 22:32:57    272s] ### Time Record (DB Import) is uninstalled.
[06/12 22:32:57    272s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[06/12 22:32:57    272s] #RTESIG:78da8dcf3f4fc330100570663ec593db21480ddc396eecac48ac802a6045863869a4d491
[06/12 22:32:57    272s] #       6c67e0db63c4044affdc78f7d3d3bdd5faed610721e996b98c5cd13be37127890cc952ca
[06/12 22:32:57    272s] #       adbe9379c5e5ebbdb85ead9f9e5f64dda0b36374283ea669dca0fdf2f6307ca2759d9dc7
[06/12 22:32:57    272s] #       84e8521a7c7ff3cb1529108ac127d7bbb0c11c5df8478ce1bf890b862ba3c1f949fa1914
[06/12 22:32:57    272s] #       dd38d9b42c15cbf371ca5c80b68d82d80ffd5ea08829e4cbb2ab3541c4647d6b439badf3
[06/12 22:32:57    272s] #       f3e19864083f797752995a2185f9e46f4da5cf1768145d80746e79b4e1d5372d7aa34a
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### Time Record (Data Preparation) is installed.
[06/12 22:32:57    272s] #RTESIG:78da8dd0b14ec330100660669ee297db21480ddc396eecac48ac802a60ad0c71d248a923
[06/12 22:32:57    272s] #       c5cec0db636002a54d3d9e3fddfd77abf5dbc30e42d22d731eb8a03de37127890cc95cca
[06/12 22:32:57    272s] #       adbe93a9c4f9ebbdb85ead9f9e5f6459a1b17d70c8de87a1dfa0fef4f6d87da0768d9dfa
[06/12 22:32:57    272s] #       88e062ec7c7bf3cb152910b2ce47d7ba718329b8f11f3186ff769c315c180d4e21e9fb21
[06/12 22:32:57    272s] #       6bfac1c679a9582eb753e602b4ad14c4a16b0f02598863fa9977a5268810adafed5827eb
[06/12 22:32:57    272s] #       fc743c2519c20fde9d559a4a889f740b834da910c7e9ec1255a19737ad145d80743ac7c9
[06/12 22:32:57    272s] #       44575f639baffc
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### Time Record (Data Preparation) is uninstalled.
[06/12 22:32:57    272s] ### Time Record (Global Routing) is installed.
[06/12 22:32:57    272s] ### Time Record (Global Routing) is uninstalled.
[06/12 22:32:57    272s] ### Time Record (Data Preparation) is installed.
[06/12 22:32:57    272s] #Start routing data preparation on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Minimum voltage of a net in the design = 0.000.
[06/12 22:32:57    272s] #Maximum voltage of a net in the design = 1.100.
[06/12 22:32:57    272s] #Voltage range [0.000 - 1.100] has 1602 nets.
[06/12 22:32:57    272s] #Voltage range [0.000 - 0.000] has 1 net.
[06/12 22:32:57    272s] #Voltage range [1.100 - 1.100] has 1 net.
[06/12 22:32:57    272s] ### Time Record (Cell Pin Access) is installed.
[06/12 22:32:57    272s] #Rebuild pin access data for design.
[06/12 22:32:57    272s] #Initial pin access analysis.
[06/12 22:32:57    272s] #Detail pin access analysis.
[06/12 22:32:57    272s] ### Time Record (Cell Pin Access) is uninstalled.
[06/12 22:32:57    272s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[06/12 22:32:57    272s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[06/12 22:32:57    272s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[06/12 22:32:57    272s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/12 22:32:57    272s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/12 22:32:57    272s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/12 22:32:57    272s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/12 22:32:57    272s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/12 22:32:57    272s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[06/12 22:32:57    272s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[06/12 22:32:57    272s] #Monitoring time of adding inner blkg by smac
[06/12 22:32:57    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.21 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] #Regenerating Ggrids automatically.
[06/12 22:32:57    272s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[06/12 22:32:57    272s] #Using automatically generated G-grids.
[06/12 22:32:57    272s] #Done routing data preparation.
[06/12 22:32:57    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.58 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Finished routing data preparation on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Cpu time = 00:00:00
[06/12 22:32:57    272s] #Elapsed time = 00:00:00
[06/12 22:32:57    272s] #Increased memory = 6.84 (MB)
[06/12 22:32:57    272s] #Total memory = 1068.70 (MB)
[06/12 22:32:57    272s] #Peak memory = 1230.62 (MB)
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### Time Record (Data Preparation) is uninstalled.
[06/12 22:32:57    272s] ### Time Record (Global Routing) is installed.
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Start global routing on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Start global routing initialization on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Number of eco nets is 0
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Start global routing data preparation on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### build_merged_routing_blockage_rect_list starts on Mon Jun 12 22:32:57 2023 with memory = 1068.75 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] #Start routing resource analysis on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### init_is_bin_blocked starts on Mon Jun 12 22:32:57 2023 with memory = 1068.79 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jun 12 22:32:57 2023 with memory = 1069.33 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### adjust_flow_cap starts on Mon Jun 12 22:32:57 2023 with memory = 1069.57 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### adjust_partial_route_blockage starts on Mon Jun 12 22:32:57 2023 with memory = 1069.57 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### set_via_blocked starts on Mon Jun 12 22:32:57 2023 with memory = 1069.57 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### copy_flow starts on Mon Jun 12 22:32:57 2023 with memory = 1069.57 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] #Routing resource analysis is done on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### report_flow_cap starts on Mon Jun 12 22:32:57 2023 with memory = 1069.58 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] #  Resource Analysis:
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/12 22:32:57    272s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/12 22:32:57    272s] #  --------------------------------------------------------------
[06/12 22:32:57    272s] #  metal1         H         552           0        1406    59.46%
[06/12 22:32:57    272s] #  metal2         V         423           0        1406     0.00%
[06/12 22:32:57    272s] #  metal3         H         552           0        1406     0.00%
[06/12 22:32:57    272s] #  metal4         V         286           0        1406     0.00%
[06/12 22:32:57    272s] #  metal5         H         275           0        1406     0.00%
[06/12 22:32:57    272s] #  metal6         V         286           0        1406     0.00%
[06/12 22:32:57    272s] #  metal7         H          91           0        1406     0.00%
[06/12 22:32:57    272s] #  metal8         V          95           0        1406     4.62%
[06/12 22:32:57    272s] #  metal9         H          33           4        1406    19.91%
[06/12 22:32:57    272s] #  metal10        V          29           9        1406    25.60%
[06/12 22:32:57    272s] #  --------------------------------------------------------------
[06/12 22:32:57    272s] #  Total                   2622       3.45%       14060    10.96%
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### analyze_m2_tracks starts on Mon Jun 12 22:32:57 2023 with memory = 1069.59 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### report_initial_resource starts on Mon Jun 12 22:32:57 2023 with memory = 1069.59 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### mark_pg_pins_accessibility starts on Mon Jun 12 22:32:57 2023 with memory = 1069.60 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### set_net_region starts on Mon Jun 12 22:32:57 2023 with memory = 1069.60 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Global routing data preparation is done on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1069.61 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### prepare_level starts on Mon Jun 12 22:32:57 2023 with memory = 1069.62 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### init level 1 starts on Mon Jun 12 22:32:57 2023 with memory = 1069.63 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### Level 1 hgrid = 38 X 37
[06/12 22:32:57    272s] ### init level 2 starts on Mon Jun 12 22:32:57 2023 with memory = 1069.67 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### Level 2 hgrid = 10 X 10  (large_net only)
[06/12 22:32:57    272s] ### prepare_level_flow starts on Mon Jun 12 22:32:57 2023 with memory = 1070.04 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### init_flow_edge starts on Mon Jun 12 22:32:57 2023 with memory = 1070.04 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### init_flow_edge starts on Mon Jun 12 22:32:57 2023 with memory = 1072.88 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #Global routing initialization is done on Mon Jun 12 22:32:57 2023
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1072.87 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] #
[06/12 22:32:57    272s] ### routing large nets 
[06/12 22:32:57    272s] #start global routing iteration 1...
[06/12 22:32:57    272s] ### init_flow_edge starts on Mon Jun 12 22:32:57 2023 with memory = 1072.88 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    272s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    272s] ### routing at level 2 (topmost level) iter 0
[06/12 22:32:57    272s] ### Uniform Hboxes (2x2)
[06/12 22:32:57    272s] ### routing at level 1 iter 0 for 0 hboxes
[06/12 22:32:57    273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.93 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    273s] #
[06/12 22:32:57    273s] #start global routing iteration 2...
[06/12 22:32:57    273s] ### init_flow_edge starts on Mon Jun 12 22:32:57 2023 with memory = 1074.97 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    273s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    273s] ### cal_flow starts on Mon Jun 12 22:32:57 2023 with memory = 1075.02 (MB), peak = 1230.62 (MB)
[06/12 22:32:57    273s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:57    273s] ### routing at level 1 (topmost level) iter 0
[06/12 22:32:58    273s] ### measure_qor starts on Mon Jun 12 22:32:58 2023 with memory = 1075.06 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### measure_congestion starts on Mon Jun 12 22:32:58 2023 with memory = 1075.06 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1074.71 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #start global routing iteration 3...
[06/12 22:32:58    273s] ### routing at level 1 (topmost level) iter 1
[06/12 22:32:58    273s] ### measure_qor starts on Mon Jun 12 22:32:58 2023 with memory = 1074.78 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### measure_congestion starts on Mon Jun 12 22:32:58 2023 with memory = 1074.78 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.78 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] ### route_end starts on Mon Jun 12 22:32:58 2023 with memory = 1074.79 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[06/12 22:32:58    273s] #Total number of routable nets = 1602.
[06/12 22:32:58    273s] #Total number of nets in the design = 1604.
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #1602 routable nets have only global wires.
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #Routed nets constraints summary:
[06/12 22:32:58    273s] #-----------------------------
[06/12 22:32:58    273s] #        Rules   Unconstrained  
[06/12 22:32:58    273s] #-----------------------------
[06/12 22:32:58    273s] #      Default            1602  
[06/12 22:32:58    273s] #-----------------------------
[06/12 22:32:58    273s] #        Total            1602  
[06/12 22:32:58    273s] #-----------------------------
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #Routing constraints summary of the whole design:
[06/12 22:32:58    273s] #-----------------------------
[06/12 22:32:58    273s] #        Rules   Unconstrained  
[06/12 22:32:58    273s] #-----------------------------
[06/12 22:32:58    273s] #      Default            1602  
[06/12 22:32:58    273s] #-----------------------------
[06/12 22:32:58    273s] #        Total            1602  
[06/12 22:32:58    273s] #-----------------------------
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] ### cal_base_flow starts on Mon Jun 12 22:32:58 2023 with memory = 1074.79 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### init_flow_edge starts on Mon Jun 12 22:32:58 2023 with memory = 1074.79 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### cal_flow starts on Mon Jun 12 22:32:58 2023 with memory = 1074.83 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### report_overcon starts on Mon Jun 12 22:32:58 2023 with memory = 1074.83 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #                 OverCon          
[06/12 22:32:58    273s] #                  #Gcell    %Gcell
[06/12 22:32:58    273s] #     Layer           (1)   OverCon  Flow/Cap
[06/12 22:32:58    273s] #  ----------------------------------------------
[06/12 22:32:58    273s] #  metal1        0(0.00%)   (0.00%)     0.68  
[06/12 22:32:58    273s] #  metal2        0(0.00%)   (0.00%)     0.43  
[06/12 22:32:58    273s] #  metal3        0(0.00%)   (0.00%)     0.41  
[06/12 22:32:58    273s] #  metal4        0(0.00%)   (0.00%)     0.35  
[06/12 22:32:58    273s] #  metal5        0(0.00%)   (0.00%)     0.10  
[06/12 22:32:58    273s] #  metal6        0(0.00%)   (0.00%)     0.06  
[06/12 22:32:58    273s] #  metal7        0(0.00%)   (0.00%)     0.07  
[06/12 22:32:58    273s] #  metal8        0(0.00%)   (0.00%)     0.07  
[06/12 22:32:58    273s] #  metal9        0(0.00%)   (0.00%)     0.08  
[06/12 22:32:58    273s] #  metal10       0(0.00%)   (0.00%)     0.00  
[06/12 22:32:58    273s] #  ----------------------------------------------
[06/12 22:32:58    273s] #     Total      0(0.00%)   (0.00%)
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/12 22:32:58    273s] #  Overflow after GR: 0.00% H + 0.00% V
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### cal_base_flow starts on Mon Jun 12 22:32:58 2023 with memory = 1074.84 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### init_flow_edge starts on Mon Jun 12 22:32:58 2023 with memory = 1074.84 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### cal_flow starts on Mon Jun 12 22:32:58 2023 with memory = 1074.84 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### export_cong_map starts on Mon Jun 12 22:32:58 2023 with memory = 1074.84 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### PDZT_Export::export_cong_map starts on Mon Jun 12 22:32:58 2023 with memory = 1074.88 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### import_cong_map starts on Mon Jun 12 22:32:58 2023 with memory = 1074.88 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] #Hotspot report including placement blocked areas
[06/12 22:32:58    273s] OPERPROF: Starting HotSpotCal at level 1, MEM:1304.3M
[06/12 22:32:58    273s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/12 22:32:58    273s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[06/12 22:32:58    273s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/12 22:32:58    273s] [hotspot] |   metal1(H)    |             41.00 |             61.00 |     5.59    11.20    72.80    67.20 |
[06/12 22:32:58    273s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[06/12 22:32:58    273s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[06/12 22:32:58    273s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[06/12 22:32:58    273s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[06/12 22:32:58    273s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[06/12 22:32:58    273s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[06/12 22:32:58    273s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[06/12 22:32:58    273s] [hotspot] |   metal9(H)    |             12.00 |             12.00 |    78.39     5.59    80.38    72.80 |
[06/12 22:32:58    273s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[06/12 22:32:58    273s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/12 22:32:58    273s] [hotspot] |      worst     | (metal1)    41.00 | (metal1)    61.00 |                                     |
[06/12 22:32:58    273s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/12 22:32:58    273s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[06/12 22:32:58    273s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/12 22:32:58    273s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/12 22:32:58    273s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[06/12 22:32:58    273s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/12 22:32:58    273s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:1304.3M
[06/12 22:32:58    273s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### update starts on Mon Jun 12 22:32:58 2023 with memory = 1074.88 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] #Complete Global Routing.
[06/12 22:32:58    273s] #Total wire length = 29929 um.
[06/12 22:32:58    273s] #Total half perimeter of net bounding box = 31147 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal1 = 566 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal2 = 7345 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal3 = 13819 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal4 = 6491 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal5 = 1483 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal6 = 225 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal7 = 0 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal8 = 0 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal9 = 0 um.
[06/12 22:32:58    273s] #Total wire length on LAYER metal10 = 0 um.
[06/12 22:32:58    273s] #Total number of vias = 7426
[06/12 22:32:58    273s] #Up-Via Summary (total 7426):
[06/12 22:32:58    273s] #           
[06/12 22:32:58    273s] #-----------------------
[06/12 22:32:58    273s] # metal1           4404
[06/12 22:32:58    273s] # metal2           2556
[06/12 22:32:58    273s] # metal3            372
[06/12 22:32:58    273s] # metal4             76
[06/12 22:32:58    273s] # metal5             18
[06/12 22:32:58    273s] #-----------------------
[06/12 22:32:58    273s] #                  7426 
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### report_overcon starts on Mon Jun 12 22:32:58 2023 with memory = 1075.33 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### report_overcon starts on Mon Jun 12 22:32:58 2023 with memory = 1075.33 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] #Max overcon = 0 track.
[06/12 22:32:58    273s] #Total overcon = 0.00%.
[06/12 22:32:58    273s] #Worst layer Gcell overcon rate = 0.00%.
[06/12 22:32:58    273s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### global_route design signature (12): route=390169932 net_attr=156028790
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #Global routing statistics:
[06/12 22:32:58    273s] #Cpu time = 00:00:01
[06/12 22:32:58    273s] #Elapsed time = 00:00:01
[06/12 22:32:58    273s] #Increased memory = 6.19 (MB)
[06/12 22:32:58    273s] #Total memory = 1074.89 (MB)
[06/12 22:32:58    273s] #Peak memory = 1230.62 (MB)
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #Finished global routing on Mon Jun 12 22:32:58 2023
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] #
[06/12 22:32:58    273s] ### Time Record (Global Routing) is uninstalled.
[06/12 22:32:58    273s] ### Time Record (Data Preparation) is installed.
[06/12 22:32:58    273s] ### Time Record (Data Preparation) is uninstalled.
[06/12 22:32:58    273s] ### track-assign external-init starts on Mon Jun 12 22:32:58 2023 with memory = 1074.38 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### Time Record (Track Assignment) is installed.
[06/12 22:32:58    273s] ### Time Record (Track Assignment) is uninstalled.
[06/12 22:32:58    273s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.39 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### track-assign engine-init starts on Mon Jun 12 22:32:58 2023 with memory = 1074.39 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] ### Time Record (Track Assignment) is installed.
[06/12 22:32:58    273s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:58    273s] ### track-assign core-engine starts on Mon Jun 12 22:32:58 2023 with memory = 1074.44 (MB), peak = 1230.62 (MB)
[06/12 22:32:58    273s] #Start Track Assignment.
[06/12 22:32:58    273s] #Done with 1689 horizontal wires in 2 hboxes and 1971 vertical wires in 2 hboxes.
[06/12 22:32:59    274s] #Done with 400 horizontal wires in 2 hboxes and 392 vertical wires in 2 hboxes.
[06/12 22:32:59    274s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[06/12 22:32:59    274s] #
[06/12 22:32:59    274s] #Track assignment summary:
[06/12 22:32:59    274s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/12 22:32:59    274s] #------------------------------------------------------------------------
[06/12 22:32:59    274s] # metal1       571.34 	  0.15%  	  0.00% 	  0.15%
[06/12 22:32:59    274s] # metal2      7401.65 	  0.08%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] # metal3     13851.79 	  0.03%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] # metal4      6515.53 	  0.00%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] # metal5      1481.94 	  0.00%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] # metal6       232.26 	  0.00%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[06/12 22:32:59    274s] #------------------------------------------------------------------------
[06/12 22:32:59    274s] # All       30054.50  	  0.04% 	  0.00% 	  0.00%
[06/12 22:32:59    274s] #Complete Track Assignment.
[06/12 22:32:59    274s] #Total wire length = 30768 um.
[06/12 22:32:59    274s] #Total half perimeter of net bounding box = 31147 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal1 = 1056 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal2 = 7355 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal3 = 14139 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal4 = 6500 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal5 = 1483 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal6 = 235 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal7 = 0 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal8 = 0 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal9 = 0 um.
[06/12 22:32:59    274s] #Total wire length on LAYER metal10 = 0 um.
[06/12 22:32:59    274s] #Total number of vias = 7426
[06/12 22:32:59    274s] #Up-Via Summary (total 7426):
[06/12 22:32:59    274s] #           
[06/12 22:32:59    274s] #-----------------------
[06/12 22:32:59    274s] # metal1           4404
[06/12 22:32:59    274s] # metal2           2556
[06/12 22:32:59    274s] # metal3            372
[06/12 22:32:59    274s] # metal4             76
[06/12 22:32:59    274s] # metal5             18
[06/12 22:32:59    274s] #-----------------------
[06/12 22:32:59    274s] #                  7426 
[06/12 22:32:59    274s] #
[06/12 22:32:59    274s] ### track_assign design signature (15): route=112423680
[06/12 22:32:59    274s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
[06/12 22:32:59    274s] ### Time Record (Track Assignment) is uninstalled.
[06/12 22:32:59    274s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1074.63 (MB), peak = 1230.62 (MB)
[06/12 22:32:59    274s] #
[06/12 22:32:59    274s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/12 22:32:59    274s] #Cpu time = 00:00:02
[06/12 22:32:59    274s] #Elapsed time = 00:00:02
[06/12 22:32:59    274s] #Increased memory = 12.86 (MB)
[06/12 22:32:59    274s] #Total memory = 1074.64 (MB)
[06/12 22:32:59    274s] #Peak memory = 1230.62 (MB)
[06/12 22:32:59    274s] ### Time Record (Detail Routing) is installed.
[06/12 22:32:59    274s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/12 22:32:59    274s] #
[06/12 22:32:59    274s] #Start Detail Routing..
[06/12 22:32:59    274s] #start initial detail routing ...
[06/12 22:32:59    274s] ### Design has 0 dirty nets
[06/12 22:33:08    283s] #   number of violations = 1
[06/12 22:33:08    283s] #
[06/12 22:33:08    283s] #    By Layer and Type :
[06/12 22:33:08    283s] #	          Short   Totals
[06/12 22:33:08    283s] #	metal1        0        0
[06/12 22:33:08    283s] #	metal2        1        1
[06/12 22:33:08    283s] #	Totals        1        1
[06/12 22:33:08    283s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1083.06 (MB), peak = 1230.62 (MB)
[06/12 22:33:08    283s] #start 1st optimization iteration ...
[06/12 22:33:08    283s] #   number of violations = 0
[06/12 22:33:08    283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.10 (MB), peak = 1230.62 (MB)
[06/12 22:33:08    283s] #Complete Detail Routing.
[06/12 22:33:08    283s] #Total wire length = 31330 um.
[06/12 22:33:08    283s] #Total half perimeter of net bounding box = 31147 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal1 = 2665 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal2 = 8011 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal3 = 12289 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal4 = 6603 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal5 = 1505 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal6 = 258 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal7 = 0 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal8 = 0 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal9 = 0 um.
[06/12 22:33:08    283s] #Total wire length on LAYER metal10 = 0 um.
[06/12 22:33:08    283s] #Total number of vias = 7552
[06/12 22:33:08    283s] #Up-Via Summary (total 7552):
[06/12 22:33:08    283s] #           
[06/12 22:33:08    283s] #-----------------------
[06/12 22:33:08    283s] # metal1           4489
[06/12 22:33:08    283s] # metal2           2571
[06/12 22:33:08    283s] # metal3            398
[06/12 22:33:08    283s] # metal4             76
[06/12 22:33:08    283s] # metal5             18
[06/12 22:33:08    283s] #-----------------------
[06/12 22:33:08    283s] #                  7552 
[06/12 22:33:08    283s] #
[06/12 22:33:08    283s] #Total number of DRC violations = 0
[06/12 22:33:08    283s] ### Time Record (Detail Routing) is uninstalled.
[06/12 22:33:08    283s] #Cpu time = 00:00:10
[06/12 22:33:08    283s] #Elapsed time = 00:00:10
[06/12 22:33:08    283s] #Increased memory = 6.34 (MB)
[06/12 22:33:08    283s] #Total memory = 1080.99 (MB)
[06/12 22:33:08    283s] #Peak memory = 1230.62 (MB)
[06/12 22:33:08    283s] ### Time Record (Post Route Wire Spreading) is installed.
[06/12 22:33:08    283s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/12 22:33:08    284s] #
[06/12 22:33:08    284s] #Start Post Route wire spreading..
[06/12 22:33:08    284s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/12 22:33:08    284s] #
[06/12 22:33:08    284s] #Start DRC checking..
[06/12 22:33:10    285s] #   number of violations = 0
[06/12 22:33:10    285s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1082.48 (MB), peak = 1230.62 (MB)
[06/12 22:33:10    285s] #CELL_VIEW SUM,init has no DRC violation.
[06/12 22:33:10    285s] #Total number of DRC violations = 0
[06/12 22:33:10    285s] #
[06/12 22:33:10    285s] #Start data preparation for wire spreading...
[06/12 22:33:10    285s] #
[06/12 22:33:10    285s] #Data preparation is done on Mon Jun 12 22:33:10 2023
[06/12 22:33:10    285s] #
[06/12 22:33:10    285s] ### track-assign engine-init starts on Mon Jun 12 22:33:10 2023 with memory = 1082.48 (MB), peak = 1230.62 (MB)
[06/12 22:33:10    285s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/12 22:33:10    285s] #
[06/12 22:33:10    285s] #Start Post Route Wire Spread.
[06/12 22:33:11    286s] #Done with 987 horizontal wires in 3 hboxes and 846 vertical wires in 3 hboxes.
[06/12 22:33:11    286s] #Complete Post Route Wire Spread.
[06/12 22:33:11    286s] #
[06/12 22:33:11    286s] #Total wire length = 31975 um.
[06/12 22:33:11    286s] #Total half perimeter of net bounding box = 31147 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal1 = 2702 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal2 = 8256 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal3 = 12559 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal4 = 6690 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal5 = 1511 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal6 = 258 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal7 = 0 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal8 = 0 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal9 = 0 um.
[06/12 22:33:11    286s] #Total wire length on LAYER metal10 = 0 um.
[06/12 22:33:11    286s] #Total number of vias = 7552
[06/12 22:33:11    286s] #Up-Via Summary (total 7552):
[06/12 22:33:11    286s] #           
[06/12 22:33:11    286s] #-----------------------
[06/12 22:33:11    286s] # metal1           4489
[06/12 22:33:11    286s] # metal2           2571
[06/12 22:33:11    286s] # metal3            398
[06/12 22:33:11    286s] # metal4             76
[06/12 22:33:11    286s] # metal5             18
[06/12 22:33:11    286s] #-----------------------
[06/12 22:33:11    286s] #                  7552 
[06/12 22:33:11    286s] #
[06/12 22:33:11    286s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/12 22:33:11    286s] #
[06/12 22:33:11    286s] #Start DRC checking..
[06/12 22:33:12    287s] #   number of violations = 0
[06/12 22:33:12    287s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1083.20 (MB), peak = 1230.62 (MB)
[06/12 22:33:12    287s] #CELL_VIEW SUM,init has no DRC violation.
[06/12 22:33:12    287s] #Total number of DRC violations = 0
[06/12 22:33:12    287s] #   number of violations = 0
[06/12 22:33:12    287s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1083.20 (MB), peak = 1230.62 (MB)
[06/12 22:33:12    287s] #CELL_VIEW SUM,init has no DRC violation.
[06/12 22:33:12    287s] #Total number of DRC violations = 0
[06/12 22:33:12    287s] #Post Route wire spread is done.
[06/12 22:33:12    287s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/12 22:33:12    287s] #Total wire length = 31975 um.
[06/12 22:33:12    287s] #Total half perimeter of net bounding box = 31147 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal1 = 2702 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal2 = 8256 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal3 = 12559 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal4 = 6690 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal5 = 1511 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal6 = 258 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal7 = 0 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal8 = 0 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal9 = 0 um.
[06/12 22:33:12    287s] #Total wire length on LAYER metal10 = 0 um.
[06/12 22:33:12    287s] #Total number of vias = 7552
[06/12 22:33:12    287s] #Up-Via Summary (total 7552):
[06/12 22:33:12    287s] #           
[06/12 22:33:12    287s] #-----------------------
[06/12 22:33:12    287s] # metal1           4489
[06/12 22:33:12    287s] # metal2           2571
[06/12 22:33:12    287s] # metal3            398
[06/12 22:33:12    287s] # metal4             76
[06/12 22:33:12    287s] # metal5             18
[06/12 22:33:12    287s] #-----------------------
[06/12 22:33:12    287s] #                  7552 
[06/12 22:33:12    287s] #
[06/12 22:33:12    287s] #detailRoute Statistics:
[06/12 22:33:12    287s] #Cpu time = 00:00:14
[06/12 22:33:12    287s] #Elapsed time = 00:00:14
[06/12 22:33:12    287s] #Increased memory = 6.44 (MB)
[06/12 22:33:12    287s] #Total memory = 1081.09 (MB)
[06/12 22:33:12    288s] #Peak memory = 1230.62 (MB)
[06/12 22:33:12    288s] ### global_detail_route design signature (35): route=1802968111 flt_obj=0 vio=1905142130 shield_wire=1
[06/12 22:33:12    288s] ### Time Record (DB Export) is installed.
[06/12 22:33:12    288s] ### export design design signature (36): route=1802968111 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1241141297 dirty_area=0 del_dirty_area=0 cell=963785668 placement=318255963 pin_access=1300972128 halo=741630521
[06/12 22:33:12    288s] ### Time Record (DB Export) is uninstalled.
[06/12 22:33:12    288s] ### Time Record (Post Callback) is installed.
[06/12 22:33:12    288s] ### Time Record (Post Callback) is uninstalled.
[06/12 22:33:12    288s] #
[06/12 22:33:12    288s] #globalDetailRoute statistics:
[06/12 22:33:13    288s] #Cpu time = 00:00:16
[06/12 22:33:13    288s] #Elapsed time = 00:00:16
[06/12 22:33:13    288s] #Increased memory = 3.71 (MB)
[06/12 22:33:13    288s] #Total memory = 1064.47 (MB)
[06/12 22:33:13    288s] #Peak memory = 1230.62 (MB)
[06/12 22:33:13    288s] #Number of warnings = 3
[06/12 22:33:13    288s] #Total number of warnings = 4
[06/12 22:33:13    288s] #Number of fails = 0
[06/12 22:33:13    288s] #Total number of fails = 0
[06/12 22:33:13    288s] #Complete globalDetailRoute on Mon Jun 12 22:33:13 2023
[06/12 22:33:13    288s] #
[06/12 22:33:13    288s] ### import design signature (37): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1300972128 halo=0
[06/12 22:33:13    288s] ### Time Record (globalDetailRoute) is uninstalled.
[06/12 22:33:13    288s] #Default setup view is reset to default.
[06/12 22:33:13    288s] #Default setup view is reset to default.
[06/12 22:33:13    288s] #routeDesign: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1042.12 (MB), peak = 1230.62 (MB)
[06/12 22:33:13    288s] *** Message Summary: 0 warning(s), 0 error(s)
[06/12 22:33:13    288s] 
[06/12 22:33:13    288s] ### Time Record (routeDesign) is uninstalled.
[06/12 22:33:13    288s] ### 
[06/12 22:33:13    288s] ###   Scalability Statistics
[06/12 22:33:13    288s] ### 
[06/12 22:33:13    288s] ### --------------------------------+----------------+----------------+----------------+
[06/12 22:33:13    288s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[06/12 22:33:13    288s] ### --------------------------------+----------------+----------------+----------------+
[06/12 22:33:13    288s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/12 22:33:13    288s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/12 22:33:13    288s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/12 22:33:13    288s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/12 22:33:13    288s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/12 22:33:13    288s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/12 22:33:13    288s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/12 22:33:13    288s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[06/12 22:33:13    288s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/12 22:33:13    288s] ###   Detail Routing                |        00:00:10|        00:00:10|             1.0|
[06/12 22:33:13    288s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[06/12 22:33:13    288s] ###   Entire Command                |        00:00:16|        00:00:16|             1.0|
[06/12 22:33:13    288s] ### --------------------------------+----------------+----------------+----------------+
[06/12 22:33:13    288s] ### 
[06/12 22:34:22    302s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/12 22:34:41    306s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/12 22:34:41    306s] <CMD> optDesign -postRoute
[06/12 22:34:41    306s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1042.4M, totSessionCpu=0:05:07 **
[06/12 22:34:41    306s] **INFO: User settings:
[06/12 22:34:41    306s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/12 22:34:41    306s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[06/12 22:34:41    306s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[06/12 22:34:41    306s] setNanoRouteMode -routeWithSiDriven                             false
[06/12 22:34:41    306s] setNanoRouteMode -routeWithTimingDriven                         false
[06/12 22:34:41    306s] setNanoRouteMode -timingEngine                                  {}
[06/12 22:34:41    306s] setExtractRCMode -engine                                        preRoute
[06/12 22:34:41    306s] setUsefulSkewMode -ecoRoute                                     false
[06/12 22:34:41    306s] setDelayCalMode -enable_high_fanout                             true
[06/12 22:34:41    306s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/12 22:34:41    306s] setDelayCalMode -engine                                         aae
[06/12 22:34:41    306s] setDelayCalMode -ignoreNetLoad                                  false
[06/12 22:34:41    306s] setOptMode -activeHoldViews                                     { default }
[06/12 22:34:41    306s] setOptMode -activeSetupViews                                    { default }
[06/12 22:34:41    306s] setOptMode -autoHoldViews                                       { default}
[06/12 22:34:41    306s] setOptMode -autoSetupViews                                      { default}
[06/12 22:34:41    306s] setOptMode -autoTDGRSetupViews                                  { default}
[06/12 22:34:41    306s] setOptMode -autoViewHoldTargetSlack                             0
[06/12 22:34:41    306s] setOptMode -drcMargin                                           0
[06/12 22:34:41    306s] setOptMode -fixCap                                              true
[06/12 22:34:41    306s] setOptMode -fixDrc                                              true
[06/12 22:34:41    306s] setOptMode -fixFanoutLoad                                       false
[06/12 22:34:41    306s] setOptMode -fixTran                                             true
[06/12 22:34:41    306s] setOptMode -setupTargetSlack                                    0
[06/12 22:34:41    306s] setSIMode -separate_delta_delay_on_data                         true
[06/12 22:34:41    306s] setPlaceMode -place_design_floorplan_mode                       false
[06/12 22:34:41    306s] setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
[06/12 22:34:41    306s] setAnalysisMode -analysisType                                   onChipVariation
[06/12 22:34:41    306s] setAnalysisMode -checkType                                      setup
[06/12 22:34:41    306s] setAnalysisMode -clkSrcPath                                     true
[06/12 22:34:41    306s] setAnalysisMode -clockPropagation                               sdcControl
[06/12 22:34:41    306s] setAnalysisMode -virtualIPO                                     false
[06/12 22:34:41    306s] 
[06/12 22:34:41    306s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/12 22:34:41    306s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/12 22:34:42    306s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:34:42    306s] Summary for sequential cells identification: 
[06/12 22:34:42    306s]   Identified SBFF number: 16
[06/12 22:34:42    306s]   Identified MBFF number: 0
[06/12 22:34:42    306s]   Identified SB Latch number: 0
[06/12 22:34:42    306s]   Identified MB Latch number: 0
[06/12 22:34:42    306s]   Not identified SBFF number: 0
[06/12 22:34:42    306s]   Not identified MBFF number: 0
[06/12 22:34:42    306s]   Not identified SB Latch number: 0
[06/12 22:34:42    306s]   Not identified MB Latch number: 0
[06/12 22:34:42    306s]   Number of sequential cells which are not FFs: 13
[06/12 22:34:42    306s]  Visiting view : default
[06/12 22:34:42    306s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:34:42    306s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:34:42    306s]  Visiting view : default
[06/12 22:34:42    306s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:34:42    306s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:34:42    306s]  Setting StdDelay to 10.10
[06/12 22:34:42    306s] Creating Cell Server, finished. 
[06/12 22:34:42    306s] 
[06/12 22:34:42    306s] Need call spDPlaceInit before registerPrioInstLoc.
[06/12 22:34:42    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:42    306s] Switching SI Aware to true by default in postroute mode   
[06/12 22:34:42    306s] GigaOpt running with 1 threads.
[06/12 22:34:42    306s] Info: 1 threads available for lower-level modules during optimization.
[06/12 22:34:42    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:1293.1M
[06/12 22:34:42    306s] z: 2, totalTracks: 1
[06/12 22:34:42    306s] z: 4, totalTracks: 1
[06/12 22:34:42    306s] z: 6, totalTracks: 1
[06/12 22:34:42    306s] z: 8, totalTracks: 1
[06/12 22:34:42    306s] All LLGs are deleted
[06/12 22:34:42    306s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1293.1M
[06/12 22:34:42    306s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:34:42    306s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:1293.1M
[06/12 22:34:42    306s] SiteArray: non-trimmed site array dimensions = 48 x 369
[06/12 22:34:42    306s] SiteArray: use 98,304 bytes
[06/12 22:34:42    306s] SiteArray: current memory after site array memory allocation 1293.1M
[06/12 22:34:42    306s] SiteArray: FP blocked sites are writable
[06/12 22:34:42    306s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:34:42    306s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.021, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:     Starting CMU at level 3, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.024, MEM:1293.1M
[06/12 22:34:42    306s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1293.1MB).
[06/12 22:34:42    306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.037, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1293.1M
[06/12 22:34:42    306s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1293.1M
[06/12 22:34:42    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:42    306s] Saved RC grid cleaned up.
[06/12 22:34:42    306s] LayerId::1 widthSet size::4
[06/12 22:34:42    306s] LayerId::2 widthSet size::4
[06/12 22:34:42    306s] LayerId::3 widthSet size::4
[06/12 22:34:42    306s] LayerId::4 widthSet size::4
[06/12 22:34:42    306s] LayerId::5 widthSet size::4
[06/12 22:34:42    306s] LayerId::6 widthSet size::4
[06/12 22:34:42    306s] LayerId::7 widthSet size::4
[06/12 22:34:42    306s] LayerId::8 widthSet size::4
[06/12 22:34:42    306s] LayerId::9 widthSet size::4
[06/12 22:34:42    306s] LayerId::10 widthSet size::3
[06/12 22:34:42    306s] Updating RC grid for preRoute extraction ...
[06/12 22:34:42    306s] Initializing multi-corner capacitance tables ... 
[06/12 22:34:42    306s] Initializing multi-corner resistance tables ...
[06/12 22:34:42    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:42    306s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:34:42    306s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.349978 ; uaWl: 1.000000 ; uaWlH: 0.264008 ; aWlH: 0.000000 ; Pmax: 0.844800 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:34:42    306s] 
[06/12 22:34:42    306s] Creating Lib Analyzer ...
[06/12 22:34:42    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:42    306s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:34:42    306s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:34:42    306s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:34:42    306s] 
[06/12 22:34:42    306s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:34:42    307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:07 mem=1297.1M
[06/12 22:34:42    307s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:07 mem=1297.1M
[06/12 22:34:42    307s] Creating Lib Analyzer, finished. 
[06/12 22:34:42    307s] Effort level <high> specified for reg2reg path_group
[06/12 22:34:42    307s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1059.3M, totSessionCpu=0:05:08 **
[06/12 22:34:42    307s] Existing Dirty Nets : 0
[06/12 22:34:42    307s] New Signature Flow (optDesignCheckOptions) ....
[06/12 22:34:42    307s] #Taking db snapshot
[06/12 22:34:42    307s] #Taking db snapshot ... done
[06/12 22:34:42    307s] OPERPROF: Starting checkPlace at level 1, MEM:1299.1M
[06/12 22:34:42    307s] z: 2, totalTracks: 1
[06/12 22:34:42    307s] z: 4, totalTracks: 1
[06/12 22:34:42    307s] z: 6, totalTracks: 1
[06/12 22:34:42    307s] z: 8, totalTracks: 1
[06/12 22:34:42    307s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1299.1M
[06/12 22:34:42    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1299.1M
[06/12 22:34:42    307s] Begin checking placement ... (start mem=1299.1M, init mem=1299.1M)
[06/12 22:34:42    307s] 
[06/12 22:34:42    307s] Running CheckPlace using 1 thread in normal mode...
[06/12 22:34:42    307s] 
[06/12 22:34:42    307s] ...checkPlace normal is done!
[06/12 22:34:42    307s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1299.1M
[06/12 22:34:42    307s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.003, MEM:1299.1M
[06/12 22:34:42    307s] *info: Placed = 3709          
[06/12 22:34:42    307s] *info: Unplaced = 0           
[06/12 22:34:42    307s] Placement Density:100.00%(4711/4711)
[06/12 22:34:42    307s] Placement Density (including fixed std cells):100.00%(4711/4711)
[06/12 22:34:42    307s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1299.1M
[06/12 22:34:42    307s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1299.1M
[06/12 22:34:42    307s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1299.1M)
[06/12 22:34:42    307s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.105, MEM:1299.1M
[06/12 22:34:43    307s]  Initial DC engine is -> aae
[06/12 22:34:43    307s]  
[06/12 22:34:43    307s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/12 22:34:43    307s]  
[06/12 22:34:43    307s]  
[06/12 22:34:43    307s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/12 22:34:43    307s]  
[06/12 22:34:43    307s] Reset EOS DB
[06/12 22:34:43    307s] Ignoring AAE DB Resetting ...
[06/12 22:34:43    307s]  Set Options for AAE Based Opt flow 
[06/12 22:34:43    307s] *** optDesign -postRoute ***
[06/12 22:34:43    307s] DRC Margin: user margin 0.0; extra margin 0
[06/12 22:34:43    307s] Setup Target Slack: user slack 0
[06/12 22:34:43    307s] Hold Target Slack: user slack 0
[06/12 22:34:43    307s] Opt: RC extraction mode changed to 'detail'
[06/12 22:34:43    307s] All LLGs are deleted
[06/12 22:34:43    307s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1299.1M
[06/12 22:34:43    307s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1299.1M
[06/12 22:34:43    307s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1299.1M
[06/12 22:34:43    307s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1299.1M
[06/12 22:34:43    307s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1299.1M
[06/12 22:34:43    307s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:1299.1M
[06/12 22:34:43    307s] Fast DP-INIT is on for default
[06/12 22:34:43    307s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1299.1M
[06/12 22:34:43    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.020, MEM:1299.1M
[06/12 22:34:43    307s] Multi-VT timing optimization disabled based on library information.
[06/12 22:34:43    307s] Deleting Cell Server ...
[06/12 22:34:43    307s] Deleting Lib Analyzer.
[06/12 22:34:43    307s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:34:43    307s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:34:43    307s] Summary for sequential cells identification: 
[06/12 22:34:43    307s]   Identified SBFF number: 16
[06/12 22:34:43    307s]   Identified MBFF number: 0
[06/12 22:34:43    307s]   Identified SB Latch number: 0
[06/12 22:34:43    307s]   Identified MB Latch number: 0
[06/12 22:34:43    307s]   Not identified SBFF number: 0
[06/12 22:34:43    307s]   Not identified MBFF number: 0
[06/12 22:34:43    307s]   Not identified SB Latch number: 0
[06/12 22:34:43    307s]   Not identified MB Latch number: 0
[06/12 22:34:43    307s]   Number of sequential cells which are not FFs: 13
[06/12 22:34:43    307s]  Visiting view : default
[06/12 22:34:43    307s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:34:43    307s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:34:43    307s]  Visiting view : default
[06/12 22:34:43    307s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:34:43    307s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:34:43    307s]  Setting StdDelay to 10.10
[06/12 22:34:43    307s] Creating Cell Server, finished. 
[06/12 22:34:43    307s] 
[06/12 22:34:43    307s] Deleting Cell Server ...
[06/12 22:34:43    307s] ** INFO : this run is activating 'postRoute' automaton
[06/12 22:34:43    307s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 22:34:43    307s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:34:43    307s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:34:43    307s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 22:34:43    307s] RC Extraction called in multi-corner(1) mode.
[06/12 22:34:43    307s] Process corner(s) are loaded.
[06/12 22:34:43    307s]  Corner: standard
[06/12 22:34:43    307s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d  -extended
[06/12 22:34:43    307s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 22:34:43    307s]       RC Corner Indexes            0   
[06/12 22:34:43    307s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:34:43    307s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 22:34:43    307s] Resistance Scaling Factor    : 1.00000 
[06/12 22:34:43    307s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:34:43    307s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:34:43    307s] Shrink Factor                : 1.00000
[06/12 22:34:43    307s] LayerId::1 widthSet size::4
[06/12 22:34:43    307s] LayerId::2 widthSet size::4
[06/12 22:34:43    307s] LayerId::3 widthSet size::4
[06/12 22:34:43    307s] LayerId::4 widthSet size::4
[06/12 22:34:43    307s] LayerId::5 widthSet size::4
[06/12 22:34:43    307s] LayerId::6 widthSet size::4
[06/12 22:34:43    307s] LayerId::7 widthSet size::4
[06/12 22:34:43    307s] LayerId::8 widthSet size::4
[06/12 22:34:43    307s] LayerId::9 widthSet size::4
[06/12 22:34:43    307s] LayerId::10 widthSet size::3
[06/12 22:34:43    307s] Initializing multi-corner capacitance tables ... 
[06/12 22:34:43    307s] Initializing multi-corner resistance tables ...
[06/12 22:34:43    307s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.349978 ; uaWl: 1.000000 ; uaWlH: 0.264008 ; aWlH: 0.000000 ; Pmax: 0.844800 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:34:43    307s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1293.1M)
[06/12 22:34:43    307s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for storing RC.
[06/12 22:34:43    307s] Extracted 10.0081% (CPU Time= 0:00:00.1  MEM= 1324.2M)
[06/12 22:34:43    307s] Extracted 20.0104% (CPU Time= 0:00:00.1  MEM= 1348.2M)
[06/12 22:34:43    307s] Extracted 30.0069% (CPU Time= 0:00:00.1  MEM= 1348.2M)
[06/12 22:34:43    307s] Extracted 40.0092% (CPU Time= 0:00:00.1  MEM= 1348.2M)
[06/12 22:34:43    307s] Extracted 50.0115% (CPU Time= 0:00:00.2  MEM= 1348.2M)
[06/12 22:34:43    308s] Extracted 60.0081% (CPU Time= 0:00:00.2  MEM= 1348.2M)
[06/12 22:34:43    308s] Extracted 70.0104% (CPU Time= 0:00:00.2  MEM= 1348.2M)
[06/12 22:34:43    308s] Extracted 80.0069% (CPU Time= 0:00:00.3  MEM= 1348.2M)
[06/12 22:34:43    308s] Extracted 90.0092% (CPU Time= 0:00:00.3  MEM= 1348.2M)
[06/12 22:34:43    308s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1348.2M)
[06/12 22:34:43    308s] Number of Extracted Resistors     : 24898
[06/12 22:34:43    308s] Number of Extracted Ground Cap.   : 26500
[06/12 22:34:43    308s] Number of Extracted Coupling Cap. : 46364
[06/12 22:34:43    308s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1316.152M)
[06/12 22:34:43    308s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 22:34:43    308s]  Corner: standard
[06/12 22:34:43    308s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1316.2M)
[06/12 22:34:43    308s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb_Filter.rcdb.d' for storing RC.
[06/12 22:34:44    308s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 1602 access done (mem: 1324.152M)
[06/12 22:34:44    308s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1324.152M)
[06/12 22:34:44    308s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1324.152M)
[06/12 22:34:44    308s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d) for hinst (top) of cell (SUM);
[06/12 22:34:44    309s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 0 access done (mem: 1324.152M)
[06/12 22:34:44    309s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1324.152M)
[06/12 22:34:44    309s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1324.152M)
[06/12 22:34:44    309s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1324.152M)
[06/12 22:34:44    309s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1324.2M)
[06/12 22:34:44    309s] LayerId::1 widthSet size::4
[06/12 22:34:44    309s] LayerId::2 widthSet size::4
[06/12 22:34:44    309s] LayerId::3 widthSet size::4
[06/12 22:34:44    309s] LayerId::4 widthSet size::4
[06/12 22:34:44    309s] LayerId::5 widthSet size::4
[06/12 22:34:44    309s] LayerId::6 widthSet size::4
[06/12 22:34:44    309s] LayerId::7 widthSet size::4
[06/12 22:34:44    309s] LayerId::8 widthSet size::4
[06/12 22:34:44    309s] LayerId::9 widthSet size::4
[06/12 22:34:44    309s] LayerId::10 widthSet size::3
[06/12 22:34:44    309s] Initializing multi-corner capacitance tables ... 
[06/12 22:34:44    309s] Initializing multi-corner resistance tables ...
[06/12 22:34:44    309s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.349978 ; uaWl: 1.000000 ; uaWlH: 0.264008 ; aWlH: 0.000000 ; Pmax: 0.844800 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:34:45    309s] Starting delay calculation for Hold views
[06/12 22:34:45    309s] AAE DB initialization (MEM=1322.15 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/12 22:34:45    309s] #################################################################################
[06/12 22:34:45    309s] # Design Stage: PostRoute
[06/12 22:34:45    309s] # Design Name: SUM
[06/12 22:34:45    309s] # Design Mode: 90nm
[06/12 22:34:45    309s] # Analysis Mode: MMMC OCV 
[06/12 22:34:45    309s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:34:45    309s] # Signoff Settings: SI Off 
[06/12 22:34:45    309s] #################################################################################
[06/12 22:34:45    309s] Calculate late delays in OCV mode...
[06/12 22:34:45    309s] Calculate early delays in OCV mode...
[06/12 22:34:45    309s] Topological Sorting (REAL = 0:00:00.0, MEM = 1322.2M, InitMEM = 1322.2M)
[06/12 22:34:45    309s] Start delay calculation (fullDC) (1 T). (MEM=1322.15)
[06/12 22:34:45    309s] Start AAE Lib Loading. (MEM=1341.88)
[06/12 22:34:45    309s] End AAE Lib Loading. (MEM=1351.42 CPU=0:00:00.0 Real=0:00:00.0)
[06/12 22:34:45    309s] End AAE Lib Interpolated Model. (MEM=1351.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:34:45    309s] First Iteration Infinite Tw... 
[06/12 22:34:46    310s] Total number of fetched objects 1988
[06/12 22:34:46    310s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:34:46    310s] End delay calculation. (MEM=1384.64 CPU=0:00:01.2 REAL=0:00:01.0)
[06/12 22:34:46    311s] End delay calculation (fullDC). (MEM=1357.56 CPU=0:00:01.4 REAL=0:00:01.0)
[06/12 22:34:46    311s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1357.6M) ***
[06/12 22:34:47    311s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:05:11 mem=1357.6M)
[06/12 22:34:47    311s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.0 real=0:00:03.0 totSessionCpu=0:05:11 mem=1357.6M ***
[06/12 22:34:47    311s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[06/12 22:34:47    311s] Starting delay calculation for Setup views
[06/12 22:34:47    311s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 22:34:47    311s] #################################################################################
[06/12 22:34:47    311s] # Design Stage: PostRoute
[06/12 22:34:47    311s] # Design Name: SUM
[06/12 22:34:47    311s] # Design Mode: 90nm
[06/12 22:34:47    311s] # Analysis Mode: MMMC OCV 
[06/12 22:34:47    311s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:34:47    311s] # Signoff Settings: SI On 
[06/12 22:34:47    311s] #################################################################################
[06/12 22:34:47    311s] AAE_INFO: 1 threads acquired from CTE.
[06/12 22:34:47    311s] Setting infinite Tws ...
[06/12 22:34:47    311s] First Iteration Infinite Tw... 
[06/12 22:34:47    311s] Calculate early delays in OCV mode...
[06/12 22:34:47    311s] Calculate late delays in OCV mode...
[06/12 22:34:47    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 1353.1M, InitMEM = 1353.1M)
[06/12 22:34:47    311s] Start delay calculation (fullDC) (1 T). (MEM=1353.1)
[06/12 22:34:47    311s] End AAE Lib Interpolated Model. (MEM=1364.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:34:49    313s] Total number of fetched objects 1988
[06/12 22:34:49    313s] AAE_INFO-618: Total number of nets in the design is 1604,  100.0 percent of the nets selected for SI analysis
[06/12 22:34:49    313s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 22:34:49    313s] End delay calculation. (MEM=1349.44 CPU=0:00:01.4 REAL=0:00:02.0)
[06/12 22:34:49    313s] End delay calculation (fullDC). (MEM=1349.44 CPU=0:00:01.5 REAL=0:00:02.0)
[06/12 22:34:49    313s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1349.4M) ***
[06/12 22:34:49    313s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1349.4M)
[06/12 22:34:49    313s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 22:34:49    313s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1349.4M)
[06/12 22:34:49    313s] 
[06/12 22:34:49    313s] Executing IPO callback for view pruning ..
[06/12 22:34:49    313s] Starting SI iteration 2
[06/12 22:34:49    313s] Calculate early delays in OCV mode...
[06/12 22:34:49    313s] Calculate late delays in OCV mode...
[06/12 22:34:49    313s] Start delay calculation (fullDC) (1 T). (MEM=1304.56)
[06/12 22:34:49    313s] End AAE Lib Interpolated Model. (MEM=1304.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:34:49    313s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 22:34:49    313s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1988. 
[06/12 22:34:49    313s] Total number of fetched objects 1988
[06/12 22:34:49    313s] AAE_INFO-618: Total number of nets in the design is 1604,  0.1 percent of the nets selected for SI analysis
[06/12 22:34:49    313s] End delay calculation. (MEM=1345.71 CPU=0:00:00.1 REAL=0:00:00.0)
[06/12 22:34:49    313s] End delay calculation (fullDC). (MEM=1345.71 CPU=0:00:00.1 REAL=0:00:00.0)
[06/12 22:34:49    313s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1345.7M) ***
[06/12 22:34:49    314s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:05:14 mem=1345.7M)
[06/12 22:34:49    314s] End AAE Lib Interpolated Model. (MEM=1345.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:34:49    314s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1345.7M
[06/12 22:34:49    314s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1345.7M
[06/12 22:34:50    314s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.088  |  0.088  |  3.937  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1099.0M, totSessionCpu=0:05:14 **
[06/12 22:34:50    314s] Setting latch borrow mode to budget during optimization.
[06/12 22:34:50    314s] Glitch fixing enabled
[06/12 22:34:50    314s] **INFO: Start fixing DRV (Mem = 1329.51M) ...
[06/12 22:34:50    314s] Begin: GigaOpt DRV Optimization
[06/12 22:34:50    314s] Glitch fixing enabled
[06/12 22:34:50    314s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[06/12 22:34:50    314s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:34:50    314s] End AAE Lib Interpolated Model. (MEM=1329.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:34:50    314s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:14.6/0:17:29.0 (0.3), mem = 1329.5M
[06/12 22:34:50    314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17864.7
[06/12 22:34:50    314s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:34:50    314s] ### Creating PhyDesignMc. totSessionCpu=0:05:15 mem=1329.5M
[06/12 22:34:50    314s] OPERPROF: Starting DPlace-Init at level 1, MEM:1329.5M
[06/12 22:34:50    314s] z: 2, totalTracks: 1
[06/12 22:34:50    314s] z: 4, totalTracks: 1
[06/12 22:34:50    314s] z: 6, totalTracks: 1
[06/12 22:34:50    314s] z: 8, totalTracks: 1
[06/12 22:34:50    314s] #spOpts: mergeVia=F 
[06/12 22:34:50    314s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1329.5M
[06/12 22:34:50    314s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1329.5M
[06/12 22:34:50    314s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1329.5MB).
[06/12 22:34:50    314s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1329.5M
[06/12 22:34:50    314s] TotalInstCnt at PhyDesignMc Initialization: 1,343
[06/12 22:34:50    314s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:15 mem=1329.5M
[06/12 22:34:50    314s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:50    314s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:50    314s] ### Creating RouteCongInterface, started
[06/12 22:34:50    314s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:50    314s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:50    314s] ### Creating LA Mngr. totSessionCpu=0:05:15 mem=1490.4M
[06/12 22:34:50    314s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:34:51    315s] ### Creating LA Mngr, finished. totSessionCpu=0:05:15 mem=1506.5M
[06/12 22:34:51    315s] ### Creating RouteCongInterface, finished
[06/12 22:34:51    315s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/12 22:34:51    315s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:51    315s] 
[06/12 22:34:51    315s] Creating Lib Analyzer ...
[06/12 22:34:51    315s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:34:51    315s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:34:51    315s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:34:51    315s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:34:51    315s] 
[06/12 22:34:51    315s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:34:51    315s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:16 mem=1506.5M
[06/12 22:34:51    316s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:16 mem=1506.5M
[06/12 22:34:51    316s] Creating Lib Analyzer, finished. 
[06/12 22:34:54    318s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[06/12 22:34:54    318s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1525.5M
[06/12 22:34:54    318s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1525.5M
[06/12 22:34:54    318s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:34:54    318s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/12 22:34:54    318s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:34:54    318s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/12 22:34:54    318s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:34:54    318s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/12 22:34:54    318s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.09|     0.00|       0|       0|       0| 100.00|          |         |
[06/12 22:34:54    318s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/12 22:34:54    318s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.09|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1525.5M|
[06/12 22:34:54    318s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/12 22:34:54    318s] Bottom Preferred Layer:
[06/12 22:34:54    318s]     None
[06/12 22:34:54    318s] Via Pillar Rule:
[06/12 22:34:54    318s]     None
[06/12 22:34:54    318s] 
[06/12 22:34:54    318s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1525.5M) ***
[06/12 22:34:54    318s] 
[06/12 22:34:54    318s] Begin: glitch net info
[06/12 22:34:54    318s] glitch slack range: number of glitch nets
[06/12 22:34:54    318s] glitch slack < -0.32 : 0
[06/12 22:34:54    318s] -0.32 < glitch slack < -0.28 : 0
[06/12 22:34:54    318s] -0.28 < glitch slack < -0.24 : 0
[06/12 22:34:54    318s] -0.24 < glitch slack < -0.2 : 0
[06/12 22:34:54    318s] -0.2 < glitch slack < -0.16 : 0
[06/12 22:34:54    318s] -0.16 < glitch slack < -0.12 : 0
[06/12 22:34:54    318s] -0.12 < glitch slack < -0.08 : 0
[06/12 22:34:54    318s] -0.08 < glitch slack < -0.04 : 0
[06/12 22:34:54    318s] -0.04 < glitch slack : 0
[06/12 22:34:54    318s] End: glitch net info
[06/12 22:34:54    318s] Total-nets :: 1602, Stn-nets :: 0, ratio :: 0 %
[06/12 22:34:54    318s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1506.5M
[06/12 22:34:54    318s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1506.5M
[06/12 22:34:54    318s] TotalInstCnt at PhyDesignMc Destruction: 1,343
[06/12 22:34:54    318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17864.7
[06/12 22:34:54    318s] *** DrvOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:05:18.8/0:17:33.2 (0.3), mem = 1506.5M
[06/12 22:34:54    318s] 
[06/12 22:34:54    318s] =============================================================================================
[06/12 22:34:54    318s]  Step TAT Report for DrvOpt #4
[06/12 22:34:54    318s] =============================================================================================
[06/12 22:34:54    318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:34:54    318s] ---------------------------------------------------------------------------------------------
[06/12 22:34:54    318s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.0
[06/12 22:34:54    318s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/12 22:34:54    318s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  25.5 % )     0:00:01.1 /  0:00:01.1    1.0
[06/12 22:34:54    318s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:34:54    318s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[06/12 22:34:54    318s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[06/12 22:34:54    318s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:34:54    318s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:34:54    318s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[06/12 22:34:54    318s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.3
[06/12 22:34:54    318s] [ MISC                   ]          0:00:02.7  (  63.3 % )     0:00:02.7 /  0:00:02.7    1.0
[06/12 22:34:54    318s] ---------------------------------------------------------------------------------------------
[06/12 22:34:54    318s]  DrvOpt #4 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[06/12 22:34:54    318s] ---------------------------------------------------------------------------------------------
[06/12 22:34:54    318s] 
[06/12 22:34:54    318s] drv optimizer changes nothing and skips refinePlace
[06/12 22:34:54    318s] End: GigaOpt DRV Optimization
[06/12 22:34:54    318s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1189.9M, totSessionCpu=0:05:19 **
[06/12 22:34:54    318s] *info:
[06/12 22:34:54    318s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1427.45M).
[06/12 22:34:54    318s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1427.5M
[06/12 22:34:54    318s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1427.5M
[06/12 22:34:54    318s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1427.5M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.088  |  0.088  |  3.937  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1190.2M, totSessionCpu=0:05:19 **
[06/12 22:34:54    319s]   DRV Snapshot: (REF)
[06/12 22:34:54    319s]          Tran DRV: 0 (0)
[06/12 22:34:54    319s]           Cap DRV: 0 (0)
[06/12 22:34:54    319s]        Fanout DRV: 0 (0)
[06/12 22:34:54    319s]            Glitch: 0 (0)
[06/12 22:34:54    319s] *** Timing Is met
[06/12 22:34:54    319s] *** Check timing (0:00:00.0)
[06/12 22:34:54    319s] *** Setup timing is met (target slack 0ns)
[06/12 22:34:54    319s]   Timing Snapshot: (REF)
[06/12 22:34:54    319s]      Weighted WNS: 0.000
[06/12 22:34:54    319s]       All  PG WNS: 0.000
[06/12 22:34:54    319s]       High PG WNS: 0.000
[06/12 22:34:54    319s]       All  PG TNS: 0.000
[06/12 22:34:54    319s]       High PG TNS: 0.000
[06/12 22:34:54    319s]    Category Slack: { [L, 0.088] [H, 0.088] }
[06/12 22:34:54    319s] 
[06/12 22:34:54    319s] Running postRoute recovery in preEcoRoute mode
[06/12 22:34:54    319s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1190.3M, totSessionCpu=0:05:19 **
[06/12 22:34:54    319s]   DRV Snapshot: (TGT)
[06/12 22:34:54    319s]          Tran DRV: 0 (0)
[06/12 22:34:54    319s]           Cap DRV: 0 (0)
[06/12 22:34:54    319s]        Fanout DRV: 0 (0)
[06/12 22:34:54    319s]            Glitch: 0 (0)
[06/12 22:34:54    319s] Checking DRV degradation...
[06/12 22:34:54    319s] 
[06/12 22:34:54    319s] Recovery Manager:
[06/12 22:34:54    319s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/12 22:34:54    319s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/12 22:34:54    319s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/12 22:34:54    319s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/12 22:34:54    319s] 
[06/12 22:34:54    319s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/12 22:34:54    319s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1417.92M, totSessionCpu=0:05:19).
[06/12 22:34:54    319s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1190.3M, totSessionCpu=0:05:19 **
[06/12 22:34:54    319s] 
[06/12 22:34:54    319s]   DRV Snapshot: (REF)
[06/12 22:34:54    319s]          Tran DRV: 0 (0)
[06/12 22:34:54    319s]           Cap DRV: 0 (0)
[06/12 22:34:54    319s]        Fanout DRV: 0 (0)
[06/12 22:34:54    319s]            Glitch: 0 (0)
[06/12 22:34:55    319s] Skipping post route harden opt
[06/12 22:34:55    319s] ### Creating LA Mngr. totSessionCpu=0:05:19 mem=1417.9M
[06/12 22:34:55    319s] ### Creating LA Mngr, finished. totSessionCpu=0:05:19 mem=1417.9M
[06/12 22:34:55    319s] Default Rule : ""
[06/12 22:34:55    319s] Non Default Rules :
[06/12 22:34:55    319s] Worst Slack : 0.088 ns
[06/12 22:34:55    319s] 
[06/12 22:34:55    319s] Start Layer Assignment ...
[06/12 22:34:55    319s] WNS(0.088ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[06/12 22:34:55    319s] 
[06/12 22:34:55    319s] Select 0 cadidates out of 1604.
[06/12 22:34:55    319s] No critical nets selected. Skipped !
[06/12 22:34:55    319s] GigaOpt: setting up router preferences
[06/12 22:34:55    319s] GigaOpt: 0 nets assigned router directives
[06/12 22:34:55    319s] 
[06/12 22:34:55    319s] Start Assign Priority Nets ...
[06/12 22:34:55    319s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/12 22:34:55    319s] Existing Priority Nets 0 (0.0%)
[06/12 22:34:55    319s] Assigned Priority Nets 0 (0.0%)
[06/12 22:34:55    319s] ### Creating LA Mngr. totSessionCpu=0:05:19 mem=1417.9M
[06/12 22:34:55    319s] ### Creating LA Mngr, finished. totSessionCpu=0:05:19 mem=1417.9M
[06/12 22:34:55    319s] Default Rule : ""
[06/12 22:34:55    319s] Non Default Rules :
[06/12 22:34:55    319s] Worst Slack : 0.088 ns
[06/12 22:34:55    319s] 
[06/12 22:34:55    319s] Start Layer Assignment ...
[06/12 22:34:55    319s] WNS(0.088ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[06/12 22:34:55    319s] 
[06/12 22:34:55    319s] Select 0 cadidates out of 1604.
[06/12 22:34:55    319s] No critical nets selected. Skipped !
[06/12 22:34:55    319s] GigaOpt: setting up router preferences
[06/12 22:34:55    319s] GigaOpt: 0 nets assigned router directives
[06/12 22:34:55    319s] 
[06/12 22:34:55    319s] Start Assign Priority Nets ...
[06/12 22:34:55    319s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/12 22:34:55    319s] Existing Priority Nets 0 (0.0%)
[06/12 22:34:55    319s] Assigned Priority Nets 0 (0.0%)
[06/12 22:34:55    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1503.9M
[06/12 22:34:55    319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1503.9M
[06/12 22:34:55    319s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.088  |  0.088  |  3.937  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1112.3M, totSessionCpu=0:05:20 **
[06/12 22:34:55    319s] Running refinePlace -preserveRouting true -hardFence false
[06/12 22:34:55    319s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1351.9M
[06/12 22:34:55    319s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1351.9M
[06/12 22:34:55    319s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1351.9M
[06/12 22:34:55    319s] z: 2, totalTracks: 1
[06/12 22:34:55    319s] z: 4, totalTracks: 1
[06/12 22:34:55    319s] z: 6, totalTracks: 1
[06/12 22:34:55    319s] z: 8, totalTracks: 1
[06/12 22:34:55    319s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1351.9M
[06/12 22:34:55    319s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1351.9M
[06/12 22:34:55    319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1351.9MB).
[06/12 22:34:55    319s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.016, MEM:1351.9M
[06/12 22:34:55    319s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.016, MEM:1351.9M
[06/12 22:34:55    319s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17864.6
[06/12 22:34:55    319s] OPERPROF:   Starting RefinePlace at level 2, MEM:1351.9M
[06/12 22:34:55    319s] *** Starting refinePlace (0:05:20 mem=1351.9M) ***
[06/12 22:34:55    319s] Total net bbox length = 2.985e+04 (1.607e+04 1.378e+04) (ext = 2.363e+04)
[06/12 22:34:55    319s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[06/12 22:34:55    319s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[06/12 22:34:55    319s] Type 'man IMPSP-5140' for more detail.
[06/12 22:34:55    319s] **WARN: (IMPSP-315):	Found 3709 instances insts with no PG Term connections.
[06/12 22:34:55    319s] Type 'man IMPSP-315' for more detail.
[06/12 22:34:55    319s] Total net bbox length = 2.985e+04 (1.607e+04 1.378e+04) (ext = 2.363e+04)
[06/12 22:34:55    319s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1351.9MB
[06/12 22:34:55    319s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1351.9MB) @(0:05:20 - 0:05:20).
[06/12 22:34:55    319s] *** Finished refinePlace (0:05:20 mem=1351.9M) ***
[06/12 22:34:55    319s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17864.6
[06/12 22:34:55    319s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.013, MEM:1351.9M
[06/12 22:34:55    319s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1351.9M
[06/12 22:34:55    319s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:1351.9M
[06/12 22:34:55    319s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.040, MEM:1351.9M
[06/12 22:34:55    319s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[06/12 22:34:55    319s] -routeWithEco true                        # bool, default=false, user setting
[06/12 22:34:55    319s] -routeSelectedNetOnly false               # bool, default=false
[06/12 22:34:55    319s] -routeWithTimingDriven false              # bool, default=false, user setting
[06/12 22:34:55    319s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/12 22:34:55    319s] Existing Dirty Nets : 0
[06/12 22:34:55    319s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[06/12 22:34:55    319s] Reset Dirty Nets : 0
[06/12 22:34:55    319s] 
[06/12 22:34:55    319s] globalDetailRoute
[06/12 22:34:55    319s] 
[06/12 22:34:55    319s] ### Time Record (globalDetailRoute) is installed.
[06/12 22:34:55    319s] #Start globalDetailRoute on Mon Jun 12 22:34:55 2023
[06/12 22:34:55    319s] #
[06/12 22:34:55    319s] ### Time Record (Pre Callback) is installed.
[06/12 22:34:55    319s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 1602 access done (mem: 1351.859M)
[06/12 22:34:55    319s] ### Time Record (Pre Callback) is uninstalled.
[06/12 22:34:55    319s] ### Time Record (DB Import) is installed.
[06/12 22:34:55    319s] ### Time Record (Timing Data Generation) is installed.
[06/12 22:34:55    319s] ### Time Record (Timing Data Generation) is uninstalled.
[06/12 22:34:55    319s] ### Net info: total nets: 1604
[06/12 22:34:55    319s] ### Net info: dirty nets: 0
[06/12 22:34:55    319s] ### Net info: marked as disconnected nets: 0
[06/12 22:34:55    319s] #num needed restored net=0
[06/12 22:34:55    319s] #need_extraction net=0 (total=1604)
[06/12 22:34:55    319s] ### Net info: fully routed nets: 1602
[06/12 22:34:55    319s] ### Net info: trivial (< 2 pins) nets: 2
[06/12 22:34:55    319s] ### Net info: unrouted nets: 0
[06/12 22:34:55    319s] ### Net info: re-extraction nets: 0
[06/12 22:34:55    319s] ### Net info: ignored nets: 0
[06/12 22:34:55    319s] ### Net info: skip routing nets: 0
[06/12 22:34:55    319s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[06/12 22:34:55    319s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[06/12 22:34:55    319s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[06/12 22:34:55    319s] ### import design signature (38): route=40655671 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1809809215 dirty_area=0 del_dirty_area=0 cell=963785668 placement=318255963 pin_access=1300972128 halo=0
[06/12 22:34:55    319s] ### Time Record (DB Import) is uninstalled.
[06/12 22:34:55    319s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[06/12 22:34:55    319s] #RTESIG:78da8dd03d0bc230100660677fc5111d2a58cd5da34957c15545d455a24d45a82934e9e0
[06/12 22:34:55    319s] #       bf37e2a4a8e98dc7c37b1f83e161b905467c82983accf81161b525ce15a7946826a7145a
[06/12 22:34:55    319s] #       98ee17ac3f18ae373b9ae750eaca19484e755d8da1b85b7dbb9ea130a56e2b0fce787fb5
[06/12 22:34:55    319s] #       97d18b2b85efbc75a6f9309829091836e0cf82a4ac6aedbf4b81148f13243b20d521692e
[06/12 22:34:55    319s] #       3930e7b52d745330488c6d6fbf2402b3b5351125c037eddf995260dca8b8c949c54dd6e1
[06/12 22:34:55    319s] #       537996c78304ef1014ae67e13fce37a1fb697a0f5b7cc4bc
[06/12 22:34:55    319s] #
[06/12 22:34:55    319s] #Skip comparing routing design signature in db-snapshot flow
[06/12 22:34:55    319s] ### Time Record (Data Preparation) is installed.
[06/12 22:34:55    319s] #RTESIG:78da8dd0b16ec2301080e1ce3cc5c9300489c0ddc5c4ce8ac45a2ad476ad5ce220a4e048
[06/12 22:34:55    319s] #       b133f0f635746ad5d4f1687ffa6ddf7cf1be3f82605c13e59e0afc20783e32a246ce99b7
[06/12 22:34:55    319s] #       6ac3718bf2b79d98cd178797572e2b684ceb2d649f5dd7aea0be3973bd9ca0b68d19da00
[06/12 22:34:55    319s] #       de867071e7e537d79a7ef2c1dbfe97a1422ba0f802bc2fc89ab633e16f2989d339c96a02
[06/12 22:34:55    319s] #       d2134aa542103e18579bbe169059375cc72481709db3092521f4c3bf772a2c413c5e1653
[06/12 22:34:55    319s] #       3ef4f168044a4ac774da54acd3a69830d2aaa8d221891342714c62f4f74f5fe297d16e
[06/12 22:34:55    319s] #
[06/12 22:34:55    319s] ### Time Record (Data Preparation) is uninstalled.
[06/12 22:34:55    319s] ### Time Record (Global Routing) is installed.
[06/12 22:34:55    319s] ### Time Record (Global Routing) is uninstalled.
[06/12 22:34:55    319s] ### Time Record (Data Preparation) is installed.
[06/12 22:34:55    319s] #Start routing data preparation on Mon Jun 12 22:34:55 2023
[06/12 22:34:55    319s] #
[06/12 22:34:55    319s] #Minimum voltage of a net in the design = 0.000.
[06/12 22:34:55    319s] #Maximum voltage of a net in the design = 1.100.
[06/12 22:34:55    319s] #Voltage range [0.000 - 1.100] has 1602 nets.
[06/12 22:34:55    319s] #Voltage range [0.000 - 0.000] has 1 net.
[06/12 22:34:55    319s] #Voltage range [1.100 - 1.100] has 1 net.
[06/12 22:34:55    319s] ### Time Record (Cell Pin Access) is installed.
[06/12 22:34:55    319s] #Initial pin access analysis.
[06/12 22:34:55    319s] #Detail pin access analysis.
[06/12 22:34:55    319s] ### Time Record (Cell Pin Access) is uninstalled.
[06/12 22:34:55    320s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[06/12 22:34:55    320s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[06/12 22:34:55    320s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[06/12 22:34:55    320s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/12 22:34:55    320s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/12 22:34:55    320s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/12 22:34:55    320s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/12 22:34:55    320s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/12 22:34:55    320s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[06/12 22:34:55    320s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[06/12 22:34:55    320s] #Monitoring time of adding inner blkg by smac
[06/12 22:34:55    320s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.61 (MB), peak = 1230.62 (MB)
[06/12 22:34:55    320s] #Regenerating Ggrids automatically.
[06/12 22:34:55    320s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[06/12 22:34:55    320s] #Using automatically generated G-grids.
[06/12 22:34:55    320s] #Done routing data preparation.
[06/12 22:34:55    320s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.61 (MB), peak = 1230.62 (MB)
[06/12 22:34:55    320s] #Found 0 nets for post-route si or timing fixing.
[06/12 22:34:55    320s] #
[06/12 22:34:55    320s] #Finished routing data preparation on Mon Jun 12 22:34:55 2023
[06/12 22:34:55    320s] #
[06/12 22:34:55    320s] #Cpu time = 00:00:00
[06/12 22:34:55    320s] #Elapsed time = 00:00:00
[06/12 22:34:55    320s] #Increased memory = 3.91 (MB)
[06/12 22:34:55    320s] #Total memory = 1111.61 (MB)
[06/12 22:34:55    320s] #Peak memory = 1230.62 (MB)
[06/12 22:34:55    320s] #
[06/12 22:34:55    320s] ### Time Record (Data Preparation) is uninstalled.
[06/12 22:34:55    320s] ### Time Record (Global Routing) is installed.
[06/12 22:34:55    320s] #
[06/12 22:34:55    320s] #Start global routing on Mon Jun 12 22:34:55 2023
[06/12 22:34:55    320s] #
[06/12 22:34:55    320s] #
[06/12 22:34:55    320s] #Start global routing initialization on Mon Jun 12 22:34:55 2023
[06/12 22:34:55    320s] #
[06/12 22:34:55    320s] #WARNING (NRGR-22) Design is already detail routed.
[06/12 22:34:55    320s] ### Time Record (Global Routing) is uninstalled.
[06/12 22:34:55    320s] ### Time Record (Data Preparation) is installed.
[06/12 22:34:55    320s] ### Time Record (Data Preparation) is uninstalled.
[06/12 22:34:55    320s] ### track-assign external-init starts on Mon Jun 12 22:34:55 2023 with memory = 1111.61 (MB), peak = 1230.62 (MB)
[06/12 22:34:55    320s] ### Time Record (Track Assignment) is installed.
[06/12 22:34:55    320s] ### Time Record (Track Assignment) is uninstalled.
[06/12 22:34:55    320s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/12 22:34:55    320s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/12 22:34:55    320s] #Cpu time = 00:00:00
[06/12 22:34:55    320s] #Elapsed time = 00:00:00
[06/12 22:34:55    320s] #Increased memory = 3.98 (MB)
[06/12 22:34:55    320s] #Total memory = 1111.61 (MB)
[06/12 22:34:55    320s] #Peak memory = 1230.62 (MB)
[06/12 22:34:55    320s] ### Time Record (Detail Routing) is installed.
[06/12 22:34:55    320s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] #Start Detail Routing..
[06/12 22:34:56    320s] #start initial detail routing ...
[06/12 22:34:56    320s] ### Design has 0 dirty nets, has valid drcs
[06/12 22:34:56    320s] #   number of violations = 0
[06/12 22:34:56    320s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.89 (MB), peak = 1230.62 (MB)
[06/12 22:34:56    320s] #Complete Detail Routing.
[06/12 22:34:56    320s] #Total wire length = 31975 um.
[06/12 22:34:56    320s] #Total half perimeter of net bounding box = 31147 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal1 = 2702 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal2 = 8256 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal3 = 12559 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal4 = 6690 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal5 = 1511 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal6 = 258 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal7 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal8 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal9 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal10 = 0 um.
[06/12 22:34:56    320s] #Total number of vias = 7552
[06/12 22:34:56    320s] #Up-Via Summary (total 7552):
[06/12 22:34:56    320s] #           
[06/12 22:34:56    320s] #-----------------------
[06/12 22:34:56    320s] # metal1           4489
[06/12 22:34:56    320s] # metal2           2571
[06/12 22:34:56    320s] # metal3            398
[06/12 22:34:56    320s] # metal4             76
[06/12 22:34:56    320s] # metal5             18
[06/12 22:34:56    320s] #-----------------------
[06/12 22:34:56    320s] #                  7552 
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] #Total number of DRC violations = 0
[06/12 22:34:56    320s] ### Time Record (Detail Routing) is uninstalled.
[06/12 22:34:56    320s] #Cpu time = 00:00:00
[06/12 22:34:56    320s] #Elapsed time = 00:00:00
[06/12 22:34:56    320s] #Increased memory = 0.00 (MB)
[06/12 22:34:56    320s] #Total memory = 1111.61 (MB)
[06/12 22:34:56    320s] #Peak memory = 1230.62 (MB)
[06/12 22:34:56    320s] ### Time Record (Post Route Wire Spreading) is installed.
[06/12 22:34:56    320s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] #Start Post Route wire spreading..
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] #Start data preparation for wire spreading...
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] #Data preparation is done on Mon Jun 12 22:34:56 2023
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] ### track-assign engine-init starts on Mon Jun 12 22:34:56 2023 with memory = 1113.73 (MB), peak = 1230.62 (MB)
[06/12 22:34:56    320s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] #Start Post Route Wire Spread.
[06/12 22:34:56    320s] #Done with 207 horizontal wires in 3 hboxes and 137 vertical wires in 3 hboxes.
[06/12 22:34:56    320s] #Complete Post Route Wire Spread.
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] #Total wire length = 32053 um.
[06/12 22:34:56    320s] #Total half perimeter of net bounding box = 31147 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal1 = 2703 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal2 = 8289 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal3 = 12593 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal4 = 6699 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal5 = 1511 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal6 = 258 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal7 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal8 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal9 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal10 = 0 um.
[06/12 22:34:56    320s] #Total number of vias = 7552
[06/12 22:34:56    320s] #Up-Via Summary (total 7552):
[06/12 22:34:56    320s] #           
[06/12 22:34:56    320s] #-----------------------
[06/12 22:34:56    320s] # metal1           4489
[06/12 22:34:56    320s] # metal2           2571
[06/12 22:34:56    320s] # metal3            398
[06/12 22:34:56    320s] # metal4             76
[06/12 22:34:56    320s] # metal5             18
[06/12 22:34:56    320s] #-----------------------
[06/12 22:34:56    320s] #                  7552 
[06/12 22:34:56    320s] #
[06/12 22:34:56    320s] #   number of violations = 0
[06/12 22:34:56    320s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.83 (MB), peak = 1230.62 (MB)
[06/12 22:34:56    320s] #CELL_VIEW SUM,init has no DRC violation.
[06/12 22:34:56    320s] #Total number of DRC violations = 0
[06/12 22:34:56    320s] #Post Route wire spread is done.
[06/12 22:34:56    320s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/12 22:34:56    320s] #Total wire length = 32053 um.
[06/12 22:34:56    320s] #Total half perimeter of net bounding box = 31147 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal1 = 2703 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal2 = 8289 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal3 = 12593 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal4 = 6699 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal5 = 1511 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal6 = 258 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal7 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal8 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal9 = 0 um.
[06/12 22:34:56    320s] #Total wire length on LAYER metal10 = 0 um.
[06/12 22:34:56    320s] #Total number of vias = 7552
[06/12 22:34:56    320s] #Up-Via Summary (total 7552):
[06/12 22:34:56    320s] #           
[06/12 22:34:56    320s] #-----------------------
[06/12 22:34:56    320s] # metal1           4489
[06/12 22:34:56    320s] # metal2           2571
[06/12 22:34:56    320s] # metal3            398
[06/12 22:34:56    320s] # metal4             76
[06/12 22:34:56    320s] # metal5             18
[06/12 22:34:56    320s] #-----------------------
[06/12 22:34:56    320s] #                  7552 
[06/12 22:34:56    320s] #
[06/12 22:34:56    321s] #detailRoute Statistics:
[06/12 22:34:56    321s] #Cpu time = 00:00:01
[06/12 22:34:56    321s] #Elapsed time = 00:00:01
[06/12 22:34:56    321s] #Increased memory = 0.09 (MB)
[06/12 22:34:56    321s] #Total memory = 1111.71 (MB)
[06/12 22:34:56    321s] #Peak memory = 1230.62 (MB)
[06/12 22:34:56    321s] #Skip updating routing design signature in db-snapshot flow
[06/12 22:34:56    321s] ### global_detail_route design signature (51): route=143511716 flt_obj=0 vio=1905142130 shield_wire=1
[06/12 22:34:56    321s] ### Time Record (DB Export) is installed.
[06/12 22:34:56    321s] ### export design design signature (52): route=143511716 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1772996332 dirty_area=0 del_dirty_area=0 cell=963785668 placement=318255963 pin_access=1300972128 halo=741630521
[06/12 22:34:56    321s] ### Time Record (DB Export) is uninstalled.
[06/12 22:34:56    321s] ### Time Record (Post Callback) is installed.
[06/12 22:34:56    321s] ### Time Record (Post Callback) is uninstalled.
[06/12 22:34:56    321s] #
[06/12 22:34:56    321s] #globalDetailRoute statistics:
[06/12 22:34:56    321s] #Cpu time = 00:00:01
[06/12 22:34:56    321s] #Elapsed time = 00:00:01
[06/12 22:34:56    321s] #Increased memory = -0.89 (MB)
[06/12 22:34:56    321s] #Total memory = 1111.46 (MB)
[06/12 22:34:56    321s] #Peak memory = 1230.62 (MB)
[06/12 22:34:56    321s] #Number of warnings = 3
[06/12 22:34:56    321s] #Total number of warnings = 7
[06/12 22:34:56    321s] #Number of fails = 0
[06/12 22:34:56    321s] #Total number of fails = 0
[06/12 22:34:56    321s] #Complete globalDetailRoute on Mon Jun 12 22:34:56 2023
[06/12 22:34:56    321s] #
[06/12 22:34:56    321s] ### import design signature (53): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1300972128 halo=0
[06/12 22:34:56    321s] ### Time Record (globalDetailRoute) is uninstalled.
[06/12 22:34:56    321s] ### 
[06/12 22:34:56    321s] ###   Scalability Statistics
[06/12 22:34:56    321s] ### 
[06/12 22:34:56    321s] ### --------------------------------+----------------+----------------+----------------+
[06/12 22:34:56    321s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/12 22:34:56    321s] ### --------------------------------+----------------+----------------+----------------+
[06/12 22:34:56    321s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[06/12 22:34:56    321s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[06/12 22:34:56    321s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[06/12 22:34:56    321s] ### --------------------------------+----------------+----------------+----------------+
[06/12 22:34:56    321s] ### 
[06/12 22:34:56    321s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1111.3M, totSessionCpu=0:05:21 **
[06/12 22:34:56    321s] 
[06/12 22:34:56    321s] =============================================================================================
[06/12 22:34:56    321s]  Step TAT Report for EcoRoute #1
[06/12 22:34:56    321s] =============================================================================================
[06/12 22:34:56    321s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:34:56    321s] ---------------------------------------------------------------------------------------------
[06/12 22:34:56    321s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:34:56    321s] [ DetailRoute            ]      1   0:00:00.3  (  20.8 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:34:56    321s] [ MISC                   ]          0:00:01.0  (  79.2 % )     0:00:01.0 /  0:00:01.1    1.0
[06/12 22:34:56    321s] ---------------------------------------------------------------------------------------------
[06/12 22:34:56    321s]  EcoRoute #1 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[06/12 22:34:56    321s] ---------------------------------------------------------------------------------------------
[06/12 22:34:56    321s] 
[06/12 22:34:56    321s] -routeWithEco false                       # bool, default=false
[06/12 22:34:56    321s] -routeSelectedNetOnly false               # bool, default=false
[06/12 22:34:56    321s] -routeWithTimingDriven false              # bool, default=false, user setting
[06/12 22:34:56    321s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/12 22:34:56    321s] New Signature Flow (restoreNanoRouteOptions) ....
[06/12 22:34:56    321s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 22:34:56    321s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:34:56    321s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:34:56    321s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 22:34:56    321s] RC Extraction called in multi-corner(1) mode.
[06/12 22:34:56    321s] Process corner(s) are loaded.
[06/12 22:34:56    321s]  Corner: standard
[06/12 22:34:56    321s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d -maxResLength 200  -extended
[06/12 22:34:56    321s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 22:34:56    321s]       RC Corner Indexes            0   
[06/12 22:34:56    321s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:34:56    321s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 22:34:56    321s] Resistance Scaling Factor    : 1.00000 
[06/12 22:34:56    321s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:34:56    321s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:34:56    321s] Shrink Factor                : 1.00000
[06/12 22:34:57    321s] LayerId::1 widthSet size::4
[06/12 22:34:57    321s] LayerId::2 widthSet size::4
[06/12 22:34:57    321s] LayerId::3 widthSet size::4
[06/12 22:34:57    321s] LayerId::4 widthSet size::4
[06/12 22:34:57    321s] LayerId::5 widthSet size::4
[06/12 22:34:57    321s] LayerId::6 widthSet size::4
[06/12 22:34:57    321s] LayerId::7 widthSet size::4
[06/12 22:34:57    321s] LayerId::8 widthSet size::4
[06/12 22:34:57    321s] LayerId::9 widthSet size::4
[06/12 22:34:57    321s] LayerId::10 widthSet size::3
[06/12 22:34:57    321s] Initializing multi-corner capacitance tables ... 
[06/12 22:34:57    321s] Initializing multi-corner resistance tables ...
[06/12 22:34:57    321s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:34:57    321s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1352.9M)
[06/12 22:34:57    321s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for storing RC.
[06/12 22:34:57    321s] Extracted 10.0077% (CPU Time= 0:00:00.2  MEM= 1380.9M)
[06/12 22:34:57    321s] Extracted 20.0099% (CPU Time= 0:00:00.2  MEM= 1404.9M)
[06/12 22:34:57    321s] Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 1404.9M)
[06/12 22:34:57    321s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 1404.9M)
[06/12 22:34:57    321s] Extracted 50.011% (CPU Time= 0:00:00.2  MEM= 1404.9M)
[06/12 22:34:57    321s] Extracted 60.0077% (CPU Time= 0:00:00.2  MEM= 1404.9M)
[06/12 22:34:57    321s] Extracted 70.0099% (CPU Time= 0:00:00.3  MEM= 1404.9M)
[06/12 22:34:57    321s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1404.9M)
[06/12 22:34:57    321s] Extracted 90.0088% (CPU Time= 0:00:00.3  MEM= 1404.9M)
[06/12 22:34:57    321s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1404.9M)
[06/12 22:34:57    321s] Number of Extracted Resistors     : 25688
[06/12 22:34:57    321s] Number of Extracted Ground Cap.   : 27290
[06/12 22:34:57    321s] Number of Extracted Coupling Cap. : 47748
[06/12 22:34:57    321s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1373.621M)
[06/12 22:34:57    321s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 22:34:57    321s]  Corner: standard
[06/12 22:34:57    321s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1373.6M)
[06/12 22:34:57    321s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb_Filter.rcdb.d' for storing RC.
[06/12 22:34:57    321s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 1602 access done (mem: 1381.621M)
[06/12 22:34:58    321s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1381.621M)
[06/12 22:34:58    321s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1381.621M)
[06/12 22:34:58    321s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d) for hinst (top) of cell (SUM);
[06/12 22:34:58    322s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 0 access done (mem: 1381.621M)
[06/12 22:34:58    322s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1381.621M)
[06/12 22:34:58    322s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1381.621M)
[06/12 22:34:58    322s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1074.3M, totSessionCpu=0:05:23 **
[06/12 22:34:58    322s] Starting delay calculation for Setup views
[06/12 22:34:58    322s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 22:34:59    322s] #################################################################################
[06/12 22:34:59    322s] # Design Stage: PostRoute
[06/12 22:34:59    322s] # Design Name: SUM
[06/12 22:34:59    322s] # Design Mode: 90nm
[06/12 22:34:59    322s] # Analysis Mode: MMMC OCV 
[06/12 22:34:59    322s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:34:59    322s] # Signoff Settings: SI On 
[06/12 22:34:59    322s] #################################################################################
[06/12 22:34:59    322s] AAE_INFO: 1 threads acquired from CTE.
[06/12 22:34:59    322s] Setting infinite Tws ...
[06/12 22:34:59    322s] First Iteration Infinite Tw... 
[06/12 22:34:59    322s] Calculate early delays in OCV mode...
[06/12 22:34:59    322s] Calculate late delays in OCV mode...
[06/12 22:34:59    322s] Topological Sorting (REAL = 0:00:00.0, MEM = 1331.4M, InitMEM = 1331.4M)
[06/12 22:34:59    322s] Start delay calculation (fullDC) (1 T). (MEM=1331.41)
[06/12 22:34:59    322s] LayerId::1 widthSet size::4
[06/12 22:34:59    322s] LayerId::2 widthSet size::4
[06/12 22:34:59    322s] LayerId::3 widthSet size::4
[06/12 22:34:59    322s] LayerId::4 widthSet size::4
[06/12 22:34:59    322s] LayerId::5 widthSet size::4
[06/12 22:34:59    322s] LayerId::6 widthSet size::4
[06/12 22:34:59    322s] LayerId::7 widthSet size::4
[06/12 22:34:59    322s] LayerId::8 widthSet size::4
[06/12 22:34:59    322s] LayerId::9 widthSet size::4
[06/12 22:34:59    322s] LayerId::10 widthSet size::3
[06/12 22:34:59    322s] Initializing multi-corner capacitance tables ... 
[06/12 22:34:59    322s] Initializing multi-corner resistance tables ...
[06/12 22:34:59    322s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:34:59    322s] End AAE Lib Interpolated Model. (MEM=1343.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:34:59    322s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1343.020M)
[06/12 22:34:59    322s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1343.0M)
[06/12 22:35:00    324s] Total number of fetched objects 1988
[06/12 22:35:00    324s] AAE_INFO-618: Total number of nets in the design is 1604,  100.0 percent of the nets selected for SI analysis
[06/12 22:35:00    324s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 22:35:00    324s] End delay calculation. (MEM=1358.7 CPU=0:00:01.3 REAL=0:00:01.0)
[06/12 22:35:00    324s] End delay calculation (fullDC). (MEM=1358.7 CPU=0:00:01.6 REAL=0:00:01.0)
[06/12 22:35:00    324s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1358.7M) ***
[06/12 22:35:00    324s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1358.7M)
[06/12 22:35:00    324s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 22:35:01    324s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1358.7M)
[06/12 22:35:01    324s] Starting SI iteration 2
[06/12 22:35:01    324s] Calculate early delays in OCV mode...
[06/12 22:35:01    324s] Calculate late delays in OCV mode...
[06/12 22:35:01    324s] Start delay calculation (fullDC) (1 T). (MEM=1323.82)
[06/12 22:35:01    324s] End AAE Lib Interpolated Model. (MEM=1323.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:01    324s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 22:35:01    324s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1988. 
[06/12 22:35:01    324s] Total number of fetched objects 1988
[06/12 22:35:01    324s] AAE_INFO-618: Total number of nets in the design is 1604,  0.1 percent of the nets selected for SI analysis
[06/12 22:35:01    324s] End delay calculation. (MEM=1364.96 CPU=0:00:00.1 REAL=0:00:00.0)
[06/12 22:35:01    324s] End delay calculation (fullDC). (MEM=1364.96 CPU=0:00:00.1 REAL=0:00:00.0)
[06/12 22:35:01    324s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1365.0M) ***
[06/12 22:35:01    325s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:05:25 mem=1365.0M)
[06/12 22:35:01    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1365.0M
[06/12 22:35:01    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1365.0M
[06/12 22:35:01    325s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  3.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1114.9M, totSessionCpu=0:05:25 **
[06/12 22:35:01    325s] Executing marking Critical Nets1
[06/12 22:35:01    325s] Footprint XOR2_X1 has at least 2 pins...
[06/12 22:35:01    325s] Footprint XNOR2_X1 has at least 3 pins...
[06/12 22:35:01    325s] Footprint TLAT_X1 has at least 4 pins...
[06/12 22:35:01    325s] Footprint SDFF_X1 has at least 5 pins...
[06/12 22:35:01    325s] *** Number of Vt Cells Partition = 1
[06/12 22:35:01    325s] Running postRoute recovery in postEcoRoute mode
[06/12 22:35:01    325s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1114.9M, totSessionCpu=0:05:25 **
[06/12 22:35:01    325s]   Timing/DRV Snapshot: (TGT)
[06/12 22:35:01    325s]      Weighted WNS: 0.000
[06/12 22:35:01    325s]       All  PG WNS: 0.000
[06/12 22:35:01    325s]       High PG WNS: 0.000
[06/12 22:35:01    325s]       All  PG TNS: 0.000
[06/12 22:35:01    325s]       High PG TNS: 0.000
[06/12 22:35:01    325s]          Tran DRV: 0 (0)
[06/12 22:35:01    325s]           Cap DRV: 0 (0)
[06/12 22:35:01    325s]        Fanout DRV: 0 (0)
[06/12 22:35:01    325s]            Glitch: 0 (0)
[06/12 22:35:01    325s]    Category Slack: { [L, 0.090] [H, 0.090] }
[06/12 22:35:01    325s] 
[06/12 22:35:01    325s] Checking setup slack degradation ...
[06/12 22:35:01    325s] 
[06/12 22:35:01    325s] Recovery Manager:
[06/12 22:35:01    325s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[06/12 22:35:01    325s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[06/12 22:35:01    325s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/12 22:35:01    325s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/12 22:35:01    325s] 
[06/12 22:35:01    325s] Checking DRV degradation...
[06/12 22:35:01    325s] 
[06/12 22:35:01    325s] Recovery Manager:
[06/12 22:35:01    325s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/12 22:35:01    325s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/12 22:35:01    325s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/12 22:35:01    325s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/12 22:35:01    325s] 
[06/12 22:35:01    325s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/12 22:35:01    325s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1340.23M, totSessionCpu=0:05:25).
[06/12 22:35:01    325s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1115.0M, totSessionCpu=0:05:25 **
[06/12 22:35:01    325s] 
[06/12 22:35:01    325s] Latch borrow mode reset to max_borrow
[06/12 22:35:02    325s] Reported timing to dir ./timingReports
[06/12 22:35:02    325s] **optDesign ... cpu = 0:00:19, real = 0:00:21, mem = 1115.1M, totSessionCpu=0:05:26 **
[06/12 22:35:02    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1340.2M
[06/12 22:35:02    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:1340.2M
[06/12 22:35:06    327s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  3.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:25, mem = 1115.1M, totSessionCpu=0:05:28 **
[06/12 22:35:06    327s]  ReSet Options after AAE Based Opt flow 
[06/12 22:35:06    327s] Opt: RC extraction mode changed to 'detail'
[06/12 22:35:06    327s] *** Finished optDesign ***
[06/12 22:35:06    327s] Info: pop threads available for lower-level modules during optimization.
[06/12 22:35:06    327s] Deleting Lib Analyzer.
[06/12 22:35:06    327s] Info: Destroy the CCOpt slew target map.
[06/12 22:35:06    327s] clean pInstBBox. size 0
[06/12 22:35:06    327s] All LLGs are deleted
[06/12 22:35:06    327s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.2M
[06/12 22:35:06    327s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1340.2M
[06/12 22:35:06    327s] 
[06/12 22:35:06    327s] =============================================================================================
[06/12 22:35:06    327s]  Final TAT Report for optDesign
[06/12 22:35:06    327s] =============================================================================================
[06/12 22:35:06    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:35:06    327s] ---------------------------------------------------------------------------------------------
[06/12 22:35:06    327s] [ DrvOpt                 ]      1   0:00:04.2  (  17.0 % )     0:00:04.2 /  0:00:04.2    1.0
[06/12 22:35:06    327s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:35:06    327s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[06/12 22:35:06    327s] [ RefinePlace            ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[06/12 22:35:06    327s] [ LayerAssignment        ]      2   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[06/12 22:35:06    327s] [ EcoRoute               ]      1   0:00:01.3  (   5.3 % )     0:00:01.3 /  0:00:01.3    1.0
[06/12 22:35:06    327s] [ ExtractRC              ]      2   0:00:03.8  (  15.2 % )     0:00:03.8 /  0:00:02.7    0.7
[06/12 22:35:06    327s] [ TimingUpdate           ]     12   0:00:01.0  (   4.2 % )     0:00:07.1 /  0:00:07.1    1.0
[06/12 22:35:06    327s] [ FullDelayCalc          ]      3   0:00:06.1  (  24.5 % )     0:00:06.1 /  0:00:06.0    1.0
[06/12 22:35:06    327s] [ OptSummaryReport       ]      5   0:00:00.2  (   0.7 % )     0:00:05.5 /  0:00:02.7    0.5
[06/12 22:35:06    327s] [ TimingReport           ]      5   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.3    0.9
[06/12 22:35:06    327s] [ DrvReport              ]      5   0:00:03.1  (  12.7 % )     0:00:03.1 /  0:00:00.5    0.1
[06/12 22:35:06    327s] [ GenerateReports        ]      1   0:00:01.7  (   7.0 % )     0:00:01.7 /  0:00:01.7    1.0
[06/12 22:35:06    327s] [ MISC                   ]          0:00:02.4  (   9.5 % )     0:00:02.4 /  0:00:02.3    1.0
[06/12 22:35:06    327s] ---------------------------------------------------------------------------------------------
[06/12 22:35:06    327s]  optDesign TOTAL                    0:00:24.8  ( 100.0 % )     0:00:24.8 /  0:00:20.8    0.8
[06/12 22:35:06    327s] ---------------------------------------------------------------------------------------------
[06/12 22:35:06    327s] 
[06/12 22:35:06    327s] Deleting Cell Server ...
[06/12 22:35:06    327s] <CMD> optDesign -postRoute -hold
[06/12 22:35:06    327s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1108.6M, totSessionCpu=0:05:28 **
[06/12 22:35:06    327s] **INFO: User settings:
[06/12 22:35:06    327s] setNanoRouteMode -drouteAntennaFactor                           1
[06/12 22:35:06    327s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[06/12 22:35:06    327s] setNanoRouteMode -drouteStartIteration                          0
[06/12 22:35:06    327s] setNanoRouteMode -extractThirdPartyCompatible                   false
[06/12 22:35:06    327s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[06/12 22:35:06    327s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[06/12 22:35:06    327s] setNanoRouteMode -routeWithSiDriven                             false
[06/12 22:35:06    327s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[06/12 22:35:06    327s] setNanoRouteMode -routeWithTimingDriven                         false
[06/12 22:35:06    327s] setNanoRouteMode -timingEngine                                  {}
[06/12 22:35:06    327s] setExtractRCMode -coupled                                       true
[06/12 22:35:06    327s] setExtractRCMode -engine                                        postRoute
[06/12 22:35:06    327s] setExtractRCMode -noCleanRCDB                                   true
[06/12 22:35:06    327s] setExtractRCMode -nrNetInMemory                                 100000
[06/12 22:35:06    327s] setUsefulSkewMode -ecoRoute                                     false
[06/12 22:35:06    327s] setDelayCalMode -enable_high_fanout                             true
[06/12 22:35:06    327s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[06/12 22:35:06    327s] setDelayCalMode -engine                                         aae
[06/12 22:35:06    327s] setDelayCalMode -ignoreNetLoad                                  false
[06/12 22:35:06    327s] setDelayCalMode -SIAware                                        true
[06/12 22:35:06    327s] setOptMode -activeSetupViews                                    { default }
[06/12 22:35:06    327s] setOptMode -autoSetupViews                                      { default}
[06/12 22:35:06    327s] setOptMode -autoTDGRSetupViews                                  { default}
[06/12 22:35:06    327s] setOptMode -deleteInst                                          true
[06/12 22:35:06    327s] setOptMode -drcMargin                                           0
[06/12 22:35:06    327s] setOptMode -fixCap                                              true
[06/12 22:35:06    327s] setOptMode -fixDrc                                              true
[06/12 22:35:06    327s] setOptMode -fixFanoutLoad                                       false
[06/12 22:35:06    327s] setOptMode -fixTran                                             true
[06/12 22:35:06    327s] setOptMode -setupTargetSlack                                    0
[06/12 22:35:06    327s] setSIMode -separate_delta_delay_on_data                         true
[06/12 22:35:06    327s] setSIMode -si_reselection                                       slack
[06/12 22:35:06    327s] setPlaceMode -place_design_floorplan_mode                       false
[06/12 22:35:06    327s] setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
[06/12 22:35:06    327s] setAnalysisMode -analysisType                                   onChipVariation
[06/12 22:35:06    327s] setAnalysisMode -checkType                                      setup
[06/12 22:35:06    327s] setAnalysisMode -clkSrcPath                                     true
[06/12 22:35:06    327s] setAnalysisMode -clockPropagation                               sdcControl
[06/12 22:35:06    327s] setAnalysisMode -virtualIPO                                     false
[06/12 22:35:06    327s] 
[06/12 22:35:06    327s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/12 22:35:06    327s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/12 22:35:06    327s] GigaOpt running with 1 threads.
[06/12 22:35:06    327s] Info: 1 threads available for lower-level modules during optimization.
[06/12 22:35:06    327s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:35:06    327s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:35:06    327s] Summary for sequential cells identification: 
[06/12 22:35:06    327s]   Identified SBFF number: 16
[06/12 22:35:06    327s]   Identified MBFF number: 0
[06/12 22:35:06    327s]   Identified SB Latch number: 0
[06/12 22:35:06    327s]   Identified MB Latch number: 0
[06/12 22:35:06    327s]   Not identified SBFF number: 0
[06/12 22:35:06    327s]   Not identified MBFF number: 0
[06/12 22:35:06    327s]   Not identified SB Latch number: 0
[06/12 22:35:06    327s]   Not identified MB Latch number: 0
[06/12 22:35:06    327s]   Number of sequential cells which are not FFs: 13
[06/12 22:35:06    327s]  Visiting view : default
[06/12 22:35:06    327s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:06    327s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:06    327s]  Visiting view : default
[06/12 22:35:06    327s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:06    327s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:06    327s]  Setting StdDelay to 10.10
[06/12 22:35:06    327s] Creating Cell Server, finished. 
[06/12 22:35:06    327s] 
[06/12 22:35:06    327s] Need call spDPlaceInit before registerPrioInstLoc.
[06/12 22:35:06    327s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:35:06    327s] OPERPROF: Starting DPlace-Init at level 1, MEM:1336.2M
[06/12 22:35:06    327s] z: 2, totalTracks: 1
[06/12 22:35:06    327s] z: 4, totalTracks: 1
[06/12 22:35:06    327s] z: 6, totalTracks: 1
[06/12 22:35:06    327s] z: 8, totalTracks: 1
[06/12 22:35:06    327s] #spOpts: mergeVia=F 
[06/12 22:35:06    327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1336.2M
[06/12 22:35:06    327s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1336.2M
[06/12 22:35:06    327s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/12 22:35:06    327s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1336.2M
[06/12 22:35:06    327s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:1353.0M
[06/12 22:35:06    327s] Fast DP-INIT is on for default
[06/12 22:35:06    327s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/12 22:35:06    327s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1353.0M
[06/12 22:35:06    327s] OPERPROF:     Starting CMU at level 3, MEM:1353.0M
[06/12 22:35:06    327s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1353.0M
[06/12 22:35:06    327s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1353.0M
[06/12 22:35:06    327s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1353.0MB).
[06/12 22:35:06    327s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1353.0M
[06/12 22:35:06    327s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1353.0M
[06/12 22:35:06    327s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1353.0M
[06/12 22:35:06    327s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:35:06    327s] 
[06/12 22:35:06    327s] Creating Lib Analyzer ...
[06/12 22:35:06    327s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:35:06    327s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:35:06    327s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:35:06    327s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:35:06    327s] 
[06/12 22:35:06    327s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:35:07    328s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:28 mem=1357.0M
[06/12 22:35:07    328s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:28 mem=1357.0M
[06/12 22:35:07    328s] Creating Lib Analyzer, finished. 
[06/12 22:35:07    328s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1115.5M, totSessionCpu=0:05:28 **
[06/12 22:35:07    328s] Existing Dirty Nets : 0
[06/12 22:35:07    328s] New Signature Flow (optDesignCheckOptions) ....
[06/12 22:35:07    328s] #Taking db snapshot
[06/12 22:35:07    328s] #Taking db snapshot ... done
[06/12 22:35:07    328s] OPERPROF: Starting checkPlace at level 1, MEM:1357.0M
[06/12 22:35:07    328s] z: 2, totalTracks: 1
[06/12 22:35:07    328s] z: 4, totalTracks: 1
[06/12 22:35:07    328s] z: 6, totalTracks: 1
[06/12 22:35:07    328s] z: 8, totalTracks: 1
[06/12 22:35:07    328s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1357.0M
[06/12 22:35:07    328s] Begin checking placement ... (start mem=1357.0M, init mem=1357.0M)
[06/12 22:35:07    328s] 
[06/12 22:35:07    328s] Running CheckPlace using 1 thread in normal mode...
[06/12 22:35:07    328s] 
[06/12 22:35:07    328s] ...checkPlace normal is done!
[06/12 22:35:07    328s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.004, MEM:1357.0M
[06/12 22:35:07    328s] *info: Placed = 3709          
[06/12 22:35:07    328s] *info: Unplaced = 0           
[06/12 22:35:07    328s] Placement Density:100.00%(4711/4711)
[06/12 22:35:07    328s] Placement Density (including fixed std cells):100.00%(4711/4711)
[06/12 22:35:07    328s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1357.0M
[06/12 22:35:07    328s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1357.0M)
[06/12 22:35:07    328s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.108, MEM:1357.0M
[06/12 22:35:07    328s]  Initial DC engine is -> aae
[06/12 22:35:07    328s]  
[06/12 22:35:07    328s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/12 22:35:07    328s]  
[06/12 22:35:07    328s]  
[06/12 22:35:07    328s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/12 22:35:07    328s]  
[06/12 22:35:07    328s] Reset EOS DB
[06/12 22:35:07    328s] Ignoring AAE DB Resetting ...
[06/12 22:35:07    328s]  Set Options for AAE Based Opt flow 
[06/12 22:35:07    328s] *** optDesign -postRoute ***
[06/12 22:35:07    328s] DRC Margin: user margin 0.0; extra margin 0
[06/12 22:35:07    328s] Setup Target Slack: user slack 0
[06/12 22:35:07    328s] Hold Target Slack: user slack 0
[06/12 22:35:07    328s] All LLGs are deleted
[06/12 22:35:07    328s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.010, MEM:1357.0M
[06/12 22:35:07    328s] Fast DP-INIT is on for default
[06/12 22:35:07    328s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1357.0M
[06/12 22:35:07    328s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:1357.0M
[06/12 22:35:07    328s] Deleting Cell Server ...
[06/12 22:35:07    328s] Deleting Lib Analyzer.
[06/12 22:35:07    328s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:35:07    328s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:35:07    328s] Summary for sequential cells identification: 
[06/12 22:35:07    328s]   Identified SBFF number: 16
[06/12 22:35:07    328s]   Identified MBFF number: 0
[06/12 22:35:07    328s]   Identified SB Latch number: 0
[06/12 22:35:07    328s]   Identified MB Latch number: 0
[06/12 22:35:07    328s]   Not identified SBFF number: 0
[06/12 22:35:07    328s]   Not identified MBFF number: 0
[06/12 22:35:07    328s]   Not identified SB Latch number: 0
[06/12 22:35:07    328s]   Not identified MB Latch number: 0
[06/12 22:35:07    328s]   Number of sequential cells which are not FFs: 13
[06/12 22:35:07    328s]  Visiting view : default
[06/12 22:35:07    328s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:07    328s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:07    328s]  Visiting view : default
[06/12 22:35:07    328s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:07    328s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:07    328s]  Setting StdDelay to 10.10
[06/12 22:35:07    328s] Creating Cell Server, finished. 
[06/12 22:35:07    328s] 
[06/12 22:35:07    328s] Deleting Cell Server ...
[06/12 22:35:07    328s] ** INFO : this run is activating 'postRoute' automaton
[06/12 22:35:07    328s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 1602 access done (mem: 1356.996M)
[06/12 22:35:07    328s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 22:35:07    328s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:35:07    328s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:35:07    328s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 22:35:07    328s] RC Extraction called in multi-corner(1) mode.
[06/12 22:35:07    328s] Process corner(s) are loaded.
[06/12 22:35:07    328s]  Corner: standard
[06/12 22:35:07    328s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d -maxResLength 200  -extended
[06/12 22:35:07    328s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 22:35:07    328s]       RC Corner Indexes            0   
[06/12 22:35:07    328s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:35:07    328s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 22:35:07    328s] Resistance Scaling Factor    : 1.00000 
[06/12 22:35:07    328s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:35:07    328s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:35:07    328s] Shrink Factor                : 1.00000
[06/12 22:35:07    328s] LayerId::1 widthSet size::4
[06/12 22:35:07    328s] LayerId::2 widthSet size::4
[06/12 22:35:07    328s] LayerId::3 widthSet size::4
[06/12 22:35:07    328s] LayerId::4 widthSet size::4
[06/12 22:35:07    328s] LayerId::5 widthSet size::4
[06/12 22:35:07    328s] LayerId::6 widthSet size::4
[06/12 22:35:07    328s] LayerId::7 widthSet size::4
[06/12 22:35:07    328s] LayerId::8 widthSet size::4
[06/12 22:35:07    328s] LayerId::9 widthSet size::4
[06/12 22:35:07    328s] LayerId::10 widthSet size::3
[06/12 22:35:07    328s] Initializing multi-corner capacitance tables ... 
[06/12 22:35:07    328s] Initializing multi-corner resistance tables ...
[06/12 22:35:07    328s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:35:07    328s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1348.0M)
[06/12 22:35:07    328s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for storing RC.
[06/12 22:35:07    328s] Extracted 10.0077% (CPU Time= 0:00:00.2  MEM= 1377.6M)
[06/12 22:35:07    328s] Extracted 20.0099% (CPU Time= 0:00:00.2  MEM= 1401.6M)
[06/12 22:35:08    328s] Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 1401.6M)
[06/12 22:35:08    328s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 1401.6M)
[06/12 22:35:08    328s] Extracted 50.011% (CPU Time= 0:00:00.3  MEM= 1401.6M)
[06/12 22:35:08    328s] Extracted 60.0077% (CPU Time= 0:00:00.3  MEM= 1401.6M)
[06/12 22:35:08    328s] Extracted 70.0099% (CPU Time= 0:00:00.3  MEM= 1401.6M)
[06/12 22:35:08    328s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1401.6M)
[06/12 22:35:08    328s] Extracted 90.0088% (CPU Time= 0:00:00.4  MEM= 1401.6M)
[06/12 22:35:08    328s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1401.6M)
[06/12 22:35:08    329s] Number of Extracted Resistors     : 25688
[06/12 22:35:08    329s] Number of Extracted Ground Cap.   : 27290
[06/12 22:35:08    329s] Number of Extracted Coupling Cap. : 47748
[06/12 22:35:08    329s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1369.543M)
[06/12 22:35:08    329s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 22:35:08    329s]  Corner: standard
[06/12 22:35:08    329s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1369.5M)
[06/12 22:35:08    329s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb_Filter.rcdb.d' for storing RC.
[06/12 22:35:08    329s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 1602 access done (mem: 1377.543M)
[06/12 22:35:08    329s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1377.543M)
[06/12 22:35:08    329s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1377.543M)
[06/12 22:35:08    329s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d) for hinst (top) of cell (SUM);
[06/12 22:35:09    329s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 0 access done (mem: 1377.543M)
[06/12 22:35:09    329s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1377.543M)
[06/12 22:35:09    329s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1377.543M)
[06/12 22:35:09    329s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1359.8M
[06/12 22:35:09    329s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1359.8M
[06/12 22:35:09    329s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[06/12 22:35:09    329s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1359.8M
[06/12 22:35:09    329s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1359.8M
[06/12 22:35:09    329s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[06/12 22:35:09    329s] GigaOpt Hold Optimizer is used
[06/12 22:35:09    329s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d' for reading (mem: 1359.816M)
[06/12 22:35:09    329s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1359.8M)
[06/12 22:35:09    329s] LayerId::1 widthSet size::4
[06/12 22:35:09    329s] LayerId::2 widthSet size::4
[06/12 22:35:09    329s] LayerId::3 widthSet size::4
[06/12 22:35:09    329s] LayerId::4 widthSet size::4
[06/12 22:35:09    329s] LayerId::5 widthSet size::4
[06/12 22:35:09    329s] LayerId::6 widthSet size::4
[06/12 22:35:09    329s] LayerId::7 widthSet size::4
[06/12 22:35:09    329s] LayerId::8 widthSet size::4
[06/12 22:35:09    329s] LayerId::9 widthSet size::4
[06/12 22:35:09    329s] LayerId::10 widthSet size::3
[06/12 22:35:09    329s] Initializing multi-corner capacitance tables ... 
[06/12 22:35:09    329s] Initializing multi-corner resistance tables ...
[06/12 22:35:09    330s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:35:09    330s] End AAE Lib Interpolated Model. (MEM=1359.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:09    330s] 
[06/12 22:35:09    330s] Creating Lib Analyzer ...
[06/12 22:35:09    330s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:35:09    330s] Summary for sequential cells identification: 
[06/12 22:35:09    330s]   Identified SBFF number: 16
[06/12 22:35:09    330s]   Identified MBFF number: 0
[06/12 22:35:09    330s]   Identified SB Latch number: 0
[06/12 22:35:09    330s]   Identified MB Latch number: 0
[06/12 22:35:09    330s]   Not identified SBFF number: 0
[06/12 22:35:09    330s]   Not identified MBFF number: 0
[06/12 22:35:09    330s]   Not identified SB Latch number: 0
[06/12 22:35:09    330s]   Not identified MB Latch number: 0
[06/12 22:35:09    330s]   Number of sequential cells which are not FFs: 13
[06/12 22:35:09    330s]  Visiting view : default
[06/12 22:35:09    330s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:09    330s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:09    330s]  Visiting view : default
[06/12 22:35:09    330s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:09    330s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:09    330s]  Setting StdDelay to 10.10
[06/12 22:35:09    330s] Creating Cell Server, finished. 
[06/12 22:35:09    330s] 
[06/12 22:35:09    330s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:35:09    330s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:35:09    330s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:35:09    330s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:35:09    330s] 
[06/12 22:35:09    330s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:35:10    330s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:31 mem=1359.8M
[06/12 22:35:10    330s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:31 mem=1359.8M
[06/12 22:35:10    330s] Creating Lib Analyzer, finished. 
[06/12 22:35:10    330s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:31 mem=1359.8M ***
[06/12 22:35:10    330s] Effort level <high> specified for reg2reg path_group
[06/12 22:35:10    331s] Starting delay calculation for Hold views
[06/12 22:35:10    331s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 22:35:10    331s] #################################################################################
[06/12 22:35:10    331s] # Design Stage: PostRoute
[06/12 22:35:10    331s] # Design Name: SUM
[06/12 22:35:10    331s] # Design Mode: 90nm
[06/12 22:35:10    331s] # Analysis Mode: MMMC OCV 
[06/12 22:35:10    331s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:35:10    331s] # Signoff Settings: SI On 
[06/12 22:35:10    331s] #################################################################################
[06/12 22:35:10    331s] AAE_INFO: 1 threads acquired from CTE.
[06/12 22:35:10    331s] Setting infinite Tws ...
[06/12 22:35:10    331s] First Iteration Infinite Tw... 
[06/12 22:35:10    331s] Calculate late delays in OCV mode...
[06/12 22:35:10    331s] Calculate early delays in OCV mode...
[06/12 22:35:10    331s] Topological Sorting (REAL = 0:00:00.0, MEM = 1357.8M, InitMEM = 1357.8M)
[06/12 22:35:10    331s] Start delay calculation (fullDC) (1 T). (MEM=1357.81)
[06/12 22:35:10    331s] End AAE Lib Interpolated Model. (MEM=1369.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:12    332s] Total number of fetched objects 1988
[06/12 22:35:12    332s] AAE_INFO-618: Total number of nets in the design is 1604,  100.0 percent of the nets selected for SI analysis
[06/12 22:35:12    332s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 22:35:12    332s] End delay calculation. (MEM=1385.11 CPU=0:00:01.3 REAL=0:00:01.0)
[06/12 22:35:12    332s] End delay calculation (fullDC). (MEM=1385.11 CPU=0:00:01.5 REAL=0:00:02.0)
[06/12 22:35:12    332s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1385.1M) ***
[06/12 22:35:12    332s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1385.1M)
[06/12 22:35:12    332s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 22:35:12    332s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1385.1M)
[06/12 22:35:12    332s] 
[06/12 22:35:12    332s] Executing IPO callback for view pruning ..
[06/12 22:35:12    332s] Starting SI iteration 2
[06/12 22:35:12    332s] Calculate late delays in OCV mode...
[06/12 22:35:12    332s] Calculate early delays in OCV mode...
[06/12 22:35:12    332s] Start delay calculation (fullDC) (1 T). (MEM=1333.22)
[06/12 22:35:12    333s] End AAE Lib Interpolated Model. (MEM=1333.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:13    333s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 22:35:13    333s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1988. 
[06/12 22:35:13    333s] Total number of fetched objects 1988
[06/12 22:35:13    333s] AAE_INFO-618: Total number of nets in the design is 1604,  25.5 percent of the nets selected for SI analysis
[06/12 22:35:13    333s] End delay calculation. (MEM=1374.37 CPU=0:00:00.3 REAL=0:00:01.0)
[06/12 22:35:13    333s] End delay calculation (fullDC). (MEM=1374.37 CPU=0:00:00.3 REAL=0:00:01.0)
[06/12 22:35:13    333s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1374.4M) ***
[06/12 22:35:13    333s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:05:33 mem=1374.4M)
[06/12 22:35:13    333s] 
[06/12 22:35:13    333s] Active hold views:
[06/12 22:35:13    333s]  default
[06/12 22:35:13    333s]   Dominating endpoints: 0
[06/12 22:35:13    333s]   Dominating TNS: -0.000
[06/12 22:35:13    333s] 
[06/12 22:35:13    333s] Done building cte hold timing graph (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:05:34 mem=1389.6M ***
[06/12 22:35:13    333s] Done building hold timer [3565 node(s), 4146 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:05:34 mem=1389.6M ***
[06/12 22:35:14    334s] Starting delay calculation for Setup views
[06/12 22:35:14    334s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 22:35:14    334s] #################################################################################
[06/12 22:35:14    334s] # Design Stage: PostRoute
[06/12 22:35:14    334s] # Design Name: SUM
[06/12 22:35:14    334s] # Design Mode: 90nm
[06/12 22:35:14    334s] # Analysis Mode: MMMC OCV 
[06/12 22:35:14    334s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:35:14    334s] # Signoff Settings: SI On 
[06/12 22:35:14    334s] #################################################################################
[06/12 22:35:14    334s] AAE_INFO: 1 threads acquired from CTE.
[06/12 22:35:14    334s] Setting infinite Tws ...
[06/12 22:35:14    334s] First Iteration Infinite Tw... 
[06/12 22:35:14    334s] Calculate early delays in OCV mode...
[06/12 22:35:14    334s] Calculate late delays in OCV mode...
[06/12 22:35:14    334s] Topological Sorting (REAL = 0:00:00.0, MEM = 1369.9M, InitMEM = 1369.9M)
[06/12 22:35:14    334s] Start delay calculation (fullDC) (1 T). (MEM=1369.91)
[06/12 22:35:14    334s] End AAE Lib Interpolated Model. (MEM=1381.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:15    335s] Total number of fetched objects 1988
[06/12 22:35:15    335s] AAE_INFO-618: Total number of nets in the design is 1604,  100.0 percent of the nets selected for SI analysis
[06/12 22:35:15    335s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 22:35:15    335s] End delay calculation. (MEM=1366.25 CPU=0:00:01.3 REAL=0:00:01.0)
[06/12 22:35:15    335s] End delay calculation (fullDC). (MEM=1366.25 CPU=0:00:01.5 REAL=0:00:01.0)
[06/12 22:35:15    335s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1366.3M) ***
[06/12 22:35:15    336s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1366.3M)
[06/12 22:35:15    336s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 22:35:16    336s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1366.3M)
[06/12 22:35:16    336s] 
[06/12 22:35:16    336s] Executing IPO callback for view pruning ..
[06/12 22:35:16    336s] Starting SI iteration 2
[06/12 22:35:16    336s] Calculate early delays in OCV mode...
[06/12 22:35:16    336s] Calculate late delays in OCV mode...
[06/12 22:35:16    336s] Start delay calculation (fullDC) (1 T). (MEM=1332.37)
[06/12 22:35:16    336s] End AAE Lib Interpolated Model. (MEM=1332.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:16    336s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 22:35:16    336s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1988. 
[06/12 22:35:16    336s] Total number of fetched objects 1988
[06/12 22:35:16    336s] AAE_INFO-618: Total number of nets in the design is 1604,  0.1 percent of the nets selected for SI analysis
[06/12 22:35:16    336s] End delay calculation. (MEM=1373.52 CPU=0:00:00.1 REAL=0:00:00.0)
[06/12 22:35:16    336s] End delay calculation (fullDC). (MEM=1373.52 CPU=0:00:00.2 REAL=0:00:00.0)
[06/12 22:35:16    336s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1373.5M) ***
[06/12 22:35:16    336s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:05:37 mem=1373.5M)
[06/12 22:35:16    336s] Done building cte setup timing graph (fixHold) cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:05:37 mem=1373.5M ***
[06/12 22:35:16    336s] *info: category slack lower bound [L 0.0] default
[06/12 22:35:16    336s] *info: category slack lower bound [H 0.0] reg2reg 
[06/12 22:35:16    336s] --------------------------------------------------- 
[06/12 22:35:16    336s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/12 22:35:16    336s] --------------------------------------------------- 
[06/12 22:35:16    336s]          WNS    reg2regWNS
[06/12 22:35:16    336s]     0.090 ns      0.090 ns
[06/12 22:35:16    336s] --------------------------------------------------- 
[06/12 22:35:16    336s]   Timing/DRV Snapshot: (REF)
[06/12 22:35:16    336s]      Weighted WNS: 0.000
[06/12 22:35:16    336s]       All  PG WNS: 0.000
[06/12 22:35:16    336s]       High PG WNS: 0.000
[06/12 22:35:16    336s]       All  PG TNS: 0.000
[06/12 22:35:16    336s]       High PG TNS: 0.000
[06/12 22:35:16    336s]          Tran DRV: 0 (0)
[06/12 22:35:16    336s]           Cap DRV: 0 (0)
[06/12 22:35:16    336s]        Fanout DRV: 0 (0)
[06/12 22:35:16    336s]            Glitch: 0 (0)
[06/12 22:35:16    336s]    Category Slack: { [L, 0.090] [H, 0.090] }
[06/12 22:35:16    336s] 
[06/12 22:35:16    337s] Setting latch borrow mode to budget during optimization.
[06/12 22:35:17    337s] Deleting Cell Server ...
[06/12 22:35:17    337s] Deleting Lib Analyzer.
[06/12 22:35:17    337s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:35:17    337s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:35:17    337s] Summary for sequential cells identification: 
[06/12 22:35:17    337s]   Identified SBFF number: 16
[06/12 22:35:17    337s]   Identified MBFF number: 0
[06/12 22:35:17    337s]   Identified SB Latch number: 0
[06/12 22:35:17    337s]   Identified MB Latch number: 0
[06/12 22:35:17    337s]   Not identified SBFF number: 0
[06/12 22:35:17    337s]   Not identified MBFF number: 0
[06/12 22:35:17    337s]   Not identified SB Latch number: 0
[06/12 22:35:17    337s]   Not identified MB Latch number: 0
[06/12 22:35:17    337s]   Number of sequential cells which are not FFs: 13
[06/12 22:35:17    337s]  Visiting view : default
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:17    337s]  Visiting view : default
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:17    337s]  Setting StdDelay to 10.10
[06/12 22:35:17    337s] Creating Cell Server, finished. 
[06/12 22:35:17    337s] 
[06/12 22:35:17    337s] Deleting Cell Server ...
[06/12 22:35:17    337s] 
[06/12 22:35:17    337s] Creating Lib Analyzer ...
[06/12 22:35:17    337s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:35:17    337s] Summary for sequential cells identification: 
[06/12 22:35:17    337s]   Identified SBFF number: 16
[06/12 22:35:17    337s]   Identified MBFF number: 0
[06/12 22:35:17    337s]   Identified SB Latch number: 0
[06/12 22:35:17    337s]   Identified MB Latch number: 0
[06/12 22:35:17    337s]   Not identified SBFF number: 0
[06/12 22:35:17    337s]   Not identified MBFF number: 0
[06/12 22:35:17    337s]   Not identified SB Latch number: 0
[06/12 22:35:17    337s]   Not identified MB Latch number: 0
[06/12 22:35:17    337s]   Number of sequential cells which are not FFs: 13
[06/12 22:35:17    337s]  Visiting view : default
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:17    337s]  Visiting view : default
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:17    337s]  Setting StdDelay to 10.10
[06/12 22:35:17    337s] Creating Cell Server, finished. 
[06/12 22:35:17    337s] 
[06/12 22:35:17    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/12 22:35:17    337s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/12 22:35:17    337s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/12 22:35:17    337s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/12 22:35:17    337s] 
[06/12 22:35:17    337s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[06/12 22:35:17    337s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:38 mem=1404.8M
[06/12 22:35:17    337s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:38 mem=1404.8M
[06/12 22:35:17    337s] Creating Lib Analyzer, finished. 
[06/12 22:35:17    337s] 
[06/12 22:35:17    337s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[06/12 22:35:17    337s] *Info: worst delay setup view: default
[06/12 22:35:17    337s] Footprint list for hold buffering (delay unit: ps)
[06/12 22:35:17    337s] =================================================================
[06/12 22:35:17    337s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/12 22:35:17    337s] ------------------------------------------------------------------
[06/12 22:35:17    337s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[06/12 22:35:17    337s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[06/12 22:35:17    337s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[06/12 22:35:17    337s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[06/12 22:35:17    337s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[06/12 22:35:17    337s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[06/12 22:35:17    337s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[06/12 22:35:17    337s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[06/12 22:35:17    337s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[06/12 22:35:17    337s] =================================================================
[06/12 22:35:17    337s] Hold Timer stdDelay = 10.1ps
[06/12 22:35:17    337s]  Visiting view : default
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:35:17    337s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:35:17    337s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1404.8M
[06/12 22:35:17    337s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1404.8M
[06/12 22:35:17    337s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  3.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  |  0.108  | -0.004  |
|           TNS (ns):| -0.106  |  0.000  | -0.106  |
|    Violating Paths:|   38    |    0    |   38    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1129.6M, totSessionCpu=0:05:38 **
[06/12 22:35:17    337s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:37.9/0:17:56.3 (0.3), mem = 1364.8M
[06/12 22:35:17    337s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17864.8
[06/12 22:35:18    338s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/12 22:35:18    338s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/12 22:35:18    338s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/12 22:35:18    338s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/12 22:35:18    338s] *info: Run optDesign holdfix with 1 thread.
[06/12 22:35:18    338s] Info: 1 clock net  excluded from IPO operation.
[06/12 22:35:18    338s] --------------------------------------------------- 
[06/12 22:35:18    338s]    Hold Timing Summary  - Initial 
[06/12 22:35:18    338s] --------------------------------------------------- 
[06/12 22:35:18    338s]  Target slack:       0.0000 ns
[06/12 22:35:18    338s]  View: default 
[06/12 22:35:18    338s]    WNS:      -0.0044
[06/12 22:35:18    338s]    TNS:      -0.1045
[06/12 22:35:18    338s]    VP :           38
[06/12 22:35:18    338s]    Worst hold path end point: BTMP_reg[63]/RN 
[06/12 22:35:18    338s] --------------------------------------------------- 
[06/12 22:35:18    338s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/12 22:35:18    338s] ### Creating PhyDesignMc. totSessionCpu=0:05:38 mem=1547.9M
[06/12 22:35:18    338s] OPERPROF: Starting DPlace-Init at level 1, MEM:1547.9M
[06/12 22:35:18    338s] z: 2, totalTracks: 1
[06/12 22:35:18    338s] z: 4, totalTracks: 1
[06/12 22:35:18    338s] z: 6, totalTracks: 1
[06/12 22:35:18    338s] z: 8, totalTracks: 1
[06/12 22:35:18    338s] #spOpts: mergeVia=F 
[06/12 22:35:18    338s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1547.9M
[06/12 22:35:18    338s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:1547.9M
[06/12 22:35:18    338s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1547.9MB).
[06/12 22:35:18    338s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1547.9M
[06/12 22:35:18    338s] TotalInstCnt at PhyDesignMc Initialization: 1,343
[06/12 22:35:18    338s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:38 mem=1547.9M
[06/12 22:35:18    338s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1547.9M
[06/12 22:35:18    338s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1547.9M
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] *** Starting Core Fixing (fixHold) cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:05:38 mem=1547.9M density=100.000% ***
[06/12 22:35:18    338s] Optimizer Target Slack 0.000 StdDelay is 0.010  
[06/12 22:35:18    338s] ### Creating RouteCongInterface, started
[06/12 22:35:18    338s] ### Creating LA Mngr. totSessionCpu=0:05:38 mem=1547.9M
[06/12 22:35:18    338s] ### Creating LA Mngr, finished. totSessionCpu=0:05:38 mem=1547.9M
[06/12 22:35:18    338s] ### Creating RouteCongInterface, finished

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  3.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

Density: 63.934%
       (100.000% with Fillers)
------------------------------------------------------------
[06/12 22:35:18    338s] *info: Hold Batch Commit is enabled
[06/12 22:35:18    338s] *info: Levelized Batch Commit is enabled
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] Phase I ......
[06/12 22:35:18    338s] Executing transform: ECO Safe Resize
[06/12 22:35:18    338s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:35:18    338s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/12 22:35:18    338s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:35:18    338s] Worst hold path end point:
[06/12 22:35:18    338s]   BTMP_reg[63]/RN
[06/12 22:35:18    338s]     net: n386 (nrTerm=63)
[06/12 22:35:18    338s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[06/12 22:35:18    338s] |   0|  -0.004|    -0.10|      38|          0|       0(     0)|   100.00%|   0:00:00.0|  1547.9M|
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] Capturing REF for hold ...
[06/12 22:35:18    338s]    Hold Timing Snapshot: (REF)
[06/12 22:35:18    338s]              All PG WNS: -0.004
[06/12 22:35:18    338s]              All PG TNS: -0.105
[06/12 22:35:18    338s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:35:18    338s] Executing transform: AddBuffer + LegalResize
[06/12 22:35:18    338s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:35:18    338s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/12 22:35:18    338s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:35:18    338s] Worst hold path end point:
[06/12 22:35:18    338s]   BTMP_reg[63]/RN
[06/12 22:35:18    338s]     net: n386 (nrTerm=63)
[06/12 22:35:18    338s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[06/12 22:35:18    338s] |   0|  -0.004|    -0.10|      38|          0|       0(     0)|   100.00%|   0:00:00.0|  1547.9M|
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] Capturing REF for hold ...
[06/12 22:35:18    338s]    Hold Timing Snapshot: (REF)
[06/12 22:35:18    338s]              All PG WNS: -0.004
[06/12 22:35:18    338s]              All PG TNS: -0.105
[06/12 22:35:18    338s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/12 22:35:18    338s] --------------------------------------------------- 
[06/12 22:35:18    338s]    Hold Timing Summary  - Phase I 
[06/12 22:35:18    338s] --------------------------------------------------- 
[06/12 22:35:18    338s]  Target slack:       0.0000 ns
[06/12 22:35:18    338s]  View: default 
[06/12 22:35:18    338s]    WNS:      -0.0044
[06/12 22:35:18    338s]    TNS:      -0.1045
[06/12 22:35:18    338s]    VP :           38
[06/12 22:35:18    338s]    Worst hold path end point: BTMP_reg[63]/RN 
[06/12 22:35:18    338s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  3.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

Density: 63.934%
       (100.000% with Fillers)
------------------------------------------------------------
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] =======================================================================
[06/12 22:35:18    338s]                 Reasons for remaining hold violations
[06/12 22:35:18    338s] =======================================================================
[06/12 22:35:18    338s] *info: Total 9 net(s) have violated hold timing slacks.
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] Buffering failure reasons
[06/12 22:35:18    338s] ------------------------------------------------
[06/12 22:35:18    338s] *info:     9 net(s): Could not be fixed because of internal reason: UnknownReason.
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] Resizing failure reasons
[06/12 22:35:18    338s] ------------------------------------------------
[06/12 22:35:18    338s] *info:     9 net(s): Could not be fixed because of internal reason: UnknownReason.
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] *** Finished Core Fixing (fixHold) cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:05:39 mem=1547.9M density=100.000% ***
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] *** Finish Post Route Hold Fixing (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:05:39 mem=1547.9M density=100.000%) ***
[06/12 22:35:18    338s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17864.8
[06/12 22:35:18    338s] *** HoldOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:05:38.6/0:17:57.0 (0.3), mem = 1528.9M
[06/12 22:35:18    338s] **INFO: total 0 insts, 0 nets marked don't touch
[06/12 22:35:18    338s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[06/12 22:35:18    338s] **INFO: total 0 insts, 0 nets unmarked don't touch

[06/12 22:35:18    338s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1528.9M
[06/12 22:35:18    338s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1528.9M
[06/12 22:35:18    338s] TotalInstCnt at PhyDesignMc Destruction: 1,343
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] =============================================================================================
[06/12 22:35:18    338s]  Step TAT Report for HoldOpt #2
[06/12 22:35:18    338s] =============================================================================================
[06/12 22:35:18    338s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:35:18    338s] ---------------------------------------------------------------------------------------------
[06/12 22:35:18    338s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/12 22:35:18    338s] [ TimingUpdate           ]      6   0:00:00.4  (   5.1 % )     0:00:05.0 /  0:00:04.9    1.0
[06/12 22:35:18    338s] [ FullDelayCalc          ]      2   0:00:04.6  (  52.2 % )     0:00:04.6 /  0:00:04.5    1.0
[06/12 22:35:18    338s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:35:18    338s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.1
[06/12 22:35:18    338s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/12 22:35:18    338s] [ SlackTraversorInit     ]      5   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.2    1.0
[06/12 22:35:18    338s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:35:18    338s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  11.6 % )     0:00:01.0 /  0:00:01.0    1.0
[06/12 22:35:18    338s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:35:18    338s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[06/12 22:35:18    338s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[06/12 22:35:18    338s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:35:18    338s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/12 22:35:18    338s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[06/12 22:35:18    338s] [ HoldTimerCalcSummary   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:35:18    338s] [ HoldTimerSlackGraph    ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/12 22:35:18    338s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:35:18    338s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:35:18    338s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:35:18    338s] [ HoldCollectNode        ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:35:18    338s] [ HoldSortNodeList       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:35:18    338s] [ HoldBottleneckCount    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[06/12 22:35:18    338s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   81.9
[06/12 22:35:18    338s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:35:18    338s] [ GenerateDrvReportData  ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:35:18    338s] [ ReportAnalysisSummary  ]      8   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.1
[06/12 22:35:18    338s] [ MISC                   ]          0:00:01.2  (  13.8 % )     0:00:01.2 /  0:00:01.2    1.0
[06/12 22:35:18    338s] ---------------------------------------------------------------------------------------------
[06/12 22:35:18    338s]  HoldOpt #2 TOTAL                   0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.7    1.0
[06/12 22:35:18    338s] ---------------------------------------------------------------------------------------------
[06/12 22:35:18    338s] 
[06/12 22:35:18    338s] Latch borrow mode reset to max_borrow
[06/12 22:35:18    338s] Reported timing to dir ./timingReports
[06/12 22:35:18    338s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1207.9M, totSessionCpu=0:05:39 **
[06/12 22:35:18    338s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1443.9M
[06/12 22:35:18    338s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1443.9M
[06/12 22:35:18    338s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/opt_timing_graph_8KVh6L/timingGraph.tgz -dir /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/opt_timing_graph_8KVh6L -prefix timingGraph'
[06/12 22:35:18    339s] Done saveTimingGraph
[06/12 22:35:19    339s] Starting delay calculation for Hold views
[06/12 22:35:19    339s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 22:35:19    339s] #################################################################################
[06/12 22:35:19    339s] # Design Stage: PostRoute
[06/12 22:35:19    339s] # Design Name: SUM
[06/12 22:35:19    339s] # Design Mode: 90nm
[06/12 22:35:19    339s] # Analysis Mode: MMMC OCV 
[06/12 22:35:19    339s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:35:19    339s] # Signoff Settings: SI On 
[06/12 22:35:19    339s] #################################################################################
[06/12 22:35:19    339s] AAE_INFO: 1 threads acquired from CTE.
[06/12 22:35:19    339s] Setting infinite Tws ...
[06/12 22:35:19    339s] First Iteration Infinite Tw... 
[06/12 22:35:19    339s] Calculate late delays in OCV mode...
[06/12 22:35:19    339s] Calculate early delays in OCV mode...
[06/12 22:35:19    339s] Topological Sorting (REAL = 0:00:00.0, MEM = 1454.7M, InitMEM = 1454.7M)
[06/12 22:35:19    339s] Start delay calculation (fullDC) (1 T). (MEM=1454.66)
[06/12 22:35:19    339s] End AAE Lib Interpolated Model. (MEM=1466.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:20    341s] Total number of fetched objects 1988
[06/12 22:35:20    341s] AAE_INFO-618: Total number of nets in the design is 1604,  100.0 percent of the nets selected for SI analysis
[06/12 22:35:20    341s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:20    341s] End delay calculation. (MEM=1454.07 CPU=0:00:01.4 REAL=0:00:01.0)
[06/12 22:35:20    341s] End delay calculation (fullDC). (MEM=1454.07 CPU=0:00:01.6 REAL=0:00:01.0)
[06/12 22:35:20    341s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1454.1M) ***
[06/12 22:35:21    341s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1454.1M)
[06/12 22:35:21    341s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 22:35:21    341s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1454.1M)
[06/12 22:35:21    341s] Starting SI iteration 2
[06/12 22:35:21    341s] Calculate late delays in OCV mode...
[06/12 22:35:21    341s] Calculate early delays in OCV mode...
[06/12 22:35:21    341s] Start delay calculation (fullDC) (1 T). (MEM=1413.19)
[06/12 22:35:21    341s] End AAE Lib Interpolated Model. (MEM=1413.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:35:21    341s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 22:35:21    341s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1988. 
[06/12 22:35:21    341s] Total number of fetched objects 1988
[06/12 22:35:21    341s] AAE_INFO-618: Total number of nets in the design is 1604,  25.5 percent of the nets selected for SI analysis
[06/12 22:35:21    341s] End delay calculation. (MEM=1455.35 CPU=0:00:00.4 REAL=0:00:00.0)
[06/12 22:35:21    341s] End delay calculation (fullDC). (MEM=1455.35 CPU=0:00:00.4 REAL=0:00:00.0)
[06/12 22:35:21    341s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1455.3M) ***
[06/12 22:35:21    342s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:05:42 mem=1455.3M)
[06/12 22:35:22    342s] Running 'restoreTimingGraph -file /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/opt_timing_graph_8KVh6L/timingGraph.tgz -dir /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/opt_timing_graph_8KVh6L -prefix timingGraph'
[06/12 22:35:23    343s] Done restoreTimingGraph
[06/12 22:35:28    345s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  3.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  |  0.108  | -0.004  |
|           TNS (ns):| -0.106  |  0.000  | -0.106  |
|    Violating Paths:|   38    |    0    |   38    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:06.7, REAL=0:00:10.0, MEM=1498.7M
[06/12 22:35:28    345s] **optDesign ... cpu = 0:00:18, real = 0:00:22, mem = 1269.6M, totSessionCpu=0:05:46 **
[06/12 22:35:28    345s]  ReSet Options after AAE Based Opt flow 
[06/12 22:35:28    345s] *** Finished optDesign ***
[06/12 22:35:28    345s] Info: pop threads available for lower-level modules during optimization.
[06/12 22:35:28    345s] Deleting Lib Analyzer.
[06/12 22:35:28    345s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1498.7M)
[06/12 22:35:28    345s] Info: Destroy the CCOpt slew target map.
[06/12 22:35:28    345s] clean pInstBBox. size 0
[06/12 22:35:28    345s] All LLGs are deleted
[06/12 22:35:28    345s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1498.7M
[06/12 22:35:28    345s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1498.7M
[06/12 22:35:28    345s] 
[06/12 22:35:28    345s] =============================================================================================
[06/12 22:35:28    345s]  Final TAT Report for optDesign
[06/12 22:35:28    345s] =============================================================================================
[06/12 22:35:28    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:35:28    345s] ---------------------------------------------------------------------------------------------
[06/12 22:35:28    345s] [ HoldOpt                ]      1   0:00:03.2  (  14.8 % )     0:00:08.7 /  0:00:08.7    1.0
[06/12 22:35:28    345s] [ ViewPruning            ]     10   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[06/12 22:35:28    345s] [ CheckPlace             ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:35:28    345s] [ ExtractRC              ]      1   0:00:01.9  (   9.0 % )     0:00:01.9 /  0:00:01.4    0.7
[06/12 22:35:28    345s] [ TimingUpdate           ]     10   0:00:00.7  (   3.4 % )     0:00:07.8 /  0:00:07.7    1.0
[06/12 22:35:28    345s] [ FullDelayCalc          ]      3   0:00:07.1  (  33.2 % )     0:00:07.1 /  0:00:07.0    1.0
[06/12 22:35:28    345s] [ OptSummaryReport       ]      4   0:00:01.7  (   8.0 % )     0:00:09.8 /  0:00:07.0    0.7
[06/12 22:35:28    345s] [ TimingReport           ]      6   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.5    1.0
[06/12 22:35:28    345s] [ DrvReport              ]      2   0:00:02.9  (  13.8 % )     0:00:02.9 /  0:00:00.3    0.1
[06/12 22:35:28    345s] [ GenerateReports        ]      2   0:00:02.1  (   9.7 % )     0:00:02.1 /  0:00:02.1    1.0
[06/12 22:35:28    345s] [ MISC                   ]          0:00:01.0  (   4.7 % )     0:00:01.0 /  0:00:01.0    1.0
[06/12 22:35:28    345s] ---------------------------------------------------------------------------------------------
[06/12 22:35:28    345s]  optDesign TOTAL                    0:00:21.4  ( 100.0 % )     0:00:21.4 /  0:00:18.0    0.8
[06/12 22:35:28    345s] ---------------------------------------------------------------------------------------------
[06/12 22:35:28    345s] 
[06/12 22:35:28    345s] Deleting Cell Server ...
[06/12 22:36:46    361s] <CMD> saveDesign SUM6.1
[06/12 22:36:46    361s] The in-memory database contained RC information but was not saved. To save 
[06/12 22:36:46    361s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/12 22:36:46    361s] so it should only be saved when it is really desired.
[06/12 22:36:46    361s] #% Begin save design ... (date=06/12 22:36:46, mem=1186.0M)
[06/12 22:36:46    361s] % Begin Save ccopt configuration ... (date=06/12 22:36:46, mem=1188.0M)
[06/12 22:36:46    361s] % End Save ccopt configuration ... (date=06/12 22:36:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1188.9M, current mem=1188.9M)
[06/12 22:36:46    361s] % Begin Save netlist data ... (date=06/12 22:36:46, mem=1188.9M)
[06/12 22:36:46    361s] Writing Binary DB to SUM6.1.dat/SUM.v.bin in single-threaded mode...
[06/12 22:36:46    361s] % End Save netlist data ... (date=06/12 22:36:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1189.1M, current mem=1189.1M)
[06/12 22:36:46    361s] Saving symbol-table file ...
[06/12 22:36:46    361s] Saving congestion map file SUM6.1.dat/SUM.route.congmap.gz ...
[06/12 22:36:47    361s] % Begin Save AAE data ... (date=06/12 22:36:47, mem=1189.6M)
[06/12 22:36:47    361s] Saving AAE Data ...
[06/12 22:36:47    361s] % End Save AAE data ... (date=06/12 22:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1189.7M, current mem=1189.7M)
[06/12 22:36:47    362s] Saving preference file SUM6.1.dat/gui.pref.tcl ...
[06/12 22:36:47    362s] Saving mode setting ...
[06/12 22:36:47    362s] Saving global file ...
[06/12 22:36:47    362s] % Begin Save floorplan data ... (date=06/12 22:36:47, mem=1190.3M)
[06/12 22:36:47    362s] Saving floorplan file ...
[06/12 22:36:48    362s] % End Save floorplan data ... (date=06/12 22:36:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=1190.3M, current mem=1190.3M)
[06/12 22:36:48    362s] Saving Drc markers ...
[06/12 22:36:48    362s] ... No Drc file written since there is no markers found.
[06/12 22:36:48    362s] % Begin Save placement data ... (date=06/12 22:36:48, mem=1190.3M)
[06/12 22:36:48    362s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/12 22:36:48    362s] Save Adaptive View Pruning View Names to Binary file
[06/12 22:36:48    362s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1425.2M) ***
[06/12 22:36:48    362s] % End Save placement data ... (date=06/12 22:36:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1190.4M, current mem=1190.4M)
[06/12 22:36:48    362s] % Begin Save routing data ... (date=06/12 22:36:48, mem=1190.4M)
[06/12 22:36:48    362s] Saving route file ...
[06/12 22:36:48    362s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1422.2M) ***
[06/12 22:36:48    362s] % End Save routing data ... (date=06/12 22:36:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1190.4M, current mem=1190.4M)
[06/12 22:36:48    362s] Saving property file SUM6.1.dat/SUM.prop
[06/12 22:36:48    362s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1425.2M) ***
[06/12 22:36:48    362s] #Saving pin access data to file SUM6.1.dat/SUM.apa ...
[06/12 22:36:48    362s] #
[06/12 22:36:49    362s] % Begin Save power constraints data ... (date=06/12 22:36:49, mem=1190.9M)
[06/12 22:36:49    362s] % End Save power constraints data ... (date=06/12 22:36:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1190.9M, current mem=1190.9M)
[06/12 22:37:00    374s] Generated self-contained design SUM6.1.dat
[06/12 22:37:01    374s] #% End save design ... (date=06/12 22:37:01, total cpu=0:00:12.8, real=0:00:15.0, peak res=1195.4M, current mem=1195.4M)
[06/12 22:37:01    374s] *** Message Summary: 0 warning(s), 0 error(s)
[06/12 22:37:01    374s] 
[06/12 22:37:01    374s] <CMD> saveDesign SUM6.1
[06/12 22:37:01    374s] The in-memory database contained RC information but was not saved. To save 
[06/12 22:37:01    374s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/12 22:37:01    374s] so it should only be saved when it is really desired.
[06/12 22:37:01    374s] #% Begin save design ... (date=06/12 22:37:01, mem=1195.4M)
[06/12 22:37:01    374s] % Begin Save ccopt configuration ... (date=06/12 22:37:01, mem=1195.4M)
[06/12 22:37:01    374s] % End Save ccopt configuration ... (date=06/12 22:37:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1195.5M, current mem=1195.5M)
[06/12 22:37:01    374s] % Begin Save netlist data ... (date=06/12 22:37:01, mem=1195.5M)
[06/12 22:37:01    374s] Writing Binary DB to SUM6.1.dat.tmp/SUM.v.bin in single-threaded mode...
[06/12 22:37:01    374s] % End Save netlist data ... (date=06/12 22:37:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1195.5M, current mem=1195.5M)
[06/12 22:37:01    374s] Saving symbol-table file ...
[06/12 22:37:02    374s] Saving congestion map file SUM6.1.dat.tmp/SUM.route.congmap.gz ...
[06/12 22:37:02    374s] % Begin Save AAE data ... (date=06/12 22:37:02, mem=1195.5M)
[06/12 22:37:02    374s] Saving AAE Data ...
[06/12 22:37:02    374s] % End Save AAE data ... (date=06/12 22:37:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1195.5M, current mem=1195.5M)
[06/12 22:37:02    374s] Saving preference file SUM6.1.dat.tmp/gui.pref.tcl ...
[06/12 22:37:02    374s] Saving mode setting ...
[06/12 22:37:02    374s] Saving global file ...
[06/12 22:37:02    375s] % Begin Save floorplan data ... (date=06/12 22:37:02, mem=1195.6M)
[06/12 22:37:02    375s] Saving floorplan file ...
[06/12 22:37:03    375s] % End Save floorplan data ... (date=06/12 22:37:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=1195.6M, current mem=1195.6M)
[06/12 22:37:03    375s] Saving Drc markers ...
[06/12 22:37:03    375s] ... No Drc file written since there is no markers found.
[06/12 22:37:03    375s] % Begin Save placement data ... (date=06/12 22:37:03, mem=1195.6M)
[06/12 22:37:03    375s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/12 22:37:03    375s] Save Adaptive View Pruning View Names to Binary file
[06/12 22:37:03    375s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1468.1M) ***
[06/12 22:37:03    375s] % End Save placement data ... (date=06/12 22:37:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1195.6M, current mem=1195.6M)
[06/12 22:37:03    375s] % Begin Save routing data ... (date=06/12 22:37:03, mem=1195.6M)
[06/12 22:37:03    375s] Saving route file ...
[06/12 22:37:03    375s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1465.1M) ***
[06/12 22:37:03    375s] % End Save routing data ... (date=06/12 22:37:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1195.6M, current mem=1195.6M)
[06/12 22:37:03    375s] Saving property file SUM6.1.dat.tmp/SUM.prop
[06/12 22:37:03    375s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1468.1M) ***
[06/12 22:37:04    375s] #Saving pin access data to file SUM6.1.dat.tmp/SUM.apa ...
[06/12 22:37:04    375s] #
[06/12 22:37:04    375s] % Begin Save power constraints data ... (date=06/12 22:37:04, mem=1195.6M)
[06/12 22:37:04    375s] % End Save power constraints data ... (date=06/12 22:37:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1195.6M, current mem=1195.6M)
[06/12 22:37:15    386s] Generated self-contained design SUM6.1.dat.tmp
[06/12 22:37:16    387s] #% End save design ... (date=06/12 22:37:16, total cpu=0:00:12.6, real=0:00:15.0, peak res=1196.0M, current mem=1196.0M)
[06/12 22:37:16    387s] *** Message Summary: 0 warning(s), 0 error(s)
[06/12 22:37:16    387s] 
[06/12 22:43:02    483s] <CMD> set_analysis_view -setup {default} -hold {default}
[06/12 22:43:02    483s] The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
[06/12 22:43:02    483s] *** processed 1 pg_net_voltages: cpu=0:00:00.01 real=0:00:00.00 mem=1480.113281M
[06/12 22:43:02    483s] Extraction setup Started 
[06/12 22:43:02    483s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/12 22:43:02    483s] Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[06/12 22:43:02    483s] Cap table was created using Encounter 08.10-p004_1.
[06/12 22:43:02    483s] Process name: master_techFreePDK45.
[06/12 22:43:02    483s] Importing multi-corner RC tables ... 
[06/12 22:43:02    483s] Summary of Active RC-Corners : 
[06/12 22:43:02    483s]  
[06/12 22:43:02    483s]  Analysis View: default
[06/12 22:43:02    483s]     RC-Corner Name        : standard
[06/12 22:43:02    483s]     RC-Corner Index       : 0
[06/12 22:43:02    483s]     RC-Corner Temperature : 300 Celsius
[06/12 22:43:02    483s]     RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[06/12 22:43:02    483s]     RC-Corner PreRoute Res Factor         : 1
[06/12 22:43:02    483s]     RC-Corner PreRoute Cap Factor         : 1
[06/12 22:43:02    483s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/12 22:43:02    483s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/12 22:43:02    483s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/12 22:43:02    483s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/12 22:43:02    483s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/12 22:43:02    483s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/12 22:43:02    483s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/12 22:43:02    483s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_MLjLX4.rcdb.d': 1602 access done (mem: 1456.363M)
[06/12 22:43:02    483s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[06/12 22:43:03    483s] LayerId::1 widthSet size::4
[06/12 22:43:03    483s] LayerId::2 widthSet size::4
[06/12 22:43:03    483s] LayerId::3 widthSet size::4
[06/12 22:43:03    483s] LayerId::4 widthSet size::4
[06/12 22:43:03    483s] LayerId::5 widthSet size::4
[06/12 22:43:03    483s] LayerId::6 widthSet size::4
[06/12 22:43:03    483s] LayerId::7 widthSet size::4
[06/12 22:43:03    483s] LayerId::8 widthSet size::4
[06/12 22:43:03    483s] LayerId::9 widthSet size::4
[06/12 22:43:03    483s] LayerId::10 widthSet size::3
[06/12 22:43:03    483s] Initializing multi-corner capacitance tables ... 
[06/12 22:43:03    483s] Initializing multi-corner resistance tables ...
[06/12 22:43:03    483s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:43:03    483s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1207.2M, current mem=923.3M)
[06/12 22:43:03    484s] Reading timing constraints file 'SUM.sdc' ...
[06/12 22:43:03    484s] Current (total cpu=0:08:04, real=0:25:46, peak res=1307.9M, current mem=1125.0M)
[06/12 22:43:03    484s] INFO (CTE): Constraints read successfully.
[06/12 22:43:03    484s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1128.2M, current mem=1128.2M)
[06/12 22:43:03    484s] Current (total cpu=0:08:04, real=0:25:46, peak res=1307.9M, current mem=1128.2M)
[06/12 22:43:03    484s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/12 22:43:03    484s] Creating Cell Server ...(0, 1, 1, 1)
[06/12 22:43:03    484s] Summary for sequential cells identification: 
[06/12 22:43:03    484s]   Identified SBFF number: 16
[06/12 22:43:03    484s]   Identified MBFF number: 0
[06/12 22:43:03    484s]   Identified SB Latch number: 0
[06/12 22:43:03    484s]   Identified MB Latch number: 0
[06/12 22:43:03    484s]   Not identified SBFF number: 0
[06/12 22:43:03    484s]   Not identified MBFF number: 0
[06/12 22:43:03    484s]   Not identified SB Latch number: 0
[06/12 22:43:03    484s]   Not identified MB Latch number: 0
[06/12 22:43:03    484s]   Number of sequential cells which are not FFs: 13
[06/12 22:43:03    484s] Total number of combinational cells: 99
[06/12 22:43:03    484s] Total number of sequential cells: 29
[06/12 22:43:03    484s] Total number of tristate cells: 6
[06/12 22:43:03    484s] Total number of level shifter cells: 0
[06/12 22:43:03    484s] Total number of power gating cells: 0
[06/12 22:43:03    484s] Total number of isolation cells: 0
[06/12 22:43:03    484s] Total number of power switch cells: 0
[06/12 22:43:03    484s] Total number of pulse generator cells: 0
[06/12 22:43:03    484s] Total number of always on buffers: 0
[06/12 22:43:03    484s] Total number of retention cells: 0
[06/12 22:43:03    484s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/12 22:43:03    484s] Total number of usable buffers: 9
[06/12 22:43:03    484s] List of unusable buffers:
[06/12 22:43:03    484s] Total number of unusable buffers: 0
[06/12 22:43:03    484s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/12 22:43:03    484s] Total number of usable inverters: 6
[06/12 22:43:03    484s] List of unusable inverters:
[06/12 22:43:03    484s] Total number of unusable inverters: 0
[06/12 22:43:03    484s] List of identified usable delay cells:
[06/12 22:43:03    484s] Total number of identified usable delay cells: 0
[06/12 22:43:03    484s] List of identified unusable delay cells:
[06/12 22:43:03    484s] Total number of identified unusable delay cells: 0
[06/12 22:43:03    484s] Creating Cell Server, finished. 
[06/12 22:43:03    484s] 
[06/12 22:43:03    484s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/12 22:43:03    484s] Deleting Cell Server ...
[06/12 22:43:03    484s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1136.9M, current mem=1136.9M)
[06/12 22:43:03    484s] Creating Cell Server ...(0, 0, 0, 0)
[06/12 22:43:03    484s] Summary for sequential cells identification: 
[06/12 22:43:03    484s]   Identified SBFF number: 16
[06/12 22:43:03    484s]   Identified MBFF number: 0
[06/12 22:43:03    484s]   Identified SB Latch number: 0
[06/12 22:43:03    484s]   Identified MB Latch number: 0
[06/12 22:43:03    484s]   Not identified SBFF number: 0
[06/12 22:43:03    484s]   Not identified MBFF number: 0
[06/12 22:43:03    484s]   Not identified SB Latch number: 0
[06/12 22:43:03    484s]   Not identified MB Latch number: 0
[06/12 22:43:03    484s]   Number of sequential cells which are not FFs: 13
[06/12 22:43:03    484s]  Visiting view : default
[06/12 22:43:03    484s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:43:03    484s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:43:03    484s]  Visiting view : default
[06/12 22:43:03    484s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[06/12 22:43:03    484s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[06/12 22:43:03    484s]  Setting StdDelay to 10.10
[06/12 22:43:03    484s] Creating Cell Server, finished. 
[06/12 22:43:03    484s] 
[06/12 22:43:29    489s] <CMD> reset_parasitics
[06/12 22:43:29    489s] Performing RC Extraction ...
[06/12 22:43:29    489s] <CMD> extractRC
[06/12 22:43:29    489s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 22:43:29    489s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:43:29    489s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:43:29    489s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 22:43:29    489s] RC Extraction called in multi-corner(1) mode.
[06/12 22:43:29    489s] Process corner(s) are loaded.
[06/12 22:43:29    489s]  Corner: standard
[06/12 22:43:29    489s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d -maxResLength 200  -extended
[06/12 22:43:29    489s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 22:43:29    489s]       RC Corner Indexes            0   
[06/12 22:43:29    489s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:43:29    489s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 22:43:29    489s] Resistance Scaling Factor    : 1.00000 
[06/12 22:43:29    489s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:43:29    489s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:43:29    489s] Shrink Factor                : 1.00000
[06/12 22:43:29    489s] LayerId::1 widthSet size::4
[06/12 22:43:29    489s] LayerId::2 widthSet size::4
[06/12 22:43:29    489s] LayerId::3 widthSet size::4
[06/12 22:43:29    489s] LayerId::4 widthSet size::4
[06/12 22:43:29    489s] LayerId::5 widthSet size::4
[06/12 22:43:29    489s] LayerId::6 widthSet size::4
[06/12 22:43:29    489s] LayerId::7 widthSet size::4
[06/12 22:43:29    489s] LayerId::8 widthSet size::4
[06/12 22:43:29    489s] LayerId::9 widthSet size::4
[06/12 22:43:29    489s] LayerId::10 widthSet size::3
[06/12 22:43:29    489s] Initializing multi-corner capacitance tables ... 
[06/12 22:43:29    489s] Initializing multi-corner resistance tables ...
[06/12 22:43:29    489s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:43:29    489s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1421.3M)
[06/12 22:43:29    489s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d' for storing RC.
[06/12 22:43:29    490s] Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 1460.4M)
[06/12 22:43:29    490s] Extracted 20.0099% (CPU Time= 0:00:00.2  MEM= 1484.4M)
[06/12 22:43:29    490s] Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 1484.4M)
[06/12 22:43:29    490s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 1484.4M)
[06/12 22:43:29    490s] Extracted 50.011% (CPU Time= 0:00:00.2  MEM= 1484.4M)
[06/12 22:43:29    490s] Extracted 60.0077% (CPU Time= 0:00:00.3  MEM= 1484.4M)
[06/12 22:43:29    490s] Extracted 70.0099% (CPU Time= 0:00:00.3  MEM= 1484.4M)
[06/12 22:43:29    490s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1484.4M)
[06/12 22:43:29    490s] Extracted 90.0088% (CPU Time= 0:00:00.4  MEM= 1484.4M)
[06/12 22:43:29    490s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1484.4M)
[06/12 22:43:29    490s] Number of Extracted Resistors     : 25688
[06/12 22:43:29    490s] Number of Extracted Ground Cap.   : 27290
[06/12 22:43:29    490s] Number of Extracted Coupling Cap. : 47748
[06/12 22:43:29    490s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d' for reading (mem: 1461.105M)
[06/12 22:43:29    490s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 22:43:29    490s]  Corner: standard
[06/12 22:43:29    490s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1461.1M)
[06/12 22:43:29    490s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb_Filter.rcdb.d' for storing RC.
[06/12 22:43:30    490s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d': 1602 access done (mem: 1469.105M)
[06/12 22:43:30    490s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1469.105M)
[06/12 22:43:30    490s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d' for reading (mem: 1469.105M)
[06/12 22:43:30    490s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d) for hinst (top) of cell (SUM);
[06/12 22:43:30    491s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d': 0 access done (mem: 1469.105M)
[06/12 22:43:30    491s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1469.105M)
[06/12 22:43:30    491s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 1469.105M)
[06/12 22:43:31    491s] <CMD> rcOut -setload SUM.setload -rc_corner standard
[06/12 22:43:31    491s] 
[06/12 22:43:31    491s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 22:43:31    491s] 
[06/12 22:43:31    491s] **ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 22:43:31    491s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres SUM.setres -rc_corner standard
[06/12 22:43:43    494s] 
[06/12 22:43:43    494s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 22:43:43    494s] 
[06/12 22:43:43    494s] **ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 22:43:43    494s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf SUM.spf -rc_corner standard
[06/12 22:43:45    494s] 
[06/12 22:43:45    494s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 22:43:45    494s] 
[06/12 22:43:45    494s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 22:43:45    494s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef SUM.spef -rc_corner standard
[06/12 22:43:46    494s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d' for reading (mem: 1469.105M)
[06/12 22:43:46    494s] RC Out has the following PVT Info:
[06/12 22:43:46    494s]    RC:standard, Operating temperature 300 C
[06/12 22:43:46    494s] Dumping Spef file.....
[06/12 22:43:46    494s] Printing D_NET...
[06/12 22:43:46    495s] RC Out from RCDB Completed (CPU Time= 0:00:00.5  MEM= 1469.1M)
[06/12 22:43:46    495s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_s65yzk.rcdb.d': 1602 access done (mem: 1469.105M)
[06/12 22:44:19    502s] <CMD> reset_parasitics
[06/12 22:44:19    502s] Performing RC Extraction ...
[06/12 22:44:19    502s] <CMD> extractRC
[06/12 22:44:19    502s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 22:44:19    502s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:44:19    502s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:44:19    502s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 22:44:19    502s] RC Extraction called in multi-corner(1) mode.
[06/12 22:44:19    502s] Process corner(s) are loaded.
[06/12 22:44:19    502s]  Corner: standard
[06/12 22:44:19    502s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d -maxResLength 200  -extended
[06/12 22:44:19    502s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 22:44:19    502s]       RC Corner Indexes            0   
[06/12 22:44:19    502s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:44:19    502s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 22:44:19    502s] Resistance Scaling Factor    : 1.00000 
[06/12 22:44:19    502s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:44:19    502s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:44:19    502s] Shrink Factor                : 1.00000
[06/12 22:44:19    502s] LayerId::1 widthSet size::4
[06/12 22:44:19    502s] LayerId::2 widthSet size::4
[06/12 22:44:19    502s] LayerId::3 widthSet size::4
[06/12 22:44:19    502s] LayerId::4 widthSet size::4
[06/12 22:44:19    502s] LayerId::5 widthSet size::4
[06/12 22:44:19    502s] LayerId::6 widthSet size::4
[06/12 22:44:19    502s] LayerId::7 widthSet size::4
[06/12 22:44:19    502s] LayerId::8 widthSet size::4
[06/12 22:44:19    502s] LayerId::9 widthSet size::4
[06/12 22:44:19    502s] LayerId::10 widthSet size::3
[06/12 22:44:19    502s] Initializing multi-corner capacitance tables ... 
[06/12 22:44:19    502s] Initializing multi-corner resistance tables ...
[06/12 22:44:19    502s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:44:19    502s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1469.1M)
[06/12 22:44:19    502s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for storing RC.
[06/12 22:44:19    502s] Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 1477.1M)
[06/12 22:44:19    502s] Extracted 20.0099% (CPU Time= 0:00:00.1  MEM= 1493.1M)
[06/12 22:44:19    502s] Extracted 30.0066% (CPU Time= 0:00:00.1  MEM= 1493.1M)
[06/12 22:44:19    502s] Extracted 40.0088% (CPU Time= 0:00:00.1  MEM= 1493.1M)
[06/12 22:44:19    502s] Extracted 50.011% (CPU Time= 0:00:00.2  MEM= 1493.1M)
[06/12 22:44:19    502s] Extracted 60.0077% (CPU Time= 0:00:00.2  MEM= 1493.1M)
[06/12 22:44:19    502s] Extracted 70.0099% (CPU Time= 0:00:00.2  MEM= 1493.1M)
[06/12 22:44:19    502s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1493.1M)
[06/12 22:44:19    502s] Extracted 90.0088% (CPU Time= 0:00:00.3  MEM= 1493.1M)
[06/12 22:44:19    502s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1493.1M)
[06/12 22:44:19    502s] Number of Extracted Resistors     : 25688
[06/12 22:44:19    502s] Number of Extracted Ground Cap.   : 27290
[06/12 22:44:19    502s] Number of Extracted Coupling Cap. : 47748
[06/12 22:44:19    502s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1461.105M)
[06/12 22:44:19    502s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 22:44:19    502s]  Corner: standard
[06/12 22:44:19    502s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1461.1M)
[06/12 22:44:19    502s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb_Filter.rcdb.d' for storing RC.
[06/12 22:44:20    502s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 1602 access done (mem: 1469.105M)
[06/12 22:44:20    502s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1469.105M)
[06/12 22:44:20    502s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1469.105M)
[06/12 22:44:20    502s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d) for hinst (top) of cell (SUM);
[06/12 22:44:21    503s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 0 access done (mem: 1469.105M)
[06/12 22:44:21    503s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1469.105M)
[06/12 22:44:21    503s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1469.105M)
[06/12 22:44:21    503s] <CMD> rcOut -setload SUM.setload -rc_corner standard
[06/12 22:44:21    503s] 
[06/12 22:44:21    503s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 22:44:21    503s] 
[06/12 22:44:21    503s] **ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 22:44:21    503s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres SUM.setres -rc_corner standard
[06/12 22:47:34    583s] 
[06/12 22:47:34    583s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 22:47:34    583s] 
[06/12 22:47:34    583s] **ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 22:47:34    583s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf SUM.spf -rc_corner standard
[06/12 22:47:35    583s] 
[06/12 22:47:35    583s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 22:47:35    583s] 
[06/12 22:47:35    583s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 22:47:35    583s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef SUM.spef -rc_corner standard
[06/12 22:47:36    583s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1469.105M)
[06/12 22:47:36    583s] RC Out has the following PVT Info:
[06/12 22:47:36    583s]    RC:standard, Operating temperature 300 C
[06/12 22:47:36    583s] Dumping Spef file.....
[06/12 22:47:36    583s] Printing D_NET...
[06/12 22:47:36    584s] RC Out from RCDB Completed (CPU Time= 0:00:00.6  MEM= 1469.1M)
[06/12 22:47:36    584s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 1602 access done (mem: 1469.105M)
[06/12 22:48:39    596s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/12 22:48:39    596s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SUM_postRoute -outDir timingReports
[06/12 22:48:39    597s]  Reset EOS DB
[06/12 22:48:39    597s] Ignoring AAE DB Resetting ...
[06/12 22:48:39    597s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 22:48:39    597s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:48:39    597s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:48:39    597s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 22:48:39    597s] RC Extraction called in multi-corner(1) mode.
[06/12 22:48:39    597s] Process corner(s) are loaded.
[06/12 22:48:39    597s]  Corner: standard
[06/12 22:48:39    597s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d -maxResLength 200  -extended
[06/12 22:48:39    597s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 22:48:39    597s]       RC Corner Indexes            0   
[06/12 22:48:39    597s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:48:39    597s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 22:48:39    597s] Resistance Scaling Factor    : 1.00000 
[06/12 22:48:39    597s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:48:39    597s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:48:39    597s] Shrink Factor                : 1.00000
[06/12 22:48:39    597s] LayerId::1 widthSet size::4
[06/12 22:48:39    597s] LayerId::2 widthSet size::4
[06/12 22:48:39    597s] LayerId::3 widthSet size::4
[06/12 22:48:39    597s] LayerId::4 widthSet size::4
[06/12 22:48:39    597s] LayerId::5 widthSet size::4
[06/12 22:48:39    597s] LayerId::6 widthSet size::4
[06/12 22:48:39    597s] LayerId::7 widthSet size::4
[06/12 22:48:39    597s] LayerId::8 widthSet size::4
[06/12 22:48:39    597s] LayerId::9 widthSet size::4
[06/12 22:48:39    597s] LayerId::10 widthSet size::3
[06/12 22:48:39    597s] Initializing multi-corner capacitance tables ... 
[06/12 22:48:39    597s] Initializing multi-corner resistance tables ...
[06/12 22:48:39    597s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:48:39    597s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1437.1M)
[06/12 22:48:39    597s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for storing RC.
[06/12 22:48:39    597s] Extracted 10.0077% (CPU Time= 0:00:00.2  MEM= 1450.7M)
[06/12 22:48:40    597s] Extracted 20.0099% (CPU Time= 0:00:00.2  MEM= 1474.7M)
[06/12 22:48:40    597s] Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 1474.7M)
[06/12 22:48:40    597s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 1474.7M)
[06/12 22:48:40    597s] Extracted 50.011% (CPU Time= 0:00:00.2  MEM= 1474.7M)
[06/12 22:48:40    597s] Extracted 60.0077% (CPU Time= 0:00:00.3  MEM= 1474.7M)
[06/12 22:48:40    597s] Extracted 70.0099% (CPU Time= 0:00:00.3  MEM= 1474.7M)
[06/12 22:48:40    597s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1474.7M)
[06/12 22:48:40    597s] Extracted 90.0088% (CPU Time= 0:00:00.4  MEM= 1474.7M)
[06/12 22:48:40    597s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1474.7M)
[06/12 22:48:40    597s] Number of Extracted Resistors     : 25688
[06/12 22:48:40    597s] Number of Extracted Ground Cap.   : 27290
[06/12 22:48:40    597s] Number of Extracted Coupling Cap. : 47748
[06/12 22:48:40    597s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1458.645M)
[06/12 22:48:40    597s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 22:48:40    597s]  Corner: standard
[06/12 22:48:40    597s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1458.6M)
[06/12 22:48:40    597s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb_Filter.rcdb.d' for storing RC.
[06/12 22:48:40    597s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 1602 access done (mem: 1466.645M)
[06/12 22:48:41    597s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1466.645M)
[06/12 22:48:41    597s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1466.645M)
[06/12 22:48:41    597s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d) for hinst (top) of cell (SUM);
[06/12 22:48:41    598s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 0 access done (mem: 1466.645M)
[06/12 22:48:41    598s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1466.645M)
[06/12 22:48:41    598s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1466.645M)
[06/12 22:48:41    598s] Starting delay calculation for Setup views
[06/12 22:48:41    598s] AAE DB initialization (MEM=1480.21 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/12 22:48:41    598s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 22:48:41    598s] #################################################################################
[06/12 22:48:41    598s] # Design Stage: PostRoute
[06/12 22:48:41    598s] # Design Name: SUM
[06/12 22:48:41    598s] # Design Mode: 90nm
[06/12 22:48:41    598s] # Analysis Mode: MMMC OCV 
[06/12 22:48:41    598s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:48:41    598s] # Signoff Settings: SI On 
[06/12 22:48:41    598s] #################################################################################
[06/12 22:48:41    598s] AAE_INFO: 1 threads acquired from CTE.
[06/12 22:48:41    598s] Setting infinite Tws ...
[06/12 22:48:41    598s] First Iteration Infinite Tw... 
[06/12 22:48:41    598s] Calculate early delays in OCV mode...
[06/12 22:48:41    598s] Calculate late delays in OCV mode...
[06/12 22:48:41    598s] Topological Sorting (REAL = 0:00:00.0, MEM = 1480.2M, InitMEM = 1480.2M)
[06/12 22:48:41    598s] Start delay calculation (fullDC) (1 T). (MEM=1480.21)
[06/12 22:48:41    598s] LayerId::1 widthSet size::4
[06/12 22:48:41    598s] LayerId::2 widthSet size::4
[06/12 22:48:41    598s] LayerId::3 widthSet size::4
[06/12 22:48:41    598s] LayerId::4 widthSet size::4
[06/12 22:48:41    598s] LayerId::5 widthSet size::4
[06/12 22:48:41    598s] LayerId::6 widthSet size::4
[06/12 22:48:41    598s] LayerId::7 widthSet size::4
[06/12 22:48:41    598s] LayerId::8 widthSet size::4
[06/12 22:48:41    598s] LayerId::9 widthSet size::4
[06/12 22:48:41    598s] LayerId::10 widthSet size::3
[06/12 22:48:41    598s] Initializing multi-corner capacitance tables ... 
[06/12 22:48:41    598s] Initializing multi-corner resistance tables ...
[06/12 22:48:41    598s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:48:42    598s] Start AAE Lib Loading. (MEM=1491.82)
[06/12 22:48:42    598s] End AAE Lib Loading. (MEM=1501.36 CPU=0:00:00.0 Real=0:00:00.0)
[06/12 22:48:42    598s] End AAE Lib Interpolated Model. (MEM=1501.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:48:42    598s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1501.355M)
[06/12 22:48:42    598s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1501.4M)
[06/12 22:48:43    600s] Total number of fetched objects 1988
[06/12 22:48:43    600s] AAE_INFO-618: Total number of nets in the design is 1604,  100.0 percent of the nets selected for SI analysis
[06/12 22:48:43    600s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 22:48:43    600s] End delay calculation. (MEM=1525.04 CPU=0:00:01.3 REAL=0:00:01.0)
[06/12 22:48:43    600s] End delay calculation (fullDC). (MEM=1497.96 CPU=0:00:01.6 REAL=0:00:02.0)
[06/12 22:48:43    600s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1498.0M) ***
[06/12 22:48:43    600s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1498.0M)
[06/12 22:48:43    600s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 22:48:43    600s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1498.0M)
[06/12 22:48:43    600s] Starting SI iteration 2
[06/12 22:48:43    600s] Calculate early delays in OCV mode...
[06/12 22:48:43    600s] Calculate late delays in OCV mode...
[06/12 22:48:43    600s] Start delay calculation (fullDC) (1 T). (MEM=1410.07)
[06/12 22:48:43    600s] End AAE Lib Interpolated Model. (MEM=1410.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:48:44    600s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 22:48:44    600s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1988. 
[06/12 22:48:44    600s] Total number of fetched objects 1988
[06/12 22:48:44    600s] AAE_INFO-618: Total number of nets in the design is 1604,  0.1 percent of the nets selected for SI analysis
[06/12 22:48:44    600s] End delay calculation. (MEM=1451.22 CPU=0:00:00.1 REAL=0:00:01.0)
[06/12 22:48:44    600s] End delay calculation (fullDC). (MEM=1451.22 CPU=0:00:00.1 REAL=0:00:01.0)
[06/12 22:48:44    600s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1451.2M) ***
[06/12 22:48:44    600s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:10:01 mem=1451.2M)
[06/12 22:48:44    600s] Effort level <high> specified for reg2reg path_group
[06/12 22:48:44    600s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1413.2M
[06/12 22:48:44    600s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1413.2M
[06/12 22:48:44    600s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1413.2M
[06/12 22:48:44    600s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.013, MEM:1445.2M
[06/12 22:48:44    600s] Fast DP-INIT is on for default
[06/12 22:48:44    600s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.022, MEM:1445.2M
[06/12 22:48:44    600s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.024, MEM:1445.2M
[06/12 22:48:44    600s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1445.2M
[06/12 22:48:44    600s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1445.2M
[06/12 22:48:49    603s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.090  |  0.090  |  3.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.934%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[06/12 22:48:49    603s] Total CPU time: 6.13 sec
[06/12 22:48:49    603s] Total Real time: 10.0 sec
[06/12 22:48:49    603s] Total Memory Usage: 1443.238281 Mbytes
[06/12 22:48:49    603s] Info: pop threads available for lower-level modules during optimization.
[06/12 22:48:49    603s] Reset AAE Options
[06/12 22:48:49    603s] 
[06/12 22:48:49    603s] =============================================================================================
[06/12 22:48:49    603s]  Final TAT Report for timeDesign
[06/12 22:48:49    603s] =============================================================================================
[06/12 22:48:49    603s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:48:49    603s] ---------------------------------------------------------------------------------------------
[06/12 22:48:49    603s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:48:49    603s] [ ExtractRC              ]      1   0:00:01.9  (  20.2 % )     0:00:01.9 /  0:00:01.3    0.7
[06/12 22:48:49    603s] [ TimingUpdate           ]      2   0:00:00.2  (   2.3 % )     0:00:02.6 /  0:00:02.6    1.0
[06/12 22:48:49    603s] [ FullDelayCalc          ]      1   0:00:02.4  (  25.1 % )     0:00:02.4 /  0:00:02.4    1.0
[06/12 22:48:49    603s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:05.0 /  0:00:02.2    0.4
[06/12 22:48:49    603s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:48:49    603s] [ DrvReport              ]      1   0:00:02.5  (  26.1 % )     0:00:02.9 /  0:00:00.2    0.1
[06/12 22:48:49    603s] [ GenerateReports        ]      1   0:00:01.8  (  18.4 % )     0:00:01.8 /  0:00:01.8    1.0
[06/12 22:48:49    603s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[06/12 22:48:49    603s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:48:49    603s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[06/12 22:48:49    603s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:48:49    603s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.0    0.0
[06/12 22:48:49    603s] [ GenerateDrvReportData  ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:48:49    603s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:48:49    603s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.1    1.0
[06/12 22:48:49    603s] ---------------------------------------------------------------------------------------------
[06/12 22:48:49    603s]  timeDesign TOTAL                   0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:06.1    0.6
[06/12 22:48:49    603s] ---------------------------------------------------------------------------------------------
[06/12 22:48:49    603s] 
[06/12 22:49:32    611s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/12 22:49:32    611s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SUM_postRoute -outDir timingReports
[06/12 22:49:32    611s]  Reset EOS DB
[06/12 22:49:32    611s] Ignoring AAE DB Resetting ...
[06/12 22:49:32    611s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 1602 access done (mem: 1447.113M)
[06/12 22:49:32    611s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 22:49:32    611s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 22:49:32    611s] Type 'man IMPEXT-3530' for more detail.
[06/12 22:49:32    611s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 22:49:32    611s] RC Extraction called in multi-corner(1) mode.
[06/12 22:49:32    611s] Process corner(s) are loaded.
[06/12 22:49:32    611s]  Corner: standard
[06/12 22:49:32    611s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d -maxResLength 200  -extended
[06/12 22:49:32    611s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 22:49:32    611s]       RC Corner Indexes            0   
[06/12 22:49:32    611s] Capacitance Scaling Factor   : 1.00000 
[06/12 22:49:32    611s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 22:49:32    611s] Resistance Scaling Factor    : 1.00000 
[06/12 22:49:32    611s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 22:49:32    611s] Clock Res. Scaling Factor    : 1.00000 
[06/12 22:49:32    611s] Shrink Factor                : 1.00000
[06/12 22:49:32    611s] LayerId::1 widthSet size::4
[06/12 22:49:32    611s] LayerId::2 widthSet size::4
[06/12 22:49:32    611s] LayerId::3 widthSet size::4
[06/12 22:49:32    611s] LayerId::4 widthSet size::4
[06/12 22:49:32    611s] LayerId::5 widthSet size::4
[06/12 22:49:32    611s] LayerId::6 widthSet size::4
[06/12 22:49:32    611s] LayerId::7 widthSet size::4
[06/12 22:49:32    611s] LayerId::8 widthSet size::4
[06/12 22:49:32    611s] LayerId::9 widthSet size::4
[06/12 22:49:32    611s] LayerId::10 widthSet size::3
[06/12 22:49:32    611s] Initializing multi-corner capacitance tables ... 
[06/12 22:49:32    611s] Initializing multi-corner resistance tables ...
[06/12 22:49:32    612s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:49:32    612s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1445.1M)
[06/12 22:49:32    612s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for storing RC.
[06/12 22:49:32    612s] Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 1473.1M)
[06/12 22:49:32    612s] Extracted 20.0099% (CPU Time= 0:00:00.2  MEM= 1497.1M)
[06/12 22:49:32    612s] Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 1497.1M)
[06/12 22:49:32    612s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 1497.1M)
[06/12 22:49:32    612s] Extracted 50.011% (CPU Time= 0:00:00.2  MEM= 1497.1M)
[06/12 22:49:32    612s] Extracted 60.0077% (CPU Time= 0:00:00.3  MEM= 1497.1M)
[06/12 22:49:32    612s] Extracted 70.0099% (CPU Time= 0:00:00.3  MEM= 1497.1M)
[06/12 22:49:32    612s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1497.1M)
[06/12 22:49:32    612s] Extracted 90.0088% (CPU Time= 0:00:00.4  MEM= 1497.1M)
[06/12 22:49:32    612s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1497.1M)
[06/12 22:49:33    612s] Number of Extracted Resistors     : 25688
[06/12 22:49:33    612s] Number of Extracted Ground Cap.   : 27290
[06/12 22:49:33    612s] Number of Extracted Coupling Cap. : 47748
[06/12 22:49:33    612s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1465.121M)
[06/12 22:49:33    612s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 22:49:33    612s]  Corner: standard
[06/12 22:49:33    612s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1465.1M)
[06/12 22:49:33    612s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb_Filter.rcdb.d' for storing RC.
[06/12 22:49:33    612s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 1602 access done (mem: 1473.121M)
[06/12 22:49:33    612s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1473.121M)
[06/12 22:49:33    612s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1473.121M)
[06/12 22:49:33    612s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d) for hinst (top) of cell (SUM);
[06/12 22:49:34    613s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 0 access done (mem: 1473.121M)
[06/12 22:49:34    613s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1473.121M)
[06/12 22:49:34    613s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1473.121M)
[06/12 22:49:34    613s] Effort level <high> specified for reg2reg path_group
[06/12 22:49:34    613s] All LLGs are deleted
[06/12 22:49:34    613s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1424.9M
[06/12 22:49:34    613s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1424.9M
[06/12 22:49:34    613s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1424.9M
[06/12 22:49:34    613s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1424.9M
[06/12 22:49:34    613s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1424.9M
[06/12 22:49:34    613s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.013, MEM:1424.9M
[06/12 22:49:34    613s] Fast DP-INIT is on for default
[06/12 22:49:34    613s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1424.9M
[06/12 22:49:34    613s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1424.9M
[06/12 22:49:34    613s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1424.9M
[06/12 22:49:34    613s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1424.9M
[06/12 22:49:34    613s] Starting delay calculation for Hold views
[06/12 22:49:34    613s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 22:49:34    613s] #################################################################################
[06/12 22:49:34    613s] # Design Stage: PostRoute
[06/12 22:49:34    613s] # Design Name: SUM
[06/12 22:49:34    613s] # Design Mode: 90nm
[06/12 22:49:34    613s] # Analysis Mode: MMMC OCV 
[06/12 22:49:34    613s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:49:34    613s] # Signoff Settings: SI On 
[06/12 22:49:34    613s] #################################################################################
[06/12 22:49:34    613s] AAE_INFO: 1 threads acquired from CTE.
[06/12 22:49:34    613s] Setting infinite Tws ...
[06/12 22:49:34    613s] First Iteration Infinite Tw... 
[06/12 22:49:34    613s] Calculate late delays in OCV mode...
[06/12 22:49:34    613s] Calculate early delays in OCV mode...
[06/12 22:49:34    613s] Topological Sorting (REAL = 0:00:00.0, MEM = 1422.9M, InitMEM = 1422.9M)
[06/12 22:49:34    613s] Start delay calculation (fullDC) (1 T). (MEM=1422.91)
[06/12 22:49:34    613s] LayerId::1 widthSet size::4
[06/12 22:49:34    613s] LayerId::2 widthSet size::4
[06/12 22:49:34    613s] LayerId::3 widthSet size::4
[06/12 22:49:34    613s] LayerId::4 widthSet size::4
[06/12 22:49:34    613s] LayerId::5 widthSet size::4
[06/12 22:49:34    613s] LayerId::6 widthSet size::4
[06/12 22:49:34    613s] LayerId::7 widthSet size::4
[06/12 22:49:34    613s] LayerId::8 widthSet size::4
[06/12 22:49:34    613s] LayerId::9 widthSet size::4
[06/12 22:49:34    613s] LayerId::10 widthSet size::3
[06/12 22:49:34    613s] Initializing multi-corner capacitance tables ... 
[06/12 22:49:34    613s] Initializing multi-corner resistance tables ...
[06/12 22:49:34    613s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 22:49:34    613s] End AAE Lib Interpolated Model. (MEM=1434.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:49:34    613s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d' for reading (mem: 1434.516M)
[06/12 22:49:34    613s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1434.5M)
[06/12 22:49:36    615s] Total number of fetched objects 1988
[06/12 22:49:36    615s] AAE_INFO-618: Total number of nets in the design is 1604,  100.0 percent of the nets selected for SI analysis
[06/12 22:49:36    615s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:49:36    615s] End delay calculation. (MEM=1450.2 CPU=0:00:01.3 REAL=0:00:02.0)
[06/12 22:49:36    615s] End delay calculation (fullDC). (MEM=1450.2 CPU=0:00:01.5 REAL=0:00:02.0)
[06/12 22:49:36    615s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1450.2M) ***
[06/12 22:49:36    615s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1450.2M)
[06/12 22:49:36    615s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 22:49:36    615s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1450.2M)
[06/12 22:49:36    615s] Starting SI iteration 2
[06/12 22:49:36    615s] Calculate late delays in OCV mode...
[06/12 22:49:36    615s] Calculate early delays in OCV mode...
[06/12 22:49:36    615s] Start delay calculation (fullDC) (1 T). (MEM=1413.32)
[06/12 22:49:36    615s] End AAE Lib Interpolated Model. (MEM=1413.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:49:36    615s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 22:49:36    615s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1988. 
[06/12 22:49:36    615s] Total number of fetched objects 1988
[06/12 22:49:36    615s] AAE_INFO-618: Total number of nets in the design is 1604,  25.5 percent of the nets selected for SI analysis
[06/12 22:49:36    615s] End delay calculation. (MEM=1454.47 CPU=0:00:00.3 REAL=0:00:00.0)
[06/12 22:49:36    615s] End delay calculation (fullDC). (MEM=1454.47 CPU=0:00:00.3 REAL=0:00:00.0)
[06/12 22:49:36    615s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1454.5M) ***
[06/12 22:49:37    616s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:10:16 mem=1454.5M)
[06/12 22:49:37    616s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  |  0.108  | -0.004  |
|           TNS (ns):| -0.106  |  0.000  | -0.106  |
|    Violating Paths:|   38    |    0    |   38    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

Density: 63.934%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[06/12 22:49:37    616s] Total CPU time: 4.55 sec
[06/12 22:49:37    616s] Total Real time: 5.0 sec
[06/12 22:49:37    616s] Total Memory Usage: 1390.738281 Mbytes
[06/12 22:49:37    616s] Reset AAE Options
[06/12 22:49:37    616s] 
[06/12 22:49:37    616s] =============================================================================================
[06/12 22:49:37    616s]  Final TAT Report for timeDesign
[06/12 22:49:37    616s] =============================================================================================
[06/12 22:49:37    616s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/12 22:49:37    616s] ---------------------------------------------------------------------------------------------
[06/12 22:49:37    616s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/12 22:49:37    616s] [ ExtractRC              ]      1   0:00:02.0  (  38.2 % )     0:00:02.0 /  0:00:01.4    0.7
[06/12 22:49:37    616s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:02.4 /  0:00:02.4    1.0
[06/12 22:49:37    616s] [ FullDelayCalc          ]      1   0:00:02.3  (  44.9 % )     0:00:02.3 /  0:00:02.3    1.0
[06/12 22:49:37    616s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:02.8 /  0:00:02.8    1.0
[06/12 22:49:37    616s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:49:37    616s] [ GenerateReports        ]      1   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:49:37    616s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/12 22:49:37    616s] [ MISC                   ]          0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/12 22:49:37    616s] ---------------------------------------------------------------------------------------------
[06/12 22:49:37    616s]  timeDesign TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:04.6    0.9
[06/12 22:49:37    616s] ---------------------------------------------------------------------------------------------
[06/12 22:49:37    616s] 
[06/12 22:49:57    620s] <CMD> getAnalysisMode -checkType
[06/12 22:49:57    620s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[06/12 22:53:13    660s] <CMD> reportGateCount -level 5 -limit 100 -outfile SUM.gateCount
[06/12 22:53:13    660s] Gate area 0.7980 um^2
[06/12 22:53:13    660s] [0] SUM Gates=3774 Cells=1343 Area=3012.2 um^2
[06/12 22:53:13    660s] [1] maprca Gates=927 Cells=687 Area=740.0 um^2
[06/12 22:53:24    662s] <CMD> saveNetlist SUM.v
[06/12 22:53:24    662s] Writing Netlist "SUM.v" ...
[06/12 22:53:31    664s] <CMD> all_hold_analysis_views 
[06/12 22:53:31    664s] <CMD> all_setup_analysis_views 
[06/12 22:53:34    664s] <CMD> write_sdf  -ideal_clock_network SUM.sdf
[06/12 22:53:34    664s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[06/12 22:53:34    665s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 22:53:34    665s] #################################################################################
[06/12 22:53:34    665s] # Design Stage: PostRoute
[06/12 22:53:34    665s] # Design Name: SUM
[06/12 22:53:34    665s] # Design Mode: 90nm
[06/12 22:53:34    665s] # Analysis Mode: MMMC OCV 
[06/12 22:53:34    665s] # Parasitics Mode: SPEF/RCDB 
[06/12 22:53:34    665s] # Signoff Settings: SI On 
[06/12 22:53:34    665s] #################################################################################
[06/12 22:53:34    665s] AAE_INFO: 1 threads acquired from CTE.
[06/12 22:53:34    665s] Setting infinite Tws ...
[06/12 22:53:34    665s] First Iteration Infinite Tw... 
[06/12 22:53:34    665s] Topological Sorting (REAL = 0:00:00.0, MEM = 1393.3M, InitMEM = 1393.3M)
[06/12 22:53:34    665s] Start delay calculation (fullDC) (1 T). (MEM=1393.25)
[06/12 22:53:34    665s] End AAE Lib Interpolated Model. (MEM=1401.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:53:35    666s] Total number of fetched objects 1988
[06/12 22:53:35    666s] AAE_INFO-618: Total number of nets in the design is 1604,  100.0 percent of the nets selected for SI analysis
[06/12 22:53:36    666s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[06/12 22:53:36    666s] End delay calculation. (MEM=1449.16 CPU=0:00:01.5 REAL=0:00:02.0)
[06/12 22:53:36    666s] End delay calculation (fullDC). (MEM=1449.16 CPU=0:00:01.6 REAL=0:00:02.0)
[06/12 22:53:36    666s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1449.2M) ***
[06/12 22:53:36    667s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1449.2M)
[06/12 22:53:36    667s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 22:53:36    667s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1449.2M)
[06/12 22:53:36    667s] Starting SI iteration 2
[06/12 22:53:36    667s] Start delay calculation (fullDC) (1 T). (MEM=1403.16)
[06/12 22:53:36    667s] End AAE Lib Interpolated Model. (MEM=1403.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 22:53:36    667s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 22:53:36    667s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1988. 
[06/12 22:53:36    667s] Total number of fetched objects 1988
[06/12 22:53:36    667s] AAE_INFO-618: Total number of nets in the design is 1604,  25.6 percent of the nets selected for SI analysis
[06/12 22:53:36    667s] End delay calculation. (MEM=1445.32 CPU=0:00:00.3 REAL=0:00:00.0)
[06/12 22:53:36    667s] End delay calculation (fullDC). (MEM=1445.32 CPU=0:00:00.4 REAL=0:00:00.0)
[06/12 22:53:36    667s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1445.3M) ***
[06/12 23:01:39    764s] <CMD> reset_parasitics
[06/12 23:01:39    764s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_Qm96WM.rcdb.d': 1602 access done (mem: 1437.105M)
[06/12 23:01:39    764s] Performing RC Extraction ...
[06/12 23:01:39    764s] <CMD> extractRC
[06/12 23:01:39    764s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 23:01:39    764s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 23:01:39    764s] Type 'man IMPEXT-3530' for more detail.
[06/12 23:01:39    764s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 23:01:39    764s] RC Extraction called in multi-corner(1) mode.
[06/12 23:01:39    764s] Process corner(s) are loaded.
[06/12 23:01:39    764s]  Corner: standard
[06/12 23:01:39    764s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d -maxResLength 200  -extended
[06/12 23:01:39    764s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 23:01:39    764s]       RC Corner Indexes            0   
[06/12 23:01:39    764s] Capacitance Scaling Factor   : 1.00000 
[06/12 23:01:39    764s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 23:01:39    764s] Resistance Scaling Factor    : 1.00000 
[06/12 23:01:39    764s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 23:01:39    764s] Clock Res. Scaling Factor    : 1.00000 
[06/12 23:01:39    764s] Shrink Factor                : 1.00000
[06/12 23:01:39    764s] LayerId::1 widthSet size::4
[06/12 23:01:39    764s] LayerId::2 widthSet size::4
[06/12 23:01:39    764s] LayerId::3 widthSet size::4
[06/12 23:01:39    764s] LayerId::4 widthSet size::4
[06/12 23:01:39    764s] LayerId::5 widthSet size::4
[06/12 23:01:39    764s] LayerId::6 widthSet size::4
[06/12 23:01:39    764s] LayerId::7 widthSet size::4
[06/12 23:01:39    764s] LayerId::8 widthSet size::4
[06/12 23:01:39    764s] LayerId::9 widthSet size::4
[06/12 23:01:39    764s] LayerId::10 widthSet size::3
[06/12 23:01:39    764s] Initializing multi-corner capacitance tables ... 
[06/12 23:01:39    764s] Initializing multi-corner resistance tables ...
[06/12 23:01:39    764s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 23:01:39    764s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1398.1M)
[06/12 23:01:39    764s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d' for storing RC.
[06/12 23:01:39    764s] Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 1434.1M)
[06/12 23:01:39    764s] Extracted 20.0099% (CPU Time= 0:00:00.1  MEM= 1458.1M)
[06/12 23:01:39    764s] Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 1458.1M)
[06/12 23:01:39    764s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 1458.1M)
[06/12 23:01:39    764s] Extracted 50.011% (CPU Time= 0:00:00.2  MEM= 1458.1M)
[06/12 23:01:39    764s] Extracted 60.0077% (CPU Time= 0:00:00.2  MEM= 1458.1M)
[06/12 23:01:39    764s] Extracted 70.0099% (CPU Time= 0:00:00.3  MEM= 1458.1M)
[06/12 23:01:39    764s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1458.1M)
[06/12 23:01:39    764s] Extracted 90.0088% (CPU Time= 0:00:00.3  MEM= 1458.1M)
[06/12 23:01:39    764s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1458.1M)
[06/12 23:01:39    764s] Number of Extracted Resistors     : 25688
[06/12 23:01:39    764s] Number of Extracted Ground Cap.   : 27290
[06/12 23:01:39    764s] Number of Extracted Coupling Cap. : 47748
[06/12 23:01:39    764s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d' for reading (mem: 1442.121M)
[06/12 23:01:39    764s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 23:01:39    764s]  Corner: standard
[06/12 23:01:39    764s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1442.1M)
[06/12 23:01:39    764s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb_Filter.rcdb.d' for storing RC.
[06/12 23:01:40    764s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d': 1602 access done (mem: 1450.121M)
[06/12 23:01:40    765s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1450.121M)
[06/12 23:01:40    765s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d' for reading (mem: 1450.121M)
[06/12 23:01:40    765s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d) for hinst (top) of cell (SUM);
[06/12 23:01:40    765s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d': 0 access done (mem: 1450.121M)
[06/12 23:01:40    765s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1450.121M)
[06/12 23:01:40    765s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1450.121M)
[06/12 23:01:41    765s] <CMD> rcOut -setload SUM.setload -rc_corner standard
[06/12 23:01:41    765s] 
[06/12 23:01:41    765s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 23:01:41    765s] 
[06/12 23:01:41    765s] **ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 23:01:41    765s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres SUM.setres -rc_corner standard
[06/12 23:01:42    766s] 
[06/12 23:01:42    766s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 23:01:42    766s] 
[06/12 23:01:42    766s] **ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 23:01:42    766s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf SUM.spf -rc_corner standard
[06/12 23:01:43    766s] 
[06/12 23:01:43    766s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 23:01:43    766s] 
[06/12 23:01:43    766s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 23:01:43    766s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef SUM.spef -rc_corner standard
[06/12 23:01:44    766s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d' for reading (mem: 1450.121M)
[06/12 23:01:44    766s] RC Out has the following PVT Info:
[06/12 23:01:44    766s]    RC:standard, Operating temperature 300 C
[06/12 23:01:44    766s] Dumping Spef file.....
[06/12 23:01:44    766s] Printing D_NET...
[06/12 23:01:44    766s] RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1450.1M)
[06/12 23:01:44    766s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_qFv4vL.rcdb.d': 1602 access done (mem: 1450.121M)
[06/12 23:01:54    769s] <CMD> reset_parasitics
[06/12 23:01:54    769s] Performing RC Extraction ...
[06/12 23:01:54    769s] <CMD> extractRC
[06/12 23:01:54    769s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 23:01:54    769s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 23:01:54    769s] Type 'man IMPEXT-3530' for more detail.
[06/12 23:01:54    769s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 23:01:54    769s] RC Extraction called in multi-corner(1) mode.
[06/12 23:01:54    769s] Process corner(s) are loaded.
[06/12 23:01:54    769s]  Corner: standard
[06/12 23:01:54    769s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_8g3DHh.rcdb.d -maxResLength 200  -extended
[06/12 23:01:54    769s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 23:01:54    769s]       RC Corner Indexes            0   
[06/12 23:01:54    769s] Capacitance Scaling Factor   : 1.00000 
[06/12 23:01:54    769s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 23:01:54    769s] Resistance Scaling Factor    : 1.00000 
[06/12 23:01:54    769s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 23:01:54    769s] Clock Res. Scaling Factor    : 1.00000 
[06/12 23:01:54    769s] Shrink Factor                : 1.00000
[06/12 23:01:54    769s] LayerId::1 widthSet size::4
[06/12 23:01:54    769s] LayerId::2 widthSet size::4
[06/12 23:01:54    769s] LayerId::3 widthSet size::4
[06/12 23:01:54    769s] LayerId::4 widthSet size::4
[06/12 23:01:54    769s] LayerId::5 widthSet size::4
[06/12 23:01:54    769s] LayerId::6 widthSet size::4
[06/12 23:01:54    769s] LayerId::7 widthSet size::4
[06/12 23:01:54    769s] LayerId::8 widthSet size::4
[06/12 23:01:54    769s] LayerId::9 widthSet size::4
[06/12 23:01:54    769s] LayerId::10 widthSet size::3
[06/12 23:01:54    769s] Initializing multi-corner capacitance tables ... 
[06/12 23:01:54    769s] Initializing multi-corner resistance tables ...
[06/12 23:01:54    769s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 23:01:54    769s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1450.1M)
[06/12 23:01:54    769s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_8g3DHh.rcdb.d' for storing RC.
[06/12 23:01:54    769s] Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 1458.1M)
[06/12 23:01:54    769s] Extracted 20.0099% (CPU Time= 0:00:00.1  MEM= 1474.1M)
[06/12 23:01:54    769s] Extracted 30.0066% (CPU Time= 0:00:00.2  MEM= 1474.1M)
[06/12 23:01:54    769s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 1474.1M)
[06/12 23:01:54    769s] Extracted 50.011% (CPU Time= 0:00:00.2  MEM= 1474.1M)
[06/12 23:01:54    769s] Extracted 60.0077% (CPU Time= 0:00:00.2  MEM= 1474.1M)
[06/12 23:01:54    769s] Extracted 70.0099% (CPU Time= 0:00:00.3  MEM= 1474.1M)
[06/12 23:01:54    769s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1474.1M)
[06/12 23:01:55    769s] Extracted 90.0088% (CPU Time= 0:00:00.3  MEM= 1474.1M)
[06/12 23:01:55    769s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1474.1M)
[06/12 23:01:55    769s] Number of Extracted Resistors     : 25688
[06/12 23:01:55    769s] Number of Extracted Ground Cap.   : 27290
[06/12 23:01:55    769s] Number of Extracted Coupling Cap. : 47748
[06/12 23:01:55    769s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_8g3DHh.rcdb.d' for reading (mem: 1442.121M)
[06/12 23:01:55    769s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 23:01:55    769s]  Corner: standard
[06/12 23:01:55    769s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1442.1M)
[06/12 23:01:55    769s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_8g3DHh.rcdb_Filter.rcdb.d' for storing RC.
[06/12 23:01:55    769s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_8g3DHh.rcdb.d': 1602 access done (mem: 1450.121M)
[06/12 23:01:55    769s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1450.121M)
[06/12 23:01:55    769s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_8g3DHh.rcdb.d' for reading (mem: 1450.121M)
[06/12 23:01:55    769s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_8g3DHh.rcdb.d) for hinst (top) of cell (SUM);
[06/12 23:01:56    770s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_8g3DHh.rcdb.d': 0 access done (mem: 1450.121M)
[06/12 23:01:56    770s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1450.121M)
[06/12 23:01:56    770s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 1450.121M)
[06/12 23:01:56    770s] <CMD> rcOut -setload SUM.setload -rc_corner standard
[06/12 23:01:56    770s] 
[06/12 23:01:56    770s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 23:01:56    770s] 
[06/12 23:01:56    770s] **ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 23:01:56    770s] **ERROR: (IMPSYT-6963):	<CMD> reset_parasitics
[06/12 23:02:03    772s] Performing RC Extraction ...
[06/12 23:02:03    772s] <CMD> extractRC
[06/12 23:02:03    772s] Extraction called for design 'SUM' of instances=3709 and nets=1604 using extraction engine 'postRoute' at effort level 'low' .
[06/12 23:02:03    772s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 23:02:03    772s] Type 'man IMPEXT-3530' for more detail.
[06/12 23:02:03    772s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 23:02:03    772s] RC Extraction called in multi-corner(1) mode.
[06/12 23:02:03    772s] Process corner(s) are loaded.
[06/12 23:02:03    772s]  Corner: standard
[06/12 23:02:03    772s] extractDetailRC Option : -outfile /tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_kJlNo7.rcdb.d -maxResLength 200  -extended
[06/12 23:02:03    772s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 23:02:03    772s]       RC Corner Indexes            0   
[06/12 23:02:03    772s] Capacitance Scaling Factor   : 1.00000 
[06/12 23:02:03    772s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 23:02:03    772s] Resistance Scaling Factor    : 1.00000 
[06/12 23:02:03    772s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 23:02:03    772s] Clock Res. Scaling Factor    : 1.00000 
[06/12 23:02:03    772s] Shrink Factor                : 1.00000
[06/12 23:02:03    772s] LayerId::1 widthSet size::4
[06/12 23:02:03    772s] LayerId::2 widthSet size::4
[06/12 23:02:03    772s] LayerId::3 widthSet size::4
[06/12 23:02:03    772s] LayerId::4 widthSet size::4
[06/12 23:02:03    772s] LayerId::5 widthSet size::4
[06/12 23:02:03    772s] LayerId::6 widthSet size::4
[06/12 23:02:03    772s] LayerId::7 widthSet size::4
[06/12 23:02:03    772s] LayerId::8 widthSet size::4
[06/12 23:02:03    772s] LayerId::9 widthSet size::4
[06/12 23:02:03    772s] LayerId::10 widthSet size::3
[06/12 23:02:03    772s] Initializing multi-corner capacitance tables ... 
[06/12 23:02:03    772s] Initializing multi-corner resistance tables ...
[06/12 23:02:03    772s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.350215 ; uaWl: 1.000000 ; uaWlH: 0.263647 ; aWlH: 0.000000 ; Pmax: 0.844700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[06/12 23:02:03    772s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1450.1M)
[06/12 23:02:03    772s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_kJlNo7.rcdb.d' for storing RC.
[06/12 23:02:03    772s] Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 1458.1M)
[06/12 23:02:03    772s] Extracted 20.0099% (CPU Time= 0:00:00.1  MEM= 1474.1M)
[06/12 23:02:03    772s] Extracted 30.0066% (CPU Time= 0:00:00.1  MEM= 1474.1M)
[06/12 23:02:03    772s] Extracted 40.0088% (CPU Time= 0:00:00.2  MEM= 1474.1M)
[06/12 23:02:03    772s] Extracted 50.011% (CPU Time= 0:00:00.2  MEM= 1474.1M)
[06/12 23:02:03    772s] Extracted 60.0077% (CPU Time= 0:00:00.2  MEM= 1474.1M)
[06/12 23:02:03    772s] Extracted 70.0099% (CPU Time= 0:00:00.2  MEM= 1474.1M)
[06/12 23:02:03    772s] Extracted 80.0066% (CPU Time= 0:00:00.3  MEM= 1474.1M)
[06/12 23:02:03    772s] Extracted 90.0088% (CPU Time= 0:00:00.3  MEM= 1474.1M)
[06/12 23:02:04    772s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1474.1M)
[06/12 23:02:04    772s] Number of Extracted Resistors     : 25688
[06/12 23:02:04    772s] Number of Extracted Ground Cap.   : 27290
[06/12 23:02:04    772s] Number of Extracted Coupling Cap. : 47748
[06/12 23:02:04    772s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_kJlNo7.rcdb.d' for reading (mem: 1444.121M)
[06/12 23:02:04    772s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 23:02:04    772s]  Corner: standard
[06/12 23:02:04    772s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1444.1M)
[06/12 23:02:04    772s] Creating parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_kJlNo7.rcdb_Filter.rcdb.d' for storing RC.
[06/12 23:02:04    772s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_kJlNo7.rcdb.d': 1602 access done (mem: 1452.121M)
[06/12 23:02:04    772s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1452.121M)
[06/12 23:02:04    772s] Opening parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_kJlNo7.rcdb.d' for reading (mem: 1452.121M)
[06/12 23:02:04    772s] processing rcdb (/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_kJlNo7.rcdb.d) for hinst (top) of cell (SUM);
[06/12 23:02:05    773s] Closing parasitic data file '/tmp/innovus_temp_17864_localhost.localdomain_ms23.51_3067NP/SUM_17864_kJlNo7.rcdb.d': 0 access done (mem: 1452.121M)
[06/12 23:02:05    773s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1452.121M)
[06/12 23:02:05    773s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 1452.121M)
[06/12 23:02:05    773s] <CMD> rcOut -setres SUM.setres -rc_corner standard
[06/12 23:02:05    773s] 
[06/12 23:02:05    773s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[06/12 23:02:05    773s] 
[06/12 23:02:05    773s] **ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[06/12 23:02:05    773s] **ERROR: (IMPSYT-6965):	