library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity BlockDualRam is
	 
    Generic ( N : integer := 32 );   -- Datapath width	 			  

    Port ( clk, we : in std_logic;
           addrin,addrout : in std_logic_vector(7 downto 0);
           din  : in  std_logic_vector(N-1 downto 0);
           dout : out std_logic_vector(N-1 downto 0));

end BlockDualRam;


-- Note Xilinx block memories support a number of different modes
-- See "Language Templates > Synthesis Constructs > Coding Examples > Block RAM" for more Details
-- This example is really a twin port memory and is very useful for building register files 


architecture Behavioral of BlockDualRam is

   constant N_elements : positive := 2**(addrin'length);
	
   type RAM_type is array (0 to N_elements-1) of std_logic_vector(N-1 downto 0);
	
   signal RAM : RAM_type;

begin

   process (clk) begin
      if rising_edge(clk) then
         if we='1' then
	    RAM(conv_integer(addrin)) <= din; -- write data
	 end if;
         dout <= RAM(conv_integer(addrout)); -- read data
      end if;
   end process;
	

end Behavioral;