<?xml version="1.0" encoding="UTF-8"?>
<!-- ============================================================================ -->
<!--                  Atmel Microcontroller Software Support                      -->
<!-- ============================================================================ -->
<!-- Copyright (c) 2016 Atmel Corporation,                                        -->
<!--                    a wholly owned subsidiary of Microchip Technology Inc.    -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");              -->
<!-- you may not use this file except in compliance with the License.             -->
<!-- You may obtain a copy of the Licence at                                      -->
<!--                                                                              -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                               -->
<!--                                                                              -->
<!-- Unless required by applicable law or agreed to in writing, software          -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,            -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.     -->
<!-- See the License for the specific language governing permissions and          -->
<!-- limitations under the License.                                               -->
<!-- ============================================================================ -->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="0.3" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <variants>
    <variant ordercode="SAM4LS8B-MU" package="QFN64" pinout="QFP64_noLCD" speedmax="48000000" tempmin="-40" tempmax="85" vccmin="1.68" vccmax="3.6"/>
    <variant ordercode="SAM4LS8B-AU" package="TQFP64" pinout="QFP64_noLCD" speedmax="48000000" tempmin="-40" tempmax="85" vccmin="1.68" vccmax="3.6"/>
    <variant ordercode="SAM4LS8B-UU" package="WLCSP64" pinout="WLCSP64_noLCD" speedmax="48000000" tempmin="-40" tempmax="85" vccmin="1.68" vccmax="3.6"/>
  </variants>
  <devices>
    <device name="ATSAM4LS8B" architecture="CORTEX-M4" family="SAM4" series="SAM4L">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="little">
          <memory-segment name="FLASH" start="0x00000000" size="0x80000" type="flash" pagesize="512" rw="RW" exec="true"/>
          <memory-segment name="USER_PAGE" start="0x00800000" size="0x200" type="user_page" pagesize="512" rw="RW"/>
          
          <memory-segment name="HRAMC0" start="0x20000000" size="0x10000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="HRAMC1" start="0x21000000" size="0x800" type="ram" rw="RW" exec="true"/>
          <memory-segment name="HTOP0" start="0x40000000" size="0xA0000" type="io" rw="RW"/>
          <memory-segment name="HTOP1" start="0x400A0000" size="0x10000" type="io" rw="RW"/>
          <memory-segment name="HTOP2" start="0x400E0000" size="0x10000" type="io" rw="RW"/>
          <memory-segment name="HTOP3" start="0x400F0000" size="0x10000" type="io" rw="RW"/>
          <memory-segment name="SCS" start="0xE000E000" size="0x00001000" type="io" rw="RW"/>
          <memory-segment name="PERIPHERALS" start="0x40000000" size="0x20000000" type="io" rw="RW"/>
        <memory-segment name="PERIPHERALS" start="0x40000000" size="0x20000000" type="io"/><memory-segment name="SYSTEM" start="0xE0000000" size="0x20000000" type="io"/></address-space>
        <address-space id="fuses" name="fuses" start="0x400A0014" size="8" endianness="little"/>
      </address-spaces>
      <parameters>
        <param name="LITTLE_ENDIAN" value="1"/>
        <param name="__BB_PRESENT" value="0"/>
        <param name="__CM4_REV" value="0x0001"/>
        <param name="__CONST_AHB_CTRL" value="0"/>
        <param name="__DEBUG_LVL" value="3"/>
        <param name="__FPU_PRESENT" value="0"/>
        <param name="__JTAG_PRESENT" value="1"/>
        <param name="__MPU_PRESENT" value="1"/>
        <param name="__NVIC_PRIO_BITS" value="4"/>
        <param name="__TRACE_LVL" value="1"/>
        <param name="__Vendor_SysTickConfig" value="0"/>
        <param name="__WIC_LINES" value="3"/>
        <param name="__WIC_PRESENT" value="0"/>
      </parameters>
      <peripherals>
        <module name="ABDACB" id="I7563" version="1.0.0">
          <instance name="ABDACB">
            <register-group name="ABDACB" name-in-module="ABDACB" address-space="base" offset="0x40064000"/>
            <signals>
              <signal group="CLK" function="C" pad="PA31"/>
              <signal group="DAC" index="0" function="C" pad="PA27"/>
              <signal group="DAC" index="0" function="C" pad="PB02"/>
              <signal group="DAC" index="0" function="B" pad="PA17"/>
              <signal group="DAC" index="1" function="C" pad="PA29"/>
              <signal group="DAC" index="1" function="C" pad="PB04"/>
              <signal group="DAC" index="1" function="B" pad="PA19"/>
              <signal group="DACN" index="0" function="C" pad="PA28"/>
              <signal group="DACN" index="0" function="C" pad="PB03"/>
              <signal group="DACN" index="0" function="B" pad="PA18"/>
              <signal group="DACN" index="1" function="C" pad="PA30"/>
              <signal group="DACN" index="1" function="C" pad="PB05"/>
              <signal group="DACN" index="1" function="B" pad="PA20"/>
            </signals>
            <parameters>
              <param name="GCLK_NUM" value="6"/>
              <param name="PDCA_ID_TX_CH0" value="31"/>
              <param name="PDCA_ID_TX_CH1" value="32"/>
              <param name="INSTANCE_ID" value="16"/>
            </parameters>
          </instance>
        </module>
        <module name="ACIFC" id="I7564" version="1.0.1">
          <instance name="ACIFC">
            <register-group name="ACIFC" name-in-module="ACIFC" address-space="base" offset="0x40040000"/>
            <signals>
              <signal group="ACAN" index="0" function="E" pad="PA06"/>
              <signal group="ACAP" index="0" function="E" pad="PA07"/>
              <signal group="ACBN" index="0" function="E" pad="PB02"/>
              <signal group="ACBP" index="0" function="E" pad="PB03"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="14"/>
            </parameters>
          </instance>
        </module>
        <module name="ADCIFE" id="I7569" version="1.0.0">
          <instance name="ADCIFE">
            <register-group name="ADCIFE" name-in-module="ADCIFE" address-space="base" offset="0x40038000"/>
            <signals>
              <signal group="AD" index="0" function="A" pad="PA04"/>
              <signal group="AD" index="1" function="A" pad="PA05"/>
              <signal group="AD" index="2" function="A" pad="PA07"/>
              <signal group="AD" index="3" function="A" pad="PB02"/>
              <signal group="AD" index="4" function="A" pad="PB03"/>
              <signal group="AD" index="5" function="A" pad="PB04"/>
              <signal group="AD" index="6" function="A" pad="PB05"/>
              <signal group="ADVREFP" function="default" pad="ADVREFP_ADC"/>
              <signal group="TRIGGER" function="E" pad="PA05"/>
            </signals>
            <parameters>
              <param name="CHANNELS" value="16"/>
              <param name="CHANNEL_MSB" value="15"/>
              <param name="EXT_TRIGGERS_MSB" value="0"/>
              <param name="GCLK_NUM" value="10"/>
              <param name="PDCA_ID_RX" value="11"/>
              <param name="PDCA_ID_TX" value="29"/>
              <param name="INSTANCE_ID" value="12"/>
            </parameters>
          </instance>
        </module>
        <module name="AST" id="I7532" version="3.1.1">
          <instance name="AST">
            <register-group name="AST" name-in-module="AST" address-space="base" offset="0x400F0800"/>
            <parameters>
              <param name="CLK1K" value="4"/>
              <param name="CLK32" value="1"/>
              <param name="GCLK_NUM" value="2"/>
              <param name="GENCLK" value="3"/>
              <param name="PB" value="2"/>
              <param name="RCOSC" value="0"/>
              <param name="INSTANCE_ID" value="98"/>
            </parameters>
          </instance>
        </module>
        <module name="BPM" id="I7197" version="1.2.0">
          <instance name="BPM">
            <register-group name="BPM" name-in-module="BPM" address-space="base" offset="0x400F0000"/>
            <parameters>
              <param name="BKUPPMUX_MSB" value="9"/>
              <param name="BKUPWEN_AST" value="1"/>
              <param name="BKUPWEN_BOD18" value="4"/>
              <param name="BKUPWEN_BOD33" value="3"/>
              <param name="BKUPWEN_EIC" value="0"/>
              <param name="BKUPWEN_MSB" value="5"/>
              <param name="BKUPWEN_PICOUART" value="5"/>
              <param name="BKUPWEN_WDT" value="2"/>
              <param name="INSTANCE_ID" value="96"/>
            </parameters>
          </instance>
        </module>
        <module name="BSCIF" version="1.0.0">
          <instance name="BSCIF">
            <register-group name="BSCIF" name-in-module="BSCIF" address-space="base" offset="0x400F0400"/>
            <signals>
              <signal group="XIN32" function="XIN32" pad="XIN32"/>
              <signal group="XOUT32" function="XOUT32" pad="XOUT32"/>
            </signals>
            <parameters>
              <param name="BGBUF_NUM" value="6"/>
              <param name="BOD18_IMPLEMENTED" value="0"/>
              <param name="BOD33_IMPLEMENTED" value="0"/>
              <param name="BOD50_IMPLEMENTED" value="0"/>
              <param name="BR_NUM" value="4"/>
              <param name="BOD_OFF" value="0"/>
              <param name="BOD_ON" value="1"/>
              <param name="BOD_ON_NORESET" value="2"/>
              <param name="GC_DIV_CLOCK" value="1"/>
              <param name="GC_NO_DIV_CLOCK" value="0"/>
              <param name="INSTANCE_ID" value="97"/>
            </parameters>
          </instance>
        </module>
        <module name="CATB" id="I7567" version="1.0.0">
          <instance name="CATB">
            <register-group name="CATB" name-in-module="CATB" address-space="base" offset="0x40070000"/>
            <signals>
              <signal group="DIS" function="G" pad="PA02"/>
              <signal group="DIS" function="G" pad="PA12"/>
              <signal group="DIS" function="G" pad="PA23"/>
              <signal group="DIS" function="G" pad="PA31"/>
              <signal group="DIS" function="G" pad="PB03"/>
              <signal group="DIS" function="G" pad="PB12"/>
              <signal group="SENSE" index="0" function="G" pad="PA04"/>
              <signal group="SENSE" index="0" function="G" pad="PA27"/>
              <signal group="SENSE" index="0" function="G" pad="PB13"/>
              <signal group="SENSE" index="1" function="G" pad="PA05"/>
              <signal group="SENSE" index="1" function="G" pad="PA28"/>
              <signal group="SENSE" index="1" function="G" pad="PB14"/>
              <signal group="SENSE" index="2" function="G" pad="PA06"/>
              <signal group="SENSE" index="2" function="G" pad="PA29"/>
              <signal group="SENSE" index="2" function="G" pad="PB15"/>
              <signal group="SENSE" index="3" function="G" pad="PA07"/>
              <signal group="SENSE" index="3" function="G" pad="PA30"/>
              <signal group="SENSE" index="4" function="G" pad="PA08"/>
              <signal group="SENSE" index="5" function="G" pad="PA09"/>
              <signal group="SENSE" index="6" function="G" pad="PA10"/>
              <signal group="SENSE" index="7" function="G" pad="PA11"/>
              <signal group="SENSE" index="8" function="G" pad="PA13"/>
              <signal group="SENSE" index="9" function="G" pad="PA14"/>
              <signal group="SENSE" index="10" function="G" pad="PA15"/>
              <signal group="SENSE" index="11" function="G" pad="PA16"/>
              <signal group="SENSE" index="12" function="G" pad="PA17"/>
              <signal group="SENSE" index="13" function="G" pad="PA18"/>
              <signal group="SENSE" index="14" function="G" pad="PA19"/>
              <signal group="SENSE" index="15" function="G" pad="PA20"/>
              <signal group="SENSE" index="16" function="G" pad="PA21"/>
              <signal group="SENSE" index="17" function="G" pad="PA22"/>
              <signal group="SENSE" index="18" function="G" pad="PA24"/>
              <signal group="SENSE" index="19" function="G" pad="PA25"/>
              <signal group="SENSE" index="20" function="G" pad="PA26"/>
              <signal group="SENSE" index="21" function="G" pad="PB00"/>
              <signal group="SENSE" index="22" function="G" pad="PB01"/>
              <signal group="SENSE" index="23" function="G" pad="PB02"/>
              <signal group="SENSE" index="24" function="G" pad="PB04"/>
              <signal group="SENSE" index="25" function="G" pad="PB05"/>
              <signal group="SENSE" index="26" function="G" pad="PB06"/>
              <signal group="SENSE" index="27" function="G" pad="PB07"/>
              <signal group="SENSE" index="28" function="G" pad="PB08"/>
              <signal group="SENSE" index="29" function="G" pad="PB09"/>
              <signal group="SENSE" index="30" function="G" pad="PB10"/>
              <signal group="SENSE" index="31" function="G" pad="PB11"/>
            </signals>
            <parameters>
              <param name="GCLK_NUM" value="3"/>
              <param name="PDCA_ID_RX" value="12"/>
              <param name="PDCA_ID_TX" value="30"/>
              <param name="SENSORS_MSB" value="31"/>
              <param name="STATUS_REG_NUMBER" value="1"/>
              <param name="INSTANCE_ID" value="19"/>
            </parameters>
          </instance>
        </module>
        <module name="CHIPID" version="1.0.0">
          <instance name="CHIPID">
            <register-group name="CHIPID" name-in-module="CHIPID" address-space="base" offset="0x400E0400"/>
            <parameters>
              <param name="INSTANCE_ID" value="65"/>
            </parameters>
          </instance>
        </module>
        <module name="CRCCU" id="I7644" version="2.0.2">
          <instance name="CRCCU">
            <register-group name="CRCCU" name-in-module="CRCCU" address-space="base" offset="0x400A4000"/>
            <parameters>
              <param name="INSTANCE_ID" value="37"/>
            </parameters>
          </instance>
        </module>
        <module name="DACC" id="I7645" version="1.1.1">
          <instance name="DACC">
            <register-group name="DACC" name-in-module="DACC" address-space="base" offset="0x4003C000"/>
            <signals>
              <signal group="EXT_TRIG" index="0" function="E" pad="PB04"/>
              <signal group="VOUT" function="A" pad="PA06"/>
            </signals>
            <parameters>
              <param name="DACC_EXT_TRIG_MSB" value="0"/>
              <param name="DAC_RES_MSB" value="9"/>
              <param name="PDCA_ID_TX" value="35"/>
              <param name="INSTANCE_ID" value="13"/>
            </parameters>
          </instance>
        </module>
        <module name="EDP" id="I8320" version="1.0.0">
          <instance name="EDP">
            <signals>
              <signal group="TCK" function="default" pad="TCK"/>
              <signal group="TDI" function="Jtag_Alt" pad="PA24"/>
              <signal group="TDO" function="Jtag_Alt" pad="PA23"/>
              <signal group="TMS" function="Jtag_Alt" pad="PA03"/>
            </signals>
          </instance>
        </module>
        <module name="EIC" id="I7529" version="3.0.2">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0x400F1000"/>
            <signals>
              <signal group="EXTINT" index="0" function="C" pad="PB01"/>
              <signal group="EXTINT" index="1" function="C" pad="PA06"/>
              <signal group="EXTINT" index="1" function="C" pad="PA16"/>
              <signal group="EXTINT" index="2" function="C" pad="PA04"/>
              <signal group="EXTINT" index="2" function="C" pad="PA17"/>
              <signal group="EXTINT" index="3" function="C" pad="PA05"/>
              <signal group="EXTINT" index="3" function="C" pad="PA18"/>
              <signal group="EXTINT" index="4" function="C" pad="PA07"/>
              <signal group="EXTINT" index="4" function="C" pad="PA19"/>
              <signal group="EXTINT" index="5" function="C" pad="PA20"/>
              <signal group="EXTINT" index="6" function="C" pad="PA21"/>
              <signal group="EXTINT" index="7" function="C" pad="PA22"/>
              <signal group="EXTINT" index="8" function="C" pad="PA23"/>
            </signals>
            <parameters>
              <param name="STD_NUM" value="8"/>
              <param name="EIC_EDGE_IRQ" value="0"/>
              <param name="EIC_FALLING_EDGE" value="0"/>
              <param name="EIC_FILTER_OFF" value="0"/>
              <param name="EIC_FILTER_ON" value="1"/>
              <param name="EIC_HIGH_LEVEL" value="1"/>
              <param name="EIC_LEVEL_IRQ" value="1"/>
              <param name="EIC_LOW_LEVEL" value="0"/>
              <param name="EIC_RISING_EDGE" value="1"/>
              <param name="EIC_SYNC" value="0"/>
              <param name="EIC_USE_ASYNC" value="1"/>
              <param name="INSTANCE_ID" value="100"/>
            </parameters>
          </instance>
        </module>
        <module name="FLASHCALW" id="I8322" version="1.1.0">
          <instance name="HFLASHC">
            <register-group name="HFLASHC" name-in-module="FLASHCALW" address-space="base" offset="0x400A0000"/>
            <signals>
              <signal group="VMARGIN" function="default" pad="VMARGIN"/>
            </signals>
            <parameters>
              <param name="FLASH_SIZE" value="524288"/>
              <param name="PAGE_SIZE" value="512"/>
              <param name="PAGES" value="1024"/>
              <param name="PAGES_PR_REGION" value="64"/>
                  <!--  From Datasheet section "Electrical Characteristics","Flash Characteristics" table "Maximum operating Frequency" -->
                  <param name="PSM_0_FRMFW_FWS_1_MAX_FREQ" value="12000000"/>
                  <param name="PSM_0_FRMLP_FWS_0_MAX_FREQ" value="18000000"/>
                  <param name="PSM_0_FRMLP_FWS_1_MAX_FREQ" value="36000000"/>
                  <param name="PSM_0_FRMHS_FWS_0_MAX_FREQ" value="25000000"/>
                  <param name="PSM_0_FRMHS_FWS_1_MAX_FREQ" value="50000000"/>
                  <param name="PSM_1_FRMFW_FWS_1_MAX_FREQ" value="12000000"/>
                  <param name="PSM_1_FRMLP_FWS_0_MAX_FREQ" value="8000000"/>
                  <param name="PSM_1_FRMLP_FWS_1_MAX_FREQ" value="12000000"/>
              <param name="INSTANCE_ID" value="32"/>
            <param name="IC9692" value="true"/></parameters>
          </instance>
        </module>
        <module name="FUSES" id="I8322" version="1.1.0">
          <instance name="FUSES">
            <register-group address-space="base" offset="0x00800000" name-in-module="USERPAGE_FUSES" name="USERPAGE_FUSES"/>
            <register-group address-space="fuses" offset="0x400A0000" name-in-module="FLASH_FUSES" name="FLASH_FUSES"/>
          </instance>
        </module>
        <module name="FREQM" id="I7530" version="3.1.1">
          <instance name="FREQM">
            <register-group name="FREQM" name-in-module="FREQM" address-space="base" offset="0x400E0C00"/>
            <parameters>
              <param name="CPU" value="0"/>
              <param name="CRIPOSC" value="10"/>
              <param name="DFLL0" value="9"/>
              <param name="FLO_JITTER" value="27"/>
              <param name="GENCLK0" value="11"/>
              <param name="GENCLK1" value="12"/>
              <param name="GENCLK2" value="13"/>
              <param name="GENCLK3" value="14"/>
              <param name="GENCLK4" value="15"/>
              <param name="GENCLK5" value="16"/>
              <param name="GENCLK6" value="17"/>
              <param name="GENCLK7" value="18"/>
              <param name="GENCLK8" value="19"/>
              <param name="GENCLK9" value="20"/>
              <param name="GENCLK10" value="21"/>
              <param name="HSB" value="1"/>
              <param name="NUM_CLK" value="28"/>
              <param name="NUM_REF_CLK" value="4"/>
              <param name="OSC0" value="6"/>
              <param name="OSC32" value="7"/>
              <param name="PBA" value="2"/>
              <param name="PBB" value="3"/>
              <param name="PBC" value="4"/>
              <param name="PLL0" value="26"/>
              <param name="RCFAST" value="24"/>
              <param name="RCOSC" value="8"/>
              <param name="RC1M" value="25"/>
              <param name="RC32K" value="7"/>
              <param name="RC80M" value="23"/>
              <param name="REFSEL_BITS" value="2"/>
              <param name="REF_OSC32" value="1"/>
              <param name="REF_RCOSC" value="0"/>
              <param name="INSTANCE_ID" value="67"/>
            </parameters>
          </instance>
        </module>
        <module name="GLOC" id="I7551" version="1.0.2">
          <instance name="GLOC">
            <register-group name="GLOC" name-in-module="GLOC" address-space="base" offset="0x40060000"/>
            <signals>
              <signal group="IN" index="0" function="D" pad="PA06"/>
              <signal group="IN" index="0" function="D" pad="PA20"/>
              <signal group="IN" index="1" function="D" pad="PA04"/>
              <signal group="IN" index="1" function="D" pad="PA21"/>
              <signal group="IN" index="2" function="D" pad="PA05"/>
              <signal group="IN" index="2" function="D" pad="PA22"/>
              <signal group="IN" index="3" function="D" pad="PA07"/>
              <signal group="IN" index="3" function="D" pad="PA23"/>
              <signal group="IN" index="4" function="D" pad="PA27"/>
              <signal group="IN" index="4" function="C" pad="PB06"/>
              <signal group="IN" index="5" function="D" pad="PA28"/>
              <signal group="IN" index="5" function="C" pad="PB07"/>
              <signal group="IN" index="6" function="D" pad="PA29"/>
              <signal group="IN" index="6" function="C" pad="PB08"/>
              <signal group="IN" index="7" function="D" pad="PA30"/>
              <signal group="IN" index="7" function="C" pad="PB09"/>
              <signal group="OUT" index="0" function="D" pad="PA08"/>
              <signal group="OUT" index="0" function="D" pad="PA24"/>
              <signal group="OUT" index="1" function="D" pad="PA31"/>
              <signal group="OUT" index="1" function="C" pad="PB10"/>
            </signals>
            <parameters>
              <param name="GCLK_NUM" value="5"/>
              <param name="LUTS" value="2"/>
              <param name="INSTANCE_ID" value="15"/>
            </parameters>
          </instance>
        </module>
        <module name="GPIO" id="I7512" version="2.1.5">
          <instance name="GPIO">
            <register-group name="GPIO" name-in-module="GPIO" address-space="base" offset="0x400E1000"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA00"/>
              <signal group="P" index="1" function="default" pad="PA01"/>
              <signal group="P" index="2" function="default" pad="PA02"/>
              <signal group="P" index="3" function="default" pad="PA03"/>
              <signal group="P" index="4" function="default" pad="PA04"/>
              <signal group="P" index="5" function="default" pad="PA05"/>
              <signal group="P" index="6" function="default" pad="PA06"/>
              <signal group="P" index="7" function="default" pad="PA07"/>
              <signal group="P" index="8" function="default" pad="PA08"/>
              <signal group="P" index="9" function="default" pad="PA09"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="26" function="default" pad="PA26"/>
              <signal group="P" index="27" function="default" pad="PA27"/>
              <signal group="P" index="28" function="default" pad="PA28"/>
              <signal group="P" index="29" function="default" pad="PA29"/>
              <signal group="P" index="30" function="default" pad="PA30"/>
              <signal group="P" index="31" function="default" pad="PA31"/>
              <signal group="P" index="32" function="default" pad="PB00"/>
              <signal group="P" index="33" function="default" pad="PB01"/>
              <signal group="P" index="34" function="default" pad="PB02"/>
              <signal group="P" index="35" function="default" pad="PB03"/>
              <signal group="P" index="36" function="default" pad="PB04"/>
              <signal group="P" index="37" function="default" pad="PB05"/>
              <signal group="P" index="38" function="default" pad="PB06"/>
              <signal group="P" index="39" function="default" pad="PB07"/>
              <signal group="P" index="40" function="default" pad="PB08"/>
              <signal group="P" index="41" function="default" pad="PB09"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
            </signals>
            <parameters>
              <param name="GPIO_IRQ_MSB" value="11"/>
              <param name="GPIO_MAX_IRQ_MSB" value="11"/>
              <param name="GPIO_PADDR_BITS" value="11"/>
              <param name="GPIO_PINS_MSB" value="95"/>
              <param name="IRQS_PER_GROUP" value="8"/>
              <param name="NUMBER_OF_PINS" value="96"/>
              <param name="PADDR_MSB" value="10"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PORT_LENGTH" value="3"/>
              <param name="INSTANCE_ID" value="68"/>
            </parameters>
          </instance>
        </module>
        <module name="HCACHE" id="I8323" version="1.0.1">
          <instance name="HCACHE">
            <register-group name="HCACHE" name-in-module="HCACHE" address-space="base" offset="0x400A0400"/>
            <parameters>
              <param name="INSTANCE_ID" value="33"/>
            </parameters>
          </instance>
        </module>
        <module name="HMATRIXB" id="I7638" version="1.3.0">
          <instance name="HMATRIX">
            <register-group name="HMATRIX" name-in-module="HMATRIXB" address-space="base" offset="0x400A1000"/>
            <parameters>
              <param name="MASTER_NUM" value="6"/>
              <param name="MASTER_CPU_IDCODE" value="0"/>
              <param name="MASTER_CPU_SYS" value="1"/>
              <param name="MASTER_SMAP" value="2"/>
              <param name="MASTER_PDCA" value="3"/>
              <param name="MASTER_USBC" value="4"/>
              <param name="MASTER_CRCCU" value="5"/>
              <param name="SLAVE_NUM" value="7"/>
              <param name="SLAVE_FLASH" value="0"/>
              <param name="SLAVE_HTOP0" value="1"/>
              <param name="SLAVE_HTOP1" value="2"/>
              <param name="SLAVE_HTOP2" value="3"/>
              <param name="SLAVE_HTOP3" value="4"/>
              <param name="SLAVE_HRAMC0" value="5"/>
              <param name="SLAVE_HRAMC1" value="6"/>
              <param name="INSTANCE_ID" value="34"/>
            </parameters>
          </instance>
        </module>
        <module name="IISC" id="I7560" version="1.0.0">
          <instance name="IISC">
            <register-group name="IISC" name-in-module="IISC" address-space="base" offset="0x40004000"/>
            <signals>
              <signal group="IMCK" function="D" pad="PB05"/>
              <signal group="IMCK" function="B" pad="PA31"/>
              <signal group="ISCK" function="D" pad="PB02"/>
              <signal group="ISCK" function="B" pad="PA27"/>
              <signal group="ISDI" function="D" pad="PB03"/>
              <signal group="ISDI" function="B" pad="PA28"/>
              <signal group="ISDO" function="D" pad="PB04"/>
              <signal group="ISDO" function="B" pad="PA30"/>
              <signal group="IWS" function="D" pad="PB06"/>
              <signal group="IWS" function="B" pad="PA29"/>
            </signals>
            <parameters>
              <param name="GCLK_NUM" value="6"/>
              <param name="PDCA_ID_RX" value="14"/>
              <param name="PDCA_ID_RX_1" value="15"/>
              <param name="PDCA_ID_TX" value="33"/>
              <param name="PDCA_ID_TX_1" value="34"/>
              <param name="INSTANCE_ID" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="PARC" id="I7570" version="1.0.0">
          <instance name="PARC">
            <register-group name="PARC" name-in-module="PARC" address-space="base" offset="0x4006C000"/>
            <signals>
              <signal group="PCCK" function="D" pad="PA17"/>
              <signal group="PCDATA" index="0" function="D" pad="PA09"/>
              <signal group="PCDATA" index="1" function="D" pad="PA10"/>
              <signal group="PCDATA" index="2" function="D" pad="PA11"/>
              <signal group="PCDATA" index="3" function="D" pad="PA12"/>
              <signal group="PCDATA" index="4" function="D" pad="PA13"/>
              <signal group="PCDATA" index="5" function="D" pad="PA14"/>
              <signal group="PCDATA" index="6" function="D" pad="PA15"/>
              <signal group="PCDATA" index="7" function="D" pad="PA16"/>
              <signal group="PCEN1" function="D" pad="PA18"/>
              <signal group="PCEN2" function="D" pad="PA19"/>
            </signals>
            <parameters>
              <param name="PDCA_ID_RX" value="16"/>
              <param name="INSTANCE_ID" value="18"/>
            </parameters>
          </instance>
        </module>
        <module name="PDCA" id="I7514" version="1.2.4">
          <instance name="PDCA">
            <register-group name="PDCA" name-in-module="PDCA" address-space="base" offset="0x400A2000"/>
            <parameters>
              <param name="CHANNEL_LENGTH" value="16"/>
              <param name="MON_CH0_IMPL" value="0"/>
              <param name="MON_CH1_IMPL" value="0"/>
              <param name="INSTANCE_ID" value="35"/>
            </parameters>
          </instance>
        </module>
        <module name="PEVC" id="I7533" version="2.0.0">
          <instance name="PEVC">
            <register-group name="PEVC" name-in-module="PEVC" address-space="base" offset="0x400A6000"/>
            <signals>
              <signal group="PAD_EVT" index="0" function="C" pad="PA08"/>
              <signal group="PAD_EVT" index="0" function="C" pad="PB12"/>
              <signal group="PAD_EVT" index="1" function="C" pad="PA09"/>
              <signal group="PAD_EVT" index="1" function="C" pad="PB13"/>
              <signal group="PAD_EVT" index="2" function="C" pad="PA10"/>
              <signal group="PAD_EVT" index="2" function="B" pad="PB09"/>
              <signal group="PAD_EVT" index="3" function="C" pad="PA11"/>
              <signal group="PAD_EVT" index="3" function="B" pad="PB10"/>
            </signals>
            <parameters>
              <param name="EVIN_BITS" value="31"/>
              <param name="PADS_BITS" value="4"/>
              <param name="TRIGOUT_BITS" value="19"/>
              <param name="INSTANCE_ID" value="39"/>
            </parameters>
          </instance>
        </module>
        <module name="PICOUART" id="I8403" version="1.0.1">
          <instance name="PICOUART">
            <register-group name="PICOUART" name-in-module="PICOUART" address-space="base" offset="0x400F1400"/>
            <parameters>
              <param name="INSTANCE_ID" value="101"/>
            </parameters>
          </instance>
        </module>
        <module name="PM" id="I7146" version="4.4.1">
          <instance name="PM">
            <register-group name="PM" name-in-module="PM" address-space="base" offset="0x400E0000"/>
            <signals>
              <signal group="RESET_N" function="default" pad="RESET_N"/>
            </signals>
            <parameters>
              <param name="AWEN_PICOUART" value="6"/>
              <param name="AWEN_TWIS0" value="0"/>
              <param name="AWEN_TWIS1" value="1"/>
              <param name="AWEN_USBC" value="2"/>
              <param name="MCCTRL_MCSEL_DFLL0" value="3"/>
              <param name="MCCTRL_MCSEL_FLO" value="7"/>
              <param name="MCCTRL_MCSEL_OSC0" value="1"/>
              <param name="MCCTRL_MCSEL_PLL0" value="2"/>
              <param name="MCCTRL_MCSEL_RCFAST" value="5"/>
              <param name="MCCTRL_MCSEL_RC1M" value="6"/>
              <param name="MCCTRL_MCSEL_RC80M" value="4"/>
              <param name="MCCTRL_MCSEL_SLOW" value="0"/>
              <param name="PM_CLK_APB_NUM" value="4"/>
              <param name="PPCR_FLASH_WAIT_BGREF_MASK" value="512"/>
              <param name="PPCR_FLASH_WAIT_BOD18_MASK" value="1024"/>
              <param name="SYSTEM_CLOCK" value="115000"/>
              <param name="PM_SMODE_DEEPSTOP" value="4"/>
              <param name="PM_SMODE_FROZEN" value="1"/>
              <param name="PM_SMODE_IDLE" value="0"/>
              <param name="PM_SMODE_SHUTDOWN" value="6"/>
              <param name="PM_SMODE_STANDBY" value="2"/>
              <param name="PM_SMODE_STATIC" value="5"/>
              <param name="PM_SMODE_STOP" value="3"/>
              <param name="INSTANCE_ID" value="64"/>
            </parameters>
            <clock-groups>
              <clock-group name="CPU" grouporder="0">
                <clock name="OCD" bit="0"/>
              </clock-group>
              <clock-group name="HSB" grouporder="1">
                <clock name="PDCA" bit="0"/>
                <clock name="HFLASHC" bit="1"/>
                <clock name="HRAMC1" bit="2"/>
                <clock name="USBC" bit="3"/>
                <clock name="CRCCU" bit="4"/>
                <clock name="HTOP0" bit="5"/>
                <clock name="HTOP1" bit="6"/>
                <clock name="HTOP2" bit="7"/>
                <clock name="HTOP3" bit="8"/>
              </clock-group>
              <clock-group name="PBA" grouporder="2">
                <clock name="IISC" bit="0"/>
                <clock name="SPI" bit="1"/>
                <clock name="TC0" bit="2"/>
                <clock name="TC1" bit="3"/>
                <clock name="TWIM0" bit="4"/>
                <clock name="TWIS0" bit="5"/>
                <clock name="TWIM1" bit="6"/>
                <clock name="TWIS1" bit="7"/>
                <clock name="USART0" bit="8"/>
                <clock name="USART1" bit="9"/>
                <clock name="USART2" bit="10"/>
                <clock name="USART3" bit="11"/>
                <clock name="ADCIFE" bit="12"/>
                <clock name="DACC" bit="13"/>
                <clock name="ACIFC" bit="14"/>
                <clock name="GLOC" bit="15"/>
                <clock name="ABDACB" bit="16"/>
                <clock name="TRNG" bit="17"/>
                <clock name="PARC" bit="18"/>
                <clock name="CATB" bit="19"/>
                <clock name="TWIM2" bit="21"/>
                <clock name="TWIM3" bit="22"/>
              </clock-group>
              <clock-group name="PBB" grouporder="3">
                <clock name="HFLASHC" bit="0"/>
                <clock name="HCACHE" bit="1"/>
                <clock name="HMATRIX" bit="2"/>
                <clock name="PDCA" bit="3"/>
                <clock name="CRCCU" bit="4"/>
                <clock name="USBC" bit="5"/>
                <clock name="PEVC" bit="6"/>
              </clock-group>
              <clock-group name="PBC" grouporder="4">
                <clock name="PM" bit="0"/>
                <clock name="CHIPID" bit="1"/>
                <clock name="SCIF" bit="2"/>
                <clock name="FREQM" bit="3"/>
                <clock name="GPIO" bit="4"/>
              </clock-group>
              <clock-group name="PBD" grouporder="5">
                <clock name="BPM" bit="0"/>
                <clock name="BSCIF" bit="1"/>
                <clock name="AST" bit="2"/>
                <clock name="WDT" bit="3"/>
                <clock name="EIC" bit="4"/>
                <clock name="PICOUART" bit="5"/>
              </clock-group>
            </clock-groups>
          </instance>
        </module>
        <module name="SCIF" id="I7149" version="1.3.0">
          <instance name="SCIF">
            <register-group name="SCIF" name-in-module="SCIF" address-space="base" offset="0x400E0800"/>
            <signals>
              <signal group="GCLK" index="0" function="E" pad="PA19"/>
              <signal group="GCLK" index="0" function="E" pad="PB10"/>
              <signal group="GCLK" index="0" function="A" pad="PA02"/>
              <signal group="GCLK" index="1" function="E" pad="PA20"/>
              <signal group="GCLK" index="1" function="E" pad="PB11"/>
              <signal group="GCLK" index="2" function="E" pad="PB12"/>
              <signal group="GCLK" index="3" function="E" pad="PB13"/>
              <signal group="GCLK_IN" index="0" function="E" pad="PA23"/>
              <signal group="GCLK_IN" index="0" function="E" pad="PB14"/>
              <signal group="GCLK_IN" index="1" function="E" pad="PA24"/>
              <signal group="GCLK_IN" index="1" function="E" pad="PB15"/>
              <signal group="XIN0" function="XIN0" pad="PA00"/>
              <signal group="XOUT0" function="XOUT0" pad="PA01"/>
            </signals>
            <parameters>
              <param name="BOD33_IMPLEMENTED" value="0"/>
              <param name="BOD50_IMPLEMENTED" value="0"/>
              <param name="BR_NUM" value="0"/>
              <param name="DFLL_CALIB_MSB" value="3"/>
              <param name="DFLL_COARSE_MSB" value="4"/>
              <param name="DFLL_FINE_MSB" value="7"/>
              <param name="DFLL_RANGE_MSB" value="1"/>
              <param name="GCLK_EXTCLK_MSB" value="3"/>
              <param name="GCLK_IN_MSB" value="1"/>
              <param name="GCLK_IN_NUM" value="2"/>
              <param name="GCLK_MSB" value="10"/>
              <param name="GCLK_NUM" value="12"/>
              <param name="GCLK_NUM_DFLL_REF" value="0"/>
              <param name="GCLK_NUM_DFLL_SSG" value="1"/>
              <param name="GCLK_NUM_FLO" value="4"/>
              <param name="GCLK_NUM_MASTER" value="11"/>
              <param name="GCLK_NUM_PLL" value="9"/>
              <param name="GCLK_NUM_RC32KIFB_REF" value="5"/>
              <param name="GC_USES_CLK_CPU" value="7"/>
              <param name="GC_USES_CLK_HSB" value="8"/>
              <param name="GC_USES_CLK_PBA" value="9"/>
              <param name="GC_USES_CLK_PBB" value="10"/>
              <param name="GC_USES_CLK_PBC" value="11"/>
              <param name="GC_USES_CLK_PBD" value="12"/>
              <param name="GC_USES_CLK_SLOW" value="0"/>
              <param name="GC_USES_CLK_1K" value="15"/>
              <param name="GC_USES_CLK_32" value="1"/>
              <param name="GC_USES_DFLL0" value="2"/>
              <param name="GC_USES_FLO" value="14"/>
              <param name="GC_USES_GCLKPRESC_FP" value="18"/>
              <param name="GC_USES_GCLKPRESC_HRP" value="17"/>
              <param name="GC_USES_GCLK_IN0" value="19"/>
              <param name="GC_USES_GCLK_IN1" value="20"/>
              <param name="GC_USES_MASTER" value="21"/>
              <param name="GC_USES_OSC0" value="3"/>
              <param name="GC_USES_PLL0" value="16"/>
              <param name="GC_USES_RCFAST" value="5"/>
              <param name="GC_USES_RC1M" value="6"/>
              <param name="GC_USES_RC32K" value="13"/>
              <param name="GC_USES_RC80M" value="4"/>
              <param name="OSC_NUM" value="1"/>
              <param name="PLL_NUM" value="1"/>
              <param name="RCFAST_CALIBRATION_MSB" value="6"/>
              <param name="RCFAST_FRANGE_MSB" value="1"/>
              <param name="RCOSC_FREQUENCY" value="115200"/>
              <param name="RC80M_CALIBRATION_MSB" value="1"/>
              <param name="BOD_OFF" value="0"/>
              <param name="BOD_ON" value="1"/>
              <param name="BOD_ON_NORESET" value="2"/>
              <param name="GC_DIV_CLOCK" value="1"/>
              <param name="GC_NO_DIV_CLOCK" value="0"/>
              <param name="INSTANCE_ID" value="66"/>
            </parameters>
          </instance>
        </module>
        <module name="SMAP" id="I8321" version="1.0.0">
          <instance name="SMAP">
            <register-group name="SMAP" name-in-module="SMAP" address-space="base" offset="0x400A3000"/>
            <parameters>
              <param name="INSTANCE_ID" value="36"/>
            </parameters>
          </instance>
        </module>
        <module name="SPI" id="I7602" version="2.1.1">
          <instance name="SPI">
            <register-group name="SPI" name-in-module="SPI" address-space="base" offset="0x40008000"/>
            <signals>
              <signal group="MISO" function="B" pad="PA03"/>
              <signal group="MISO" function="B" pad="PB14"/>
              <signal group="MISO" function="A" pad="PA21"/>
              <signal group="MISO" function="A" pad="PA27"/>
              <signal group="MOSI" function="B" pad="PB15"/>
              <signal group="MOSI" function="A" pad="PA22"/>
              <signal group="MOSI" function="A" pad="PA28"/>
              <signal group="NPCS" index="0" function="B" pad="PA02"/>
              <signal group="NPCS" index="0" function="A" pad="PA24"/>
              <signal group="NPCS" index="0" function="A" pad="PA30"/>
              <signal group="NPCS" index="1" function="C" pad="PA13"/>
              <signal group="NPCS" index="1" function="B" pad="PB13"/>
              <signal group="NPCS" index="1" function="A" pad="PA31"/>
              <signal group="NPCS" index="2" function="C" pad="PA14"/>
              <signal group="NPCS" index="2" function="B" pad="PB11"/>
              <signal group="NPCS" index="3" function="C" pad="PA15"/>
              <signal group="NPCS" index="3" function="B" pad="PB12"/>
              <signal group="SCK" function="A" pad="PA23"/>
              <signal group="SCK" function="A" pad="PA29"/>
            </signals>
            <parameters>
              <param name="CS_MSB" value="3"/>
              <param name="PDCA_ID_RX" value="4"/>
              <param name="PDCA_ID_TX" value="22"/>
              <param name="INSTANCE_ID" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="TC" id="I7604" version="4.0.2">
          <instance name="TC0">
            <register-group name="TC0" name-in-module="TC" address-space="base" offset="0x40010000"/>
            <signals>
              <signal group="A0" function="D" pad="PB07"/>
              <signal group="A0" function="B" pad="PA08"/>
              <signal group="A1" function="D" pad="PB09"/>
              <signal group="A1" function="B" pad="PA10"/>
              <signal group="A2" function="D" pad="PB11"/>
              <signal group="A2" function="B" pad="PA12"/>
              <signal group="B0" function="D" pad="PB08"/>
              <signal group="B0" function="B" pad="PA09"/>
              <signal group="B1" function="D" pad="PB10"/>
              <signal group="B1" function="B" pad="PA11"/>
              <signal group="B2" function="D" pad="PB12"/>
              <signal group="B2" function="B" pad="PA13"/>
              <signal group="CLK0" function="D" pad="PB13"/>
              <signal group="CLK0" function="B" pad="PA14"/>
              <signal group="CLK1" function="D" pad="PB14"/>
              <signal group="CLK1" function="B" pad="PA15"/>
              <signal group="CLK2" function="D" pad="PB15"/>
              <signal group="CLK2" function="B" pad="PA16"/>
            </signals>
            <parameters>
              <param name="CLK_DIV1" value="gen_clk_tc0"/>
              <param name="CLK_DIV2" value="2"/>
              <param name="CLK_DIV3" value="8"/>
              <param name="CLK_DIV4" value="32"/>
              <param name="CLK_DIV5" value="128"/>
              <param name="GCLK_NUM" value="5"/>
              <param name="INSTANCE_ID" value="2"/>
            </parameters>
          </instance>
          <instance name="TC1">
            <register-group name="TC1" name-in-module="TC" address-space="base" offset="0x40014000"/>
            <signals>
            </signals>
            <parameters>
              <param name="CLK_DIV1" value="gen_clk_tc1"/>
              <param name="CLK_DIV2" value="2"/>
              <param name="CLK_DIV3" value="8"/>
              <param name="CLK_DIV4" value="32"/>
              <param name="CLK_DIV5" value="128"/>
              <param name="GCLK_NUM" value="8"/>
              <param name="INSTANCE_ID" value="3"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="I7643" version="1.0.3">
          <instance name="TRNG">
            <register-group name="TRNG" name-in-module="TRNG" address-space="base" offset="0x40068000"/>
            <parameters>
              <param name="INSTANCE_ID" value="17"/>
            </parameters>
          </instance>
        </module>
        <module name="TWIM" id="I7535" version="1.2.0">
          <instance name="TWIM0">
            <register-group name="TWIM0" name-in-module="TWIM" address-space="base" offset="0x40018000"/>
            <parameters>
              <param name="PDCA_ID_RX" value="5"/>
              <param name="PDCA_ID_TX" value="23"/>
              <param name="INSTANCE_ID" value="4"/>
            </parameters>
          </instance>
          <instance name="TWIM1">
            <register-group name="TWIM1" name-in-module="TWIM" address-space="base" offset="0x4001C000"/>
            <parameters>
              <param name="PDCA_ID_RX" value="6"/>
              <param name="PDCA_ID_TX" value="24"/>
              <param name="INSTANCE_ID" value="6"/>
            </parameters>
          </instance>
          <instance name="TWIM2">
            <register-group name="TWIM2" name-in-module="TWIM" address-space="base" offset="0x40078000"/>
            <parameters>
              <param name="PDCA_ID_RX" value="7"/>
              <param name="PDCA_ID_TX" value="25"/>
              <param name="INSTANCE_ID" value="21"/>
            </parameters>
          </instance>
          <instance name="TWIM3">
            <register-group name="TWIM3" name-in-module="TWIM" address-space="base" offset="0x4007C000"/>
            <parameters>
              <param name="PDCA_ID_RX" value="8"/>
              <param name="PDCA_ID_TX" value="26"/>
              <param name="INSTANCE_ID" value="22"/>
            </parameters>
          </instance>
        </module>
        <module name="TWIMS" version="1.0.0">
          <instance name="TWIMS0">
            <signals>
              <signal group="TWCK" function="B" pad="PA24"/>
              <signal group="TWD" function="B" pad="PA23"/>
            </signals>
          </instance>
          <instance name="TWIMS1">
            <signals>
              <signal group="TWCK" function="A" pad="PB01"/>
              <signal group="TWD" function="A" pad="PB00"/>
            </signals>
          </instance>
          <instance name="TWIMS2">
            <signals>
              <signal group="TWCK" function="E" pad="PA22"/>
              <signal group="TWD" function="E" pad="PA21"/>
            </signals>
          </instance>
          <instance name="TWIMS3">
            <signals>
              <signal group="TWCK" function="C" pad="PB15"/>
              <signal group="TWD" function="C" pad="PB14"/>
            </signals>
          </instance>
        </module>
        <module name="TWIS" id="I7537" version="1.4.0">
          <instance name="TWIS0">
            <register-group name="TWIS0" name-in-module="TWIS" address-space="base" offset="0x40018400"/>
            <parameters>
              <param name="PDCA_ID_RX" value="9"/>
              <param name="PDCA_ID_TX" value="27"/>
              <param name="INSTANCE_ID" value="5"/>
            </parameters>
          </instance>
          <instance name="TWIS1">
            <register-group name="TWIS1" name-in-module="TWIS" address-space="base" offset="0x4001C400"/>
            <parameters>
              <param name="PDCA_ID_RX" value="10"/>
              <param name="PDCA_ID_TX" value="28"/>
              <param name="INSTANCE_ID" value="7"/>
            </parameters>
          </instance>
        </module>
        <module name="USART" id="I7601" version="6.0.2.1">
          <instance name="USART0">
            <register-group name="USART0" name-in-module="USART" address-space="base" offset="0x40024000"/>
            <signals>
              <signal group="CLK" function="B" pad="PA04"/>
              <signal group="CLK" function="A" pad="PA10"/>
              <signal group="CLK" function="A" pad="PB13"/>
              <signal group="CTS" function="A" pad="PA09"/>
              <signal group="CTS" function="A" pad="PB11"/>
              <signal group="RTS" function="B" pad="PA06"/>
              <signal group="RTS" function="A" pad="PA08"/>
              <signal group="RTS" function="A" pad="PB12"/>
              <signal group="RXD" function="B" pad="PA05"/>
              <signal group="RXD" function="B" pad="PB00"/>
              <signal group="RXD" function="A" pad="PA11"/>
              <signal group="RXD" function="A" pad="PB14"/>
              <signal group="TXD" function="B" pad="PA07"/>
              <signal group="TXD" function="B" pad="PB01"/>
              <signal group="TXD" function="A" pad="PA12"/>
              <signal group="TXD" function="A" pad="PB15"/>
            </signals>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PDCA_ID_RX" value="0"/>
              <param name="PDCA_ID_TX" value="18"/>
              <param name="INSTANCE_ID" value="8"/>
            </parameters>
          </instance>
          <instance name="USART1">
            <register-group name="USART1" name-in-module="USART" address-space="base" offset="0x40028000"/>
            <signals>
              <signal group="CLK" function="B" pad="PB03"/>
              <signal group="CLK" function="A" pad="PA14"/>
              <signal group="CTS" function="B" pad="PA21"/>
              <signal group="RTS" function="B" pad="PB02"/>
              <signal group="RTS" function="A" pad="PA13"/>
              <signal group="RXD" function="B" pad="PB04"/>
              <signal group="RXD" function="A" pad="PA15"/>
              <signal group="TXD" function="B" pad="PB05"/>
              <signal group="TXD" function="A" pad="PA16"/>
            </signals>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PDCA_ID_RX" value="1"/>
              <param name="PDCA_ID_TX" value="19"/>
              <param name="INSTANCE_ID" value="9"/>
            </parameters>
          </instance>
          <instance name="USART2">
            <register-group name="USART2" name-in-module="USART" address-space="base" offset="0x4002C000"/>
            <signals>
              <signal group="CLK" function="A" pad="PA18"/>
              <signal group="CTS" function="B" pad="PA22"/>
              <signal group="RTS" function="A" pad="PA17"/>
              <signal group="RXD" function="B" pad="PA25"/>
              <signal group="RXD" function="A" pad="PA19"/>
              <signal group="TXD" function="B" pad="PA26"/>
              <signal group="TXD" function="A" pad="PA20"/>
            </signals>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PDCA_ID_RX" value="2"/>
              <param name="PDCA_ID_TX" value="20"/>
              <param name="INSTANCE_ID" value="10"/>
            </parameters>
          </instance>
          <instance name="USART3">
            <register-group name="USART3" name-in-module="USART" address-space="base" offset="0x40030000"/>
            <signals>
              <signal group="CLK" function="E" pad="PA29"/>
              <signal group="CLK" function="A" pad="PB08"/>
              <signal group="CTS" function="E" pad="PA28"/>
              <signal group="CTS" function="A" pad="PB07"/>
              <signal group="RTS" function="E" pad="PA27"/>
              <signal group="RTS" function="A" pad="PB06"/>
              <signal group="RXD" function="E" pad="PA30"/>
              <signal group="RXD" function="A" pad="PB09"/>
              <signal group="TXD" function="E" pad="PA31"/>
              <signal group="TXD" function="A" pad="PB10"/>
            </signals>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PDCA_ID_RX" value="3"/>
              <param name="PDCA_ID_TX" value="21"/>
              <param name="INSTANCE_ID" value="11"/>
            </parameters>
          </instance>
        </module>
        <module name="USBC" id="I7553" version="3.1.0">
          <instance name="USBC">
            <register-group name="USBC" name-in-module="USBC" address-space="base" offset="0x400A5000"/>
            <signals>
              <signal group="DM" function="A" pad="PA25"/>
              <signal group="DP" function="A" pad="PA26"/>
            </signals>
            <parameters>
              <param name="EPT_NBR" value="7"/>
              <param name="GCLK_NUM" value="7"/>
              <param name="INSTANCE_ID" value="38"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="I7528" version="5.0.1">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0x400F0C00"/>
            <parameters>
              <param name="WDT_KEY_CONST" value="85"/>
              <param name="INSTANCE_ID" value="99"/>
            </parameters>
          </instance>
        </module>
      <module name="SystemControl">
            <instance name="SystemControl">
                <register-group address-space="base" offset="0xE000E000" name-in-module="SystemControl" name="SystemControl"/>
            </instance>
        </module><module name="SysTick">
            <instance name="SysTick">
                <register-group address-space="base" offset="0xE000E010" name-in-module="SysTick" name="SysTick"/>
            </instance>
        </module><module name="NVIC">
            <instance name="NVIC">
                <register-group address-space="base" offset="0xE000E100" name-in-module="NVIC" name="NVIC"/>
            </instance>
        </module><module name="MPU">
            <instance name="MPU">
                <register-group address-space="base" offset="0xE000ED90" name-in-module="MPU" name="MPU"/>
            </instance>
        </module></peripherals>
      <interrupts>
        <interrupt name="NonMaskableInt_IRQn" index="-14" caption="Non Maskable Interrupt"/>
        <interrupt name="HardFault_IRQn" index="-13" caption="Cortex-M4 Hard Fault Interrupt"/>
        <interrupt name="MemoryManagement_IRQn" index="-12" caption="Cortex-M4 Memory Management Interrupt"/>
        <interrupt name="BusFault_IRQn" index="-11" caption="Cortex-M4 Bus Fault Interrupt"/>
        <interrupt name="UsageFault_IRQn" index="-10" caption="Cortex-M4 Usage Fault Interrupt"/>
        <interrupt name="SVCall_IRQn" index="-5" caption="Cortex-M4 SV Call Interrupt"/>
        <interrupt name="DebugMonitor_IRQn" index="-4" caption="Cortex-M4 Debug Monitor Interrupt"/>
        <interrupt name="PendSV_IRQn" index="-2" caption="Cortex-M4 Pend SV Interrupt"/>
        <interrupt name="SysTick_IRQn" index="-1" caption="Cortex-M4 System Tick Interrupt"/>
        <interrupt name="HFLASHC_IRQn" index="0" module-instance="HFLASHC"/>
        <interrupt name="PDCA_0_IRQn" index="1" module-instance="PDCA"/>
        <interrupt name="PDCA_1_IRQn" index="2" module-instance="PDCA"/>
        <interrupt name="PDCA_2_IRQn" index="3" module-instance="PDCA"/>
        <interrupt name="PDCA_3_IRQn" index="4" module-instance="PDCA"/>
        <interrupt name="PDCA_4_IRQn" index="5" module-instance="PDCA"/>
        <interrupt name="PDCA_5_IRQn" index="6" module-instance="PDCA"/>
        <interrupt name="PDCA_6_IRQn" index="7" module-instance="PDCA"/>
        <interrupt name="PDCA_7_IRQn" index="8" module-instance="PDCA"/>
        <interrupt name="PDCA_8_IRQn" index="9" module-instance="PDCA"/>
        <interrupt name="PDCA_9_IRQn" index="10" module-instance="PDCA"/>
        <interrupt name="PDCA_10_IRQn" index="11" module-instance="PDCA"/>
        <interrupt name="PDCA_11_IRQn" index="12" module-instance="PDCA"/>
        <interrupt name="PDCA_12_IRQn" index="13" module-instance="PDCA"/>
        <interrupt name="PDCA_13_IRQn" index="14" module-instance="PDCA"/>
        <interrupt name="PDCA_14_IRQn" index="15" module-instance="PDCA"/>
        <interrupt name="PDCA_15_IRQn" index="16" module-instance="PDCA"/>
        <interrupt name="CRCCU_IRQn" index="17" module-instance="CRCCU"/>
        <interrupt name="USBC_IRQn" index="18" module-instance="USBC"/>
        <interrupt name="PEVC_TR_IRQn" index="19" module-instance="PEVC"/>
        <interrupt name="PEVC_OV_IRQn" index="20" module-instance="PEVC"/>
        <interrupt name="PM_IRQn" index="22" module-instance="PM"/>
        <interrupt name="SCIF_IRQn" index="23" module-instance="SCIF"/>
        <interrupt name="FREQM_IRQn" index="24" module-instance="FREQM"/>
        <interrupt name="GPIO_0_IRQn" index="25" module-instance="GPIO"/>
        <interrupt name="GPIO_1_IRQn" index="26" module-instance="GPIO"/>
        <interrupt name="GPIO_2_IRQn" index="27" module-instance="GPIO"/>
        <interrupt name="GPIO_3_IRQn" index="28" module-instance="GPIO"/>
        <interrupt name="GPIO_4_IRQn" index="29" module-instance="GPIO"/>
        <interrupt name="GPIO_5_IRQn" index="30" module-instance="GPIO"/>
        <interrupt name="GPIO_6_IRQn" index="31" module-instance="GPIO"/>
        <interrupt name="GPIO_7_IRQn" index="32" module-instance="GPIO"/>
        <interrupt name="GPIO_8_IRQn" index="33" module-instance="GPIO"/>
        <interrupt name="GPIO_9_IRQn" index="34" module-instance="GPIO"/>
        <interrupt name="GPIO_10_IRQn" index="35" module-instance="GPIO"/>
        <interrupt name="GPIO_11_IRQn" index="36" module-instance="GPIO"/>
        <interrupt name="BPM_IRQn" index="37" module-instance="BPM"/>
        <interrupt name="BSCIF_IRQn" index="38" module-instance="BSCIF"/>
        <interrupt name="AST_ALARM_IRQn" index="39" module-instance="AST"/>
        <interrupt name="AST_PER_IRQn" index="40" module-instance="AST"/>
        <interrupt name="AST_OVF_IRQn" index="41" module-instance="AST"/>
        <interrupt name="AST_READY_IRQn" index="42" module-instance="AST"/>
        <interrupt name="AST_CLKREADY_IRQn" index="43" module-instance="AST"/>
        <interrupt name="WDT_IRQn" index="44" module-instance="WDT"/>
        <interrupt name="EIC_1_IRQn" index="45" module-instance="EIC"/>
        <interrupt name="EIC_2_IRQn" index="46" module-instance="EIC"/>
        <interrupt name="EIC_3_IRQn" index="47" module-instance="EIC"/>
        <interrupt name="EIC_4_IRQn" index="48" module-instance="EIC"/>
        <interrupt name="EIC_5_IRQn" index="49" module-instance="EIC"/>
        <interrupt name="EIC_6_IRQn" index="50" module-instance="EIC"/>
        <interrupt name="EIC_7_IRQn" index="51" module-instance="EIC"/>
        <interrupt name="EIC_8_IRQn" index="52" module-instance="EIC"/>
        <interrupt name="IISC_IRQn" index="53" module-instance="IISC"/>
        <interrupt name="SPI_IRQn" index="54" module-instance="SPI"/>
        <interrupt name="TC00_IRQn" index="55" module-instance="TC0"/>
        <interrupt name="TC01_IRQn" index="56" module-instance="TC0"/>
        <interrupt name="TC02_IRQn" index="57" module-instance="TC0"/>
        <interrupt name="TC10_IRQn" index="58" module-instance="TC1"/>
        <interrupt name="TC11_IRQn" index="59" module-instance="TC1"/>
        <interrupt name="TC12_IRQn" index="60" module-instance="TC1"/>
        <interrupt name="TWIM0_IRQn" index="61" module-instance="TWIM0"/>
        <interrupt name="TWIS0_IRQn" index="62" module-instance="TWIS0"/>
        <interrupt name="TWIM1_IRQn" index="63" module-instance="TWIM1"/>
        <interrupt name="TWIS1_IRQn" index="64" module-instance="TWIS1"/>
        <interrupt name="USART0_IRQn" index="65" module-instance="USART0"/>
        <interrupt name="USART1_IRQn" index="66" module-instance="USART1"/>
        <interrupt name="USART2_IRQn" index="67" module-instance="USART2"/>
        <interrupt name="USART3_IRQn" index="68" module-instance="USART3"/>
        <interrupt name="ADCIFE_IRQn" index="69" module-instance="ADCIFE"/>
        <interrupt name="DACC_IRQn" index="70" module-instance="DACC"/>
        <interrupt name="ACIFC_IRQn" index="71" module-instance="ACIFC"/>
        <interrupt name="ABDACB_IRQn" index="72" module-instance="ABDACB"/>
        <interrupt name="TRNG_IRQn" index="73" module-instance="TRNG"/>
        <interrupt name="PARC_IRQn" index="74" module-instance="PARC"/>
        <interrupt name="CATB_IRQn" index="75" module-instance="CATB"/>
        <interrupt name="TWIM2_IRQn" index="77" module-instance="TWIM2"/>
        <interrupt name="TWIM3_IRQn" index="78" module-instance="TWIM3"/>
      </interrupts>
      <interfaces>
        <interface name="JTAG" type="samjtag"/>
        <interface name="SWD" type="swd"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="CHIPID_CIDR" value="0xAB0B0AE0"/>
          <property name="CHIPID_EXID" value="0x13000002"/>
        </property-group>
      <property-group name="PROGRAMMING_INFO"><property name="FUSE_ENABLED_VALUE" value="0"/></property-group></property-groups>
    </device>
  </devices>
  <modules>
    <module name="ABDACB" id="I7563" version="1.0.0" caption="Audio Bitstream DAC">
      <register-group name="ABDACB" caption="Audio Bitstream DAC">
        <register name="CR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="EN" caption="Enable" mask="0x1" values="ABDACB_CR__EN"/>
          <bitfield name="SWAP" caption="Swap Channels" mask="0x2" values="ABDACB_CR__SWAP"/>
          <bitfield name="ALTUPR" caption="Alternative up-sampling ratio" mask="0x8"/>
          <bitfield name="CMOC" caption="Common mode offset control" mask="0x10"/>
          <bitfield name="MONO" caption="Mono mode" mask="0x20"/>
          <bitfield name="SWRST" caption="Software reset" mask="0x80"/>
          <bitfield name="DATAFORMAT" caption="Data word format" mask="0x70000"/>
          <bitfield name="FS" caption="Sampling frequency" mask="0xF000000"/>
        </register>
        <register name="SDR0" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Sample Data Register 0">
          <bitfield name="DATA" caption="Sample Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDR1" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Sample Data Register 1">
          <bitfield name="DATA" caption="Sample Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="VCR0" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Volume Control Register 0">
          <bitfield name="VOLUME" caption="Volume Control" mask="0x7FFF"/>
          <bitfield name="MUTE" caption="Mute" mask="0x80000000"/>
        </register>
        <register name="VCR1" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Volume Control Register 1">
          <bitfield name="VOLUME" caption="Volume Control" mask="0x7FFF"/>
          <bitfield name="MUTE" caption="Mute" mask="0x80000000"/>
        </register>
        <register name="IER" offset="0x14" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Enable" mask="0x2" values="ABDACB_IER__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun Interrupt Enable" mask="0x4" values="ABDACB_IER__TXUR"/>
        </register>
        <register name="IDR" offset="0x18" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interupt Disable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Disable" mask="0x2" values="ABDACB_IDR__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun Interrupt Disable" mask="0x4" values="ABDACB_IDR__TXUR"/>
        </register>
        <register name="IMR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Mask" mask="0x2" values="ABDACB_IMR__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun Interrupt Mask" mask="0x4" values="ABDACB_IMR__TXUR"/>
        </register>
        <register name="SR" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="BUSY" caption="ABDACB Busy" mask="0x1"/>
          <bitfield name="TXRDY" caption="Transmit Ready" mask="0x2" values="ABDACB_SR__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun" mask="0x4" values="ABDACB_SR__TXUR"/>
        </register>
        <register name="SCR" offset="0x24" rw="W" size="4" access-size="4" atomic-op="clear:SR" initval="0x00000000" caption="Status Clear Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Clear" mask="0x2" values="ABDACB_SCR__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun Interrupt Clear" mask="0x4" values="ABDACB_SCR__TXUR"/>
        </register>
        <register name="PARAMETER" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="Parameter Register">
        </register>
        <register name="VERSION" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00000100" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="ABDACB_CR__EN">
        <value name="0" caption="Audio DAC is disabled" value="0"/>
        <value name="1" caption="Audio DAC is enabled" value="1"/>
      </value-group>
      <value-group name="ABDACB_CR__SWAP">
        <value name="0" caption="The CHANNEL0 and CHANNEL1 samples will not be swapped when writing the Audio DAC Sample Data Register (SDR)" value="0"/>
        <value name="1" caption="The CHANNEL0 and CHANNEL1 samples will be swapped when writing the Audio DAC Sample Data Register (SDR)" value="1"/>
      </value-group>
      <value-group name="ABDACB_IER__TXRDY">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enables the Audio DAC TX Ready interrupt" value="1"/>
      </value-group>
      <value-group name="ABDACB_IER__TXUR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enables the Audio DAC Underrun interrupt" value="1"/>
      </value-group>
      <value-group name="ABDACB_IDR__TXRDY">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable the Audio DAC TX Ready interrupt" value="1"/>
      </value-group>
      <value-group name="ABDACB_IDR__TXUR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable the Audio DAC Underrun interrupt" value="1"/>
      </value-group>
      <value-group name="ABDACB_IMR__TXRDY">
        <value name="0" caption="The Audio DAC TX Ready interrupt is disabled" value="0"/>
        <value name="1" caption="The Audio DAC TX Ready interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="ABDACB_IMR__TXUR">
        <value name="0" caption="The Audio DAC Underrun interrupt is disabled" value="0"/>
        <value name="1" caption="The Audio DAC Underrun interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="ABDACB_SR__TXRDY">
        <value name="0" caption="No Audio DAC TX Ready has occured since the last time ISR was read or since reset" value="0"/>
        <value name="1" caption="At least one Audio DAC TX Ready has occured since the last time ISR was read or since reset" value="1"/>
      </value-group>
      <value-group name="ABDACB_SR__TXUR">
        <value name="0" caption="No Audio DAC Underrun has occured since the last time ISR was read or since reset" value="0"/>
        <value name="1" caption="At least one Audio DAC Underrun has occured since the last time ISR was read or since reset" value="1"/>
      </value-group>
      <value-group name="ABDACB_SCR__TXRDY">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Clear the Audio DAC TX Ready interrupt" value="1"/>
      </value-group>
      <value-group name="ABDACB_SCR__TXUR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Clear the Audio DAC Underrun interrupt" value="1"/>
      </value-group>
    </module>
    <module name="ACIFC" id="I7564" version="1.0.1" caption="Analog Comparator Interface">
      <register-group name="ACIFC" caption="Analog Comparator Interface">
        <register name="CTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="EN" caption="ACIFC Enable" mask="0x1"/>
          <bitfield name="EVENTEN" caption="Peripheral Event Trigger Enable" mask="0x2"/>
          <bitfield name="USTART" caption="User Start Single Comparison" mask="0x10"/>
          <bitfield name="ESTART" caption="Peripheral Event Start Single Comparison" mask="0x20"/>
          <bitfield name="ACTEST" caption="Analog Comparator Test Mode" mask="0x80"/>
        </register>
        <register name="SR" offset="0x4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="ACCS0" caption="AC0 Current Comparison Status" mask="0x1"/>
          <bitfield name="ACRDY0" caption="AC0 Ready" mask="0x2"/>
          <bitfield name="ACCS1" caption="AC1 Current Comparison Status" mask="0x4"/>
          <bitfield name="ACRDY1" caption="AC1 Ready" mask="0x8"/>
          <bitfield name="ACCS2" caption="AC2 Current Comparison Status" mask="0x10"/>
          <bitfield name="ACRDY2" caption="AC2 Ready" mask="0x20"/>
          <bitfield name="ACCS3" caption="AC3 Current Comparison Status" mask="0x40"/>
          <bitfield name="ACRDY3" caption="AC3 Ready" mask="0x80"/>
          <bitfield name="ACCS4" caption="AC4 Current Comparison Status" mask="0x100"/>
          <bitfield name="ACRDY4" caption="AC4 Ready" mask="0x200"/>
          <bitfield name="ACCS5" caption="AC5 Current Comparison Status" mask="0x400"/>
          <bitfield name="ACRDY5" caption="AC5 Ready" mask="0x800"/>
          <bitfield name="ACCS6" caption="AC6 Current Comparison Status" mask="0x1000"/>
          <bitfield name="ACRDY6" caption="AC6 Ready" mask="0x2000"/>
          <bitfield name="ACCS7" caption="AC7 Current Comparison Status" mask="0x4000"/>
          <bitfield name="ACRDY7" caption="AC7 Ready" mask="0x8000"/>
          <bitfield name="WFCS0" caption="Window0 Mode Current Status" mask="0x1000000"/>
          <bitfield name="WFCS1" caption="Window1 Mode Current Status" mask="0x2000000"/>
          <bitfield name="WFCS2" caption="Window2 Mode Current Status" mask="0x4000000"/>
          <bitfield name="WFCS3" caption="Window3 Mode Current Status" mask="0x8000000"/>
        </register>
        <register name="IER" offset="0x10" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="ACINT0" caption="AC0 Interrupt Enable" mask="0x1"/>
          <bitfield name="SUTINT0" caption="AC0 Startup Time Interrupt Enable" mask="0x2"/>
          <bitfield name="ACINT1" caption="AC1 Interrupt Enable" mask="0x4"/>
          <bitfield name="SUTINT1" caption="AC1 Startup Time Interrupt Enable" mask="0x8"/>
          <bitfield name="ACINT2" caption="AC2 Interrupt Enable" mask="0x10"/>
          <bitfield name="SUTINT2" caption="AC2 Startup Time Interrupt Enable" mask="0x20"/>
          <bitfield name="ACINT3" caption="AC3 Interrupt Enable" mask="0x40"/>
          <bitfield name="SUTINT3" caption="AC3 Startup Time Interrupt Enable" mask="0x80"/>
          <bitfield name="ACINT4" caption="AC4 Interrupt Enable" mask="0x100"/>
          <bitfield name="SUTINT4" caption="AC4 Startup Time Interrupt Enable" mask="0x200"/>
          <bitfield name="ACINT5" caption="AC5 Interrupt Enable" mask="0x400"/>
          <bitfield name="SUTINT5" caption="AC5 Startup Time Interrupt Enable" mask="0x800"/>
          <bitfield name="ACINT6" caption="AC6 Interrupt Enable" mask="0x1000"/>
          <bitfield name="SUTINT6" caption="AC6 Startup Time Interrupt Enable" mask="0x2000"/>
          <bitfield name="ACINT7" caption="AC7 Interrupt Enable" mask="0x4000"/>
          <bitfield name="SUTINT7" caption="AC7 Startup Time Interrupt Enable" mask="0x8000"/>
          <bitfield name="WFINT0" caption="Window0 Mode Interrupt Enable" mask="0x1000000"/>
          <bitfield name="WFINT1" caption="Window1 Mode Interrupt Enable" mask="0x2000000"/>
          <bitfield name="WFINT2" caption="Window2 Mode Interrupt Enable" mask="0x4000000"/>
          <bitfield name="WFINT3" caption="Window3 Mode Interrupt Enable" mask="0x8000000"/>
        </register>
        <register name="IDR" offset="0x14" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="ACINT0" caption="AC0 Interrupt Disable" mask="0x1"/>
          <bitfield name="SUTINT0" caption="AC0 Startup Time Interrupt Disable" mask="0x2"/>
          <bitfield name="ACINT1" caption="AC1 Interrupt Disable" mask="0x4"/>
          <bitfield name="SUTINT1" caption="AC1 Startup Time Interrupt Disable" mask="0x8"/>
          <bitfield name="ACINT2" caption="AC2 Interrupt Disable" mask="0x10"/>
          <bitfield name="SUTINT2" caption="AC2 Startup Time Interrupt Disable" mask="0x20"/>
          <bitfield name="ACINT3" caption="AC3 Interrupt Disable" mask="0x40"/>
          <bitfield name="SUTINT3" caption="AC3 Startup Time Interrupt Disable" mask="0x80"/>
          <bitfield name="ACINT4" caption="AC4 Interrupt Disable" mask="0x100"/>
          <bitfield name="SUTINT4" caption="AC4 Startup Time Interrupt Disable" mask="0x200"/>
          <bitfield name="ACINT5" caption="AC5 Interrupt Disable" mask="0x400"/>
          <bitfield name="SUTINT5" caption="AC5 Startup Time Interrupt Disable" mask="0x800"/>
          <bitfield name="ACINT6" caption="AC6 Interrupt Disable" mask="0x1000"/>
          <bitfield name="SUTINT6" caption="AC6 Startup Time Interrupt Disable" mask="0x2000"/>
          <bitfield name="ACINT7" caption="AC7 Interrupt Disable" mask="0x4000"/>
          <bitfield name="SUTINT7" caption="AC7 Startup Time Interrupt Disable" mask="0x8000"/>
          <bitfield name="WFINT0" caption="Window0 Mode Interrupt Disable" mask="0x1000000"/>
          <bitfield name="WFINT1" caption="Window1 Mode Interrupt Disable" mask="0x2000000"/>
          <bitfield name="WFINT2" caption="Window2 Mode Interrupt Disable" mask="0x4000000"/>
          <bitfield name="WFINT3" caption="Window3 Mode Interrupt Disable" mask="0x8000000"/>
        </register>
        <register name="IMR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="ACINT0" caption="AC0 Interrupt Mask" mask="0x1"/>
          <bitfield name="SUTINT0" caption="AC0 Startup Time Interrupt Mask" mask="0x2"/>
          <bitfield name="ACINT1" caption="AC1 Interrupt Mask" mask="0x4"/>
          <bitfield name="SUTINT1" caption="AC1 Startup Time Interrupt Mask" mask="0x8"/>
          <bitfield name="ACINT2" caption="AC2 Interrupt Mask" mask="0x10"/>
          <bitfield name="SUTINT2" caption="AC2 Startup Time Interrupt Mask" mask="0x20"/>
          <bitfield name="ACINT3" caption="AC3 Interrupt Mask" mask="0x40"/>
          <bitfield name="SUTINT3" caption="AC3 Startup Time Interrupt Mask" mask="0x80"/>
          <bitfield name="ACINT4" caption="AC4 Interrupt Mask" mask="0x100"/>
          <bitfield name="SUTINT4" caption="AC4 Startup Time Interrupt Mask" mask="0x200"/>
          <bitfield name="ACINT5" caption="AC5 Interrupt Mask" mask="0x400"/>
          <bitfield name="SUTINT5" caption="AC5 Startup Time Interrupt Mask" mask="0x800"/>
          <bitfield name="ACINT6" caption="AC6 Interrupt Mask" mask="0x1000"/>
          <bitfield name="SUTINT6" caption="AC6 Startup Time Interrupt Mask" mask="0x2000"/>
          <bitfield name="ACINT7" caption="AC7 Interrupt Mask" mask="0x4000"/>
          <bitfield name="SUTINT7" caption="AC7 Startup Time Interrupt Mask" mask="0x8000"/>
          <bitfield name="WFINT0" caption="Window0 Mode Interrupt Mask" mask="0x1000000"/>
          <bitfield name="WFINT1" caption="Window1 Mode Interrupt Mask" mask="0x2000000"/>
          <bitfield name="WFINT2" caption="Window2 Mode Interrupt Mask" mask="0x4000000"/>
          <bitfield name="WFINT3" caption="Window3 Mode Interrupt Mask" mask="0x8000000"/>
        </register>
        <register name="ISR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="ACINT0" caption="AC0 Interrupt Status" mask="0x1"/>
          <bitfield name="SUTINT0" caption="AC0 Startup Time Interrupt Status" mask="0x2"/>
          <bitfield name="ACINT1" caption="AC1 Interrupt Status" mask="0x4"/>
          <bitfield name="SUTINT1" caption="AC1 Startup Time Interrupt Status" mask="0x8"/>
          <bitfield name="ACINT2" caption="AC2 Interrupt Status" mask="0x10"/>
          <bitfield name="SUTINT2" caption="AC2 Startup Time Interrupt Status" mask="0x20"/>
          <bitfield name="ACINT3" caption="AC3 Interrupt Status" mask="0x40"/>
          <bitfield name="SUTINT3" caption="AC3 Startup Time Interrupt Status" mask="0x80"/>
          <bitfield name="ACINT4" caption="AC4 Interrupt Status" mask="0x100"/>
          <bitfield name="SUTINT4" caption="AC4 Startup Time Interrupt Status" mask="0x200"/>
          <bitfield name="ACINT5" caption="AC5 Interrupt Status" mask="0x400"/>
          <bitfield name="SUTINT5" caption="AC5 Startup Time Interrupt Status" mask="0x800"/>
          <bitfield name="ACINT6" caption="AC6 Interrupt Status" mask="0x1000"/>
          <bitfield name="SUTINT6" caption="AC6 Startup Time Interrupt Status" mask="0x2000"/>
          <bitfield name="ACINT7" caption="AC7 Interrupt Status" mask="0x4000"/>
          <bitfield name="SUTINT7" caption="AC7 Startup Time Interrupt Status" mask="0x8000"/>
          <bitfield name="WFINT0" caption="Window0 Mode Interrupt Status" mask="0x1000000"/>
          <bitfield name="WFINT1" caption="Window1 Mode Interrupt Status" mask="0x2000000"/>
          <bitfield name="WFINT2" caption="Window2 Mode Interrupt Status" mask="0x4000000"/>
          <bitfield name="WFINT3" caption="Window3 Mode Interrupt Status" mask="0x8000000"/>
        </register>
        <register name="ICR" offset="0x20" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Interrupt Status Clear Register">
          <bitfield name="ACINT0" caption="AC0 Interrupt Status Clear" mask="0x1"/>
          <bitfield name="SUTINT0" caption="AC0 Startup Time Interrupt Status Clear" mask="0x2"/>
          <bitfield name="ACINT1" caption="AC1 Interrupt Status Clear" mask="0x4"/>
          <bitfield name="SUTINT1" caption="AC1 Startup Time Interrupt Status Clear" mask="0x8"/>
          <bitfield name="ACINT2" caption="AC2 Interrupt Status Clear" mask="0x10"/>
          <bitfield name="SUTINT2" caption="AC2 Startup Time Interrupt Status Clear" mask="0x20"/>
          <bitfield name="ACINT3" caption="AC3 Interrupt Status Clear" mask="0x40"/>
          <bitfield name="SUTINT3" caption="AC3 Startup Time Interrupt Status Clear" mask="0x80"/>
          <bitfield name="ACINT4" caption="AC4 Interrupt Status Clear" mask="0x100"/>
          <bitfield name="SUTINT4" caption="AC4 Startup Time Interrupt Status Clear" mask="0x200"/>
          <bitfield name="ACINT5" caption="AC5 Interrupt Status Clear" mask="0x400"/>
          <bitfield name="SUTINT5" caption="AC5 Startup Time Interrupt Status Clear" mask="0x800"/>
          <bitfield name="ACINT6" caption="AC6 Interrupt Status Clear" mask="0x1000"/>
          <bitfield name="SUTINT6" caption="AC6 Startup Time Interrupt Status Clear" mask="0x2000"/>
          <bitfield name="ACINT7" caption="AC7 Interrupt Status Clear" mask="0x4000"/>
          <bitfield name="SUTINT7" caption="AC7 Startup Time Interrupt Status Clear" mask="0x8000"/>
          <bitfield name="WFINT0" caption="Window0 Mode Interrupt Status Clear" mask="0x1000000"/>
          <bitfield name="WFINT1" caption="Window1 Mode Interrupt Status Clear" mask="0x2000000"/>
          <bitfield name="WFINT2" caption="Window2 Mode Interrupt Status Clear" mask="0x4000000"/>
          <bitfield name="WFINT3" caption="Window3 Mode Interrupt Status Clear" mask="0x8000000"/>
        </register>
        <register name="TR" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Test Register">
          <bitfield name="ACTEST0" caption="AC0 Output Override Value" mask="0x1"/>
          <bitfield name="ACTEST1" caption="AC1 Output Override Value" mask="0x2"/>
          <bitfield name="ACTEST2" caption="AC2 Output Override Value" mask="0x4"/>
          <bitfield name="ACTEST3" caption="AC3 Output Override Value" mask="0x8"/>
          <bitfield name="ACTEST4" caption="AC4 Output Override Value" mask="0x10"/>
          <bitfield name="ACTEST5" caption="AC5 Output Override Value" mask="0x20"/>
          <bitfield name="ACTEST6" caption="AC6 Output Override Value" mask="0x40"/>
          <bitfield name="ACTEST7" caption="AC7 Output Override Value" mask="0x80"/>
        </register>
        <register name="PARAMETER" offset="0x30" rw="R" size="4" access-size="4" caption="Parameter Register">
          <bitfield name="ACIMPL0" caption="Analog Comparator 0 Implemented" mask="0x1"/>
          <bitfield name="ACIMPL1" caption="Analog Comparator 1 Implemented" mask="0x2"/>
          <bitfield name="ACIMPL2" caption="Analog Comparator 2 Implemented" mask="0x4"/>
          <bitfield name="ACIMPL3" caption="Analog Comparator 3 Implemented" mask="0x8"/>
          <bitfield name="ACIMPL4" caption="Analog Comparator 4 Implemented" mask="0x10"/>
          <bitfield name="ACIMPL5" caption="Analog Comparator 5 Implemented" mask="0x20"/>
          <bitfield name="ACIMPL6" caption="Analog Comparator 6 Implemented" mask="0x40"/>
          <bitfield name="ACIMPL7" caption="Analog Comparator 7 Implemented" mask="0x80"/>
          <bitfield name="WIMPL0" caption="Window0 Mode  Implemented" mask="0x10000"/>
          <bitfield name="WIMPL1" caption="Window1 Mode  Implemented" mask="0x20000"/>
          <bitfield name="WIMPL2" caption="Window2 Mode  Implemented" mask="0x40000"/>
          <bitfield name="WIMPL3" caption="Window3 Mode  Implemented" mask="0x80000"/>
        </register>
        <register name="VERSION" offset="0x34" rw="R" size="4" access-size="4" initval="0x00000101" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
        <register name="CONFW" offset="0x80" rw="RW" size="4" access-size="4" count="4" initval="0x00000000" caption="Window configuration Register">
          <bitfield name="WIS" caption="Window Mode Interrupt Settings" mask="0x7"/>
          <bitfield name="WEVSRC" caption="Peripheral Event Sourse Selection for Window Mode" mask="0x700"/>
          <bitfield name="WEVEN" caption="Window Peripheral Event Enable" mask="0x800"/>
          <bitfield name="WFEN" caption="Window Mode Enable" mask="0x10000"/>
        </register>
        <register name="CONF" offset="0xD0" rw="RW" size="4" access-size="4" count="8" initval="0x00000000" caption="AC Configuration Register">
          <bitfield name="IS" caption="Interupt Settings" mask="0x3"/>
          <bitfield name="MODE" caption="Analog Comparator Mode" mask="0x30"/>
          <bitfield name="INSELN" caption="Negative Input Select" mask="0x300"/>
          <bitfield name="EVENN" caption="Peripheral Event Enable Negative" mask="0x10000"/>
          <bitfield name="EVENP" caption="Peripheral Event Enable Positive" mask="0x20000"/>
          <bitfield name="HYS" caption="Hysteresis Voltage Value" mask="0x3000000"/>
          <bitfield name="FAST" caption="Fast Mode Enable" mask="0x4000000"/>
          <bitfield name="ALWAYSON" caption="Always On" mask="0x8000000"/>
        </register>
      </register-group>
    </module>
    <module name="ADCIFE" id="I7569" version="1.0.0" caption="ADC controller interface">
      <register-group name="ADCIFE" caption="ADC controller interface">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="SWRST" caption="Software reset" mask="0x1"/>
          <bitfield name="TSTOP" caption="Internal timer stop bit" mask="0x2"/>
          <bitfield name="TSTART" caption="Internal timer start bit" mask="0x4"/>
          <bitfield name="STRIG" caption="Sequencer trigger" mask="0x8"/>
          <bitfield name="REFBUFEN" caption="Reference buffer enable" mask="0x10"/>
          <bitfield name="REFBUFDIS" caption="Reference buffer disable" mask="0x20"/>
          <bitfield name="EN" caption="ADCIFD enable" mask="0x100"/>
          <bitfield name="DIS" caption="ADCIFD disable" mask="0x200"/>
          <bitfield name="BGREQEN" caption="Bandgap buffer request enable" mask="0x400"/>
          <bitfield name="BGREQDIS" caption="Bandgap buffer request disable" mask="0x800"/>
        </register>
        <register name="CFG" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Configuration Register">
          <bitfield name="REFSEL" caption="ADC Reference Selection" mask="0xE"/>
          <bitfield name="SPEED" caption="ADC current reduction" mask="0x30"/>
          <bitfield name="CLKSEL" caption="Clock Selection for sequencer/ADC cell" mask="0x40"/>
          <bitfield name="PRESCAL" caption="Prescaler Rate Selection" mask="0x700"/>
        </register>
        <register name="SR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="SEOC" caption="Sequencer end of conversion" mask="0x1"/>
          <bitfield name="LOVR" caption="Sequencer last converted value overrun" mask="0x2"/>
          <bitfield name="WM" caption="Window monitor" mask="0x4"/>
          <bitfield name="SMTRG" caption="Sequencer missed trigger event" mask="0x8"/>
          <bitfield name="SUTD" caption="Start-up time done" mask="0x10"/>
          <bitfield name="TTO" caption="Timer time-out" mask="0x20"/>
          <bitfield name="EN" caption="Enable Status" mask="0x1000000"/>
          <bitfield name="TBUSY" caption="Timer busy" mask="0x2000000"/>
          <bitfield name="SBUSY" caption="Sequencer busy" mask="0x4000000"/>
          <bitfield name="CBUSY" caption="Conversion busy" mask="0x8000000"/>
          <bitfield name="REFBUF" caption="Reference buffer status" mask="0x10000000"/>
        </register>
        <register name="SCR" offset="0xC" rw="W" size="4" access-size="4" atomic-op="clear:SR" initval="0x00000000" caption="Status Clear Register">
          <bitfield name="SEOC" caption="Sequencer end of conversion" mask="0x1"/>
          <bitfield name="LOVR" caption="Sequencer last converted value overrun" mask="0x2"/>
          <bitfield name="WM" caption="Window monitor" mask="0x4"/>
          <bitfield name="SMTRG" caption="Sequencer missed trigger event" mask="0x8"/>
          <bitfield name="SUTD" caption="Start-up time done" mask="0x10"/>
          <bitfield name="TTO" caption="Timer time-out" mask="0x20"/>
        </register>
        <register name="RTS" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Resistive Touch Screen Register">
        </register>
        <register name="SEQCFG" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Sequencer Configuration Register">
          <bitfield name="HWLA" caption="Half word left adjust" mask="0x1"/>
          <bitfield name="BIPOLAR" caption="Bipolar Mode" mask="0x4"/>
          <bitfield name="GAIN" caption="Gain factor" mask="0x70"/>
          <bitfield name="GCOMP" caption="Gain Compensation" mask="0x80"/>
          <bitfield name="TRGSEL" caption="Trigger selection" mask="0x700"/>
          <bitfield name="RES" caption="Resolution" mask="0x1000"/>
          <bitfield name="INTERNAL" caption="Internal Voltage Source Selection" mask="0xC000"/>
          <bitfield name="MUXPOS" caption="MUX selection on Positive ADC input channel" mask="0xF0000"/>
          <bitfield name="MUXNEG" caption="MUX selection on Negative ADC input channel" mask="0x700000"/>
          <bitfield name="ZOOMRANGE" caption="Zoom shift/unipolar reference source selection" mask="0x70000000"/>
        </register>
        <register name="CDMA" offset="0x18" rw="W" size="4" access-size="4" initval="0x00000000" caption="Configuration Direct Memory Access Register">
          <mode name="FIRST_DMA_WORD">
            <bitfield name="HWLA" caption="Half word left adjust" mask="0x1"/>
            <bitfield name="BIPOLAR" caption="Bipolar Mode" mask="0x4"/>
            <bitfield name="STRIG" caption="Sequencer Trigger Event" mask="0x8"/>
            <bitfield name="GAIN" caption="Gain factor" mask="0x70"/>
            <bitfield name="GCOMP" caption="Gain Compensation" mask="0x80"/>
            <bitfield name="ENSTUP" caption="Enable Start-Up Time" mask="0x100"/>
            <bitfield name="RES" caption="Resolution" mask="0x1000"/>
            <bitfield name="TSS" caption="Internal timer start or stop bit" mask="0x2000"/>
            <bitfield name="INTERNAL" caption="Internal Voltage Source Selection" mask="0xC000"/>
            <bitfield name="MUXPOS" caption="MUX selection on Positive ADC input channel" mask="0xF0000"/>
            <bitfield name="MUXNEG" caption="MUX selection on Negative ADC input channel" mask="0x700000"/>
            <bitfield name="ZOOMRANGE" caption="Zoom shift/unipolar reference source selection" mask="0x70000000"/>
            <bitfield name="DW" caption="Double Word transmitting" mask="0x80000000"/>
          </mode>
          <mode name="SECOND_DMA_WORD">
            <bitfield name="LT" caption="Low Threshold" mask="0xFFF"/>
            <bitfield name="WM" caption="Window Monitor Mode" mask="0x7000"/>
            <bitfield name="HT" caption="High Threshold" mask="0xFFF0000"/>
            <bitfield name="DW" caption="Double Word transmitting" mask="0x80000000"/>
          </mode>
        </register>
        <register name="TIM" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Timing Configuration Register">
          <bitfield name="STARTUP" caption="Startup time" mask="0x1F"/>
          <bitfield name="ENSTUP" caption="Enable Startup" mask="0x100"/>
        </register>
        <register name="ITIMER" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Internal Timer Register">
          <bitfield name="ITMC" caption="Internal timer max counter" mask="0xFFFF"/>
        </register>
        <register name="WCFG" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Window Monitor Configuration Register">
          <bitfield name="WM" caption="Window Monitor Mode" mask="0x7000"/>
        </register>
        <register name="WTH" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Window Monitor Threshold Configuration Register">
          <bitfield name="LT" caption="Low threshold" mask="0xFFF"/>
          <bitfield name="HT" caption="High Threshold" mask="0xFFF0000"/>
        </register>
        <register name="LCV" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Sequencer Last Converted Value Register">
          <bitfield name="LCV" caption="Last converted value" mask="0xFFFF"/>
          <bitfield name="LCPC" caption="Last converted positive channel" mask="0xF0000"/>
          <bitfield name="LCNC" caption="Last converted negative channel" mask="0x700000"/>
        </register>
        <register name="IER" offset="0x30" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="SEOC" caption="Sequencer end of conversion Interrupt Enable" mask="0x1"/>
          <bitfield name="LOVR" caption="Sequencer last converted value overrun Interrupt Enable" mask="0x2"/>
          <bitfield name="WM" caption="Window monitor Interrupt Enable" mask="0x4"/>
          <bitfield name="SMTRG" caption="Sequencer missed trigger event Interrupt Enable" mask="0x8"/>
          <bitfield name="TTO" caption="Timer time-out Interrupt Enable" mask="0x20"/>
        </register>
        <register name="IDR" offset="0x34" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="SEOC" caption="Sequencer end of conversion Interrupt Disable" mask="0x1"/>
          <bitfield name="LOVR" caption="Sequencer last converted value overrun Interrupt Disable" mask="0x2"/>
          <bitfield name="WM" caption="Window monitor Interrupt Disable" mask="0x4"/>
          <bitfield name="SMTRG" caption="Sequencer missed trigger event Interrupt Disable" mask="0x8"/>
          <bitfield name="TTO" caption="Timer time-out Interrupt Disable" mask="0x20"/>
        </register>
        <register name="IMR" offset="0x38" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="SEOC" caption="Sequencer end of conversion Interrupt Mask" mask="0x1"/>
          <bitfield name="LOVR" caption="Sequencer last converted value overrun Interrupt Mask" mask="0x2"/>
          <bitfield name="WM" caption="Window monitor Interrupt Mask" mask="0x4"/>
          <bitfield name="SMTRG" caption="Sequencer missed trigger event Interrupt Mask" mask="0x8"/>
          <bitfield name="TTO" caption="Timer time-out Interrupt Mask" mask="0x20"/>
        </register>
        <register name="CALIB" offset="0x3C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Calibration Register">
          <bitfield name="CALIB" caption="Calibration Value" mask="0xFF"/>
          <bitfield name="BIASSEL" caption="Select bias mode" mask="0x100"/>
          <bitfield name="BIASCAL" caption="Bias Calibration" mask="0xF000"/>
          <bitfield name="FCD" caption="Flash Calibration Done" mask="0x10000"/>
        </register>
        <register name="VERSION" offset="0x40" rw="R" size="4" access-size="4" initval="0x00000100" caption="Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="PARAMETER" offset="0x44" rw="R" size="4" access-size="4" caption="Parameter Register">
          <bitfield name="N" caption="Number of channels" mask="0xFF"/>
        </register>
      </register-group>
    </module>
    <module name="AST" id="I7532" version="3.1.1" caption="Asynchronous Timer">
      <register-group name="AST" caption="Asynchronous Timer">
        <register name="CR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="EN" caption="Enable" mask="0x1" values="AST_CR__EN"/>
          <bitfield name="PCLR" caption="Prescaler Clear" mask="0x2"/>
          <bitfield name="CAL" caption="Calendar mode" mask="0x4"/>
          <bitfield name="CA0" caption="Clear on Alarm 0" mask="0x100"/>
          <bitfield name="CA1" caption="Clear on Alarm 1" mask="0x200"/>
          <bitfield name="PSEL" caption="Prescaler Select" mask="0x1F0000"/>
        </register>
        <register name="CV" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Counter Value">
          <bitfield name="VALUE" caption="AST Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="SR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200"/>
          <bitfield name="PER0" caption="Periodic 0" mask="0x10000"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000"/>
          <bitfield name="BUSY" caption="AST Busy" mask="0x1000000" values="AST_SR__BUSY"/>
          <bitfield name="READY" caption="AST Ready" mask="0x2000000"/>
          <bitfield name="CLKBUSY" caption="Clock Busy" mask="0x10000000" values="AST_SR__CLKBUSY"/>
          <bitfield name="CLKRDY" caption="Clock Ready" mask="0x20000000"/>
        </register>
        <register name="SCR" offset="0xC" rw="W" size="4" access-size="4" atomic-op="clear:SR" initval="0x00000000" caption="Status Clear Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200"/>
          <bitfield name="PER0" caption="Periodic 0" mask="0x10000"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000"/>
          <bitfield name="READY" caption="AST Ready" mask="0x2000000"/>
          <bitfield name="CLKRDY" caption="Clock Ready" mask="0x20000000"/>
        </register>
        <register name="IER" offset="0x10" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1" values="AST_IER__OVF"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100" values="AST_IER__ALARM0"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200" values="AST_IER__ALARM1"/>
          <bitfield name="PER0" caption="Periodic 0" mask="0x10000" values="AST_IER__PER0"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000" values="AST_IER__PER1"/>
          <bitfield name="READY" caption="AST Ready" mask="0x2000000" values="AST_IER__READY"/>
          <bitfield name="CLKRDY" caption="Clock Ready" mask="0x20000000" values="AST_IER__CLKRDY"/>
        </register>
        <register name="IDR" offset="0x14" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1" values="AST_IDR__OVF"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100" values="AST_IDR__ALARM0"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200" values="AST_IDR__ALARM1"/>
          <bitfield name="PER0" caption="Periodic 0" mask="0x10000" values="AST_IDR__PER0"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000" values="AST_IDR__PER1"/>
          <bitfield name="READY" caption="AST Ready" mask="0x2000000" values="AST_IDR__READY"/>
          <bitfield name="CLKRDY" caption="Clock Ready" mask="0x20000000" values="AST_IDR__CLKRDY"/>
        </register>
        <register name="IMR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1" values="AST_IMR__OVF"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100" values="AST_IMR__ALARM0"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200" values="AST_IMR__ALARM1"/>
          <bitfield name="PER0" caption="Periodic 0" mask="0x10000" values="AST_IMR__PER0"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000" values="AST_IMR__PER1"/>
          <bitfield name="READY" caption="AST Ready" mask="0x2000000" values="AST_IMR__READY"/>
          <bitfield name="CLKRDY" caption="Clock Ready" mask="0x20000000" values="AST_IMR__CLKRDY"/>
        </register>
        <register name="WER" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Wake Enable Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1" values="AST_WER__OVF"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100" values="AST_WER__ALARM0"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200" values="AST_WER__ALARM1"/>
          <bitfield name="PER0" caption="Periodic 0" mask="0x10000" values="AST_WER__PER0"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000" values="AST_WER__PER1"/>
        </register>
        <register name="AR0" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Alarm Register 0">
          <bitfield name="VALUE" caption="Alarm Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="AR1" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Alarm Register 1">
          <bitfield name="VALUE" caption="Alarm Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIR0" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Periodic Interval Register 0">
          <bitfield name="INSEL" caption="Interval Select" mask="0x1F"/>
        </register>
        <register name="PIR1" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Periodic Interval Register 1">
          <bitfield name="INSEL" caption="Interval Select" mask="0x1F"/>
        </register>
        <register name="CLOCK" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Clock Control Register">
          <bitfield name="CEN" caption="Clock Enable" mask="0x1" values="AST_CLOCK__CEN"/>
          <bitfield name="CSSEL" caption="Clock Source Selection" mask="0x700" values="AST_CLOCK__CSSEL"/>
        </register>
        <register name="DTR" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Digital Tuner Register">
          <bitfield name="EXP" caption="EXP" mask="0x1F"/>
          <bitfield name="ADD" caption="ADD" mask="0x20"/>
          <bitfield name="VALUE" caption="VALUE" mask="0xFF00"/>
        </register>
        <register name="EVE" offset="0x48" rw="W" size="4" access-size="4" atomic-op="set:EVM" initval="0x00000000" caption="Event Enable Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200"/>
          <bitfield name="PER0" caption="Perioidc 0" mask="0x10000"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000"/>
        </register>
        <register name="EVD" offset="0x4C" rw="W" size="4" access-size="4" atomic-op="clear:EVM" initval="0x00000000" caption="Event Disable Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200"/>
          <bitfield name="PER0" caption="Perioidc 0" mask="0x10000"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000"/>
        </register>
        <register name="EVM" offset="0x50" rw="R" size="4" access-size="4" initval="0x00000000" caption="Event Mask Register">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="ALARM1" caption="Alarm 1" mask="0x200"/>
          <bitfield name="PER0" caption="Perioidc 0" mask="0x10000"/>
          <bitfield name="PER1" caption="Periodic 1" mask="0x20000"/>
        </register>
        <register name="CALV" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Calendar Value">
          <bitfield name="SEC" caption="Second" mask="0x3F"/>
          <bitfield name="MIN" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register name="PARAMETER" offset="0xF0" rw="R" size="4" access-size="4" caption="Parameter Register">
          <bitfield name="DT" caption="Digital Tuner" mask="0x1" values="AST_PARAMETER__DT"/>
          <bitfield name="DTEXPWA" caption="Digital Tuner Exponent Writeable" mask="0x2" values="AST_PARAMETER__DTEXPWA"/>
          <bitfield name="DTEXPVALUE" caption="Digital Tuner Exponent Value" mask="0x7C"/>
          <bitfield name="NUMAR" caption="Number of alarm comparators" mask="0x300" values="AST_PARAMETER__NUMAR"/>
          <bitfield name="NUMPIR" caption="Number of periodic comparators" mask="0x1000" values="AST_PARAMETER__NUMPIR"/>
          <bitfield name="PIR0WA" caption="Periodic Interval 0 Writeable" mask="0x4000" values="AST_PARAMETER__PIR0WA"/>
          <bitfield name="PIR1WA" caption="Periodic Interval 1 Writeable" mask="0x8000" values="AST_PARAMETER__PIR1WA"/>
          <bitfield name="PER0VALUE" caption="Periodic Interval 0 Value" mask="0x1F0000"/>
          <bitfield name="PER1VALUE" caption="Periodic Interval 1 Value" mask="0x1F000000"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000311" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="AST_CR__EN">
        <value name="0" caption="The AST is disabled." value="0"/>
        <value name="1" caption="The AST is enabled" value="1"/>
      </value-group>
      <value-group name="AST_SR__BUSY">
        <value name="0" caption="The AST accepts writes to CV, WER, DTR, SCR, AR, PIR and CR" value="0"/>
        <value name="1" caption="The AST is busy and will discard writes to CV, WER, DTR, SCR, AR, PIR and CR" value="1"/>
      </value-group>
      <value-group name="AST_SR__CLKBUSY">
        <value name="0" caption="The clock is ready and can be changed" value="0"/>
        <value name="1" caption="CEN has been written and the clock is busy" value="1"/>
      </value-group>
      <value-group name="AST_IER__ALARM0">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IER__ALARM1">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IER__CLKRDY">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IER__OVF">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable Interrupt." value="1"/>
      </value-group>
      <value-group name="AST_IER__PER0">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IER__PER1">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IER__READY">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IDR__ALARM0">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IDR__ALARM1">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IDR__CLKRDY">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IDR__OVF">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="AST_IDR__PER0">
        <value name="0" caption="No effet" value="0"/>
        <value name="1" caption="Disalbe interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IDR__PER1">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IDR__READY">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable interrupt" value="1"/>
      </value-group>
      <value-group name="AST_IMR__ALARM0">
        <value name="0" caption="Interupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="AST_IMR__ALARM1">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="AST_IMR__CLKRDY">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="AST_IMR__OVF">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="AST_IMR__PER0">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="AST_IMR__PER1">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="AST_IMR__READY">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="AST_WER__ALARM0">
        <value name="0" caption="The corresponing event will not wake up the CPU from sleep mode" value="0"/>
        <value name="1" caption="The corresponding event will wake up the CPU from sleep mode" value="1"/>
      </value-group>
      <value-group name="AST_WER__ALARM1">
        <value name="0" caption="The corresponing event will not wake up the CPU from sleep mode" value="0"/>
        <value name="1" caption="The corresponding event will wake up the CPU from sleep mode" value="1"/>
      </value-group>
      <value-group name="AST_WER__OVF">
        <value name="0" caption="The corresponing event will not wake up the CPU from sleep mode" value="0"/>
        <value name="1" caption="The corresponding event will wake up the CPU from sleep mode" value="1"/>
      </value-group>
      <value-group name="AST_WER__PER0">
        <value name="0" caption="The corresponing event will not wake up the CPU from sleep mode" value="0"/>
        <value name="1" caption="The corresponding event will wake up the CPU from sleep mode" value="1"/>
      </value-group>
      <value-group name="AST_WER__PER1">
        <value name="0" caption="The corresponing event will not wake up the CPU from sleep mode" value="0"/>
        <value name="1" caption="The corresponding event will wake up the CPU from sleep mode" value="1"/>
      </value-group>
      <value-group name="AST_CLOCK__CEN">
        <value name="0" caption="The clock is disabled" value="0"/>
        <value name="1" caption="The clock is enabled" value="1"/>
      </value-group>
      <value-group name="AST_CLOCK__CSSEL">
        <value name="SLOWCLOCK" caption="Slow clock" value="0"/>
        <value name="32KHZCLK" caption="32 kHz clock" value="1"/>
        <value name="PBCLOCK" caption="PB clock" value="2"/>
        <value name="GCLK" caption="Generic clock" value="3"/>
        <value name="1KHZCLK" caption="1kHz clock from 32 kHz oscillator" value="4"/>
      </value-group>
      <value-group name="AST_PARAMETER__DT">
        <value name="OFF" caption="Digital tuner off" value="0"/>
        <value name="ON" caption="Digital tuner on" value="1"/>
      </value-group>
      <value-group name="AST_PARAMETER__DTEXPWA">
        <value name="0" caption="Digital tuner exponent is a constant value. Writes to EXP bitfield in DTR will be discarded." value="0"/>
        <value name="1" caption="Digital tuner exponent is chosen by writing to EXP bitfield in DTR" value="1"/>
      </value-group>
      <value-group name="AST_PARAMETER__NUMAR">
        <value name="ZERO" caption="No alarm comparators" value="0"/>
        <value name="ONE" caption="One alarm comparator" value="1"/>
        <value name="TWO" caption="Two alarm comparators" value="2"/>
      </value-group>
      <value-group name="AST_PARAMETER__NUMPIR">
        <value name="ONE" caption="One periodic comparator" value="0"/>
        <value name="TWO" caption="Two periodic comparators" value="1"/>
      </value-group>
      <value-group name="AST_PARAMETER__PIR0WA">
        <value name="0" caption="Periodic alarm prescaler 0 tapping is a constant value. Writes to INSEL bitfield in PIR0 will be discarded." value="0"/>
        <value name="1" caption="Periodic alarm prescaler 0 tapping is chosen by writing to INSEL bitfield in PIR0" value="1"/>
      </value-group>
      <value-group name="AST_PARAMETER__PIR1WA">
        <value name="0" caption="Writes to PIR1 will be discarded" value="0"/>
        <value name="1" caption="PIR1 can be written" value="1"/>
      </value-group>
    </module>
    <module name="BPM" id="I7197" version="1.2.0" caption="Backup Power Manager">
      <register-group name="BPM" caption="Backup Power Manager">
        <register name="IER" offset="0x0" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="PSOK" caption="Power Scaling OK Interrupt Enable" mask="0x1"/>
          <bitfield name="AE" caption="Access Error Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="IDR" offset="0x4" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="PSOK" caption="Power Scaling OK Interrupt Disable" mask="0x1"/>
          <bitfield name="AE" caption="Access Error Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="IMR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="PSOK" caption="Power Scaling OK Interrupt Mask" mask="0x1"/>
          <bitfield name="AE" caption="Access Error Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="ISR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="PSOK" caption="Power Scaling OK Interrupt Status" mask="0x1"/>
          <bitfield name="AE" caption="Access Error Interrupt Status" mask="0x80000000"/>
        </register>
        <register name="ICR" offset="0x10" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Interrupt Clear Register">
          <bitfield name="PSOK" caption="Power Scaling OK Interrupt Status Clear" mask="0x1"/>
          <bitfield name="AE" caption="Access Error Interrupt Status Clear" mask="0x80000000"/>
        </register>
        <register name="SR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="PSOK" caption="Power Scaling OK Status" mask="0x1"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="UNLOCK" offset="0x18" rw="W" size="4" access-size="4" initval="0x00000000" caption="Unlock Register">
          <bitfield name="ADDR" caption="Unlock Address" mask="0x3FF"/>
          <bitfield name="KEY" caption="Unlock Key" mask="0xFF000000"/>
        </register>
        <register name="PMCON" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Power Mode Control Register">
          <bitfield name="PS" caption="Power Scaling Configuration Value" mask="0x3"/>
          <bitfield name="PSCREQ" caption="Power Scaling Change Request" mask="0x4"/>
          <bitfield name="PSCM" caption="Power Scaling Change Mode" mask="0x8"/>
          <bitfield name="BKUP" caption="BACKUP Mode" mask="0x100"/>
          <bitfield name="RET" caption="RETENTION Mode" mask="0x200"/>
          <bitfield name="SLEEP" caption="SLEEP mode Configuration" mask="0x3000"/>
          <bitfield name="CK32S" caption="32Khz-1Khz Clock Source Selection" mask="0x10000"/>
          <bitfield name="FASTWKUP" caption="Fast Wakeup" mask="0x1000000"/>
        </register>
        <register name="BKUPWCAUSE" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="Backup Wake up Cause Register">
        </register>
        <register name="BKUPWEN" offset="0x2C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Backup Wake up Enable Register">
        </register>
        <register name="BKUPPMUX" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Backup Pin Muxing Register">
          <bitfield name="BKUPPMUX" caption="Backup Pin Muxing" mask="0x1FF"/>
        </register>
        <register name="IORET" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Input Output Retention Register">
          <bitfield name="RET" caption="Retention on I/O lines after waking up from the BACKUP mode" mask="0x1"/>
        </register>
        <register name="BPR" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bypass Register">
          <bitfield name="RUNPSPB" caption="Run Mode Power Scaling Preset Bypass" mask="0x1"/>
          <bitfield name="PSMPSPB" caption="Power Save Mode Power Scaling Preset Bypass" mask="0x2"/>
          <bitfield name="SEQSTN" caption="Sequencial Startup from ULP (Active Low)" mask="0x4"/>
          <bitfield name="PSBTD" caption="Power Scaling Bias Timing Disable" mask="0x8"/>
          <bitfield name="PSHFD" caption="Power Scaling Halt Flash Until VREGOK Disable" mask="0x10"/>
          <bitfield name="DLYRSTD" caption="Delaying Reset Disable" mask="0x20"/>
          <bitfield name="BIASSEN" caption="Bias Switch Enable" mask="0x40"/>
          <bitfield name="LATSEN" caption="Latdel Switch Enable" mask="0x80"/>
          <bitfield name="BOD18CONT" caption="BOD18 in continuous mode not disabled in WAIT/RET/BACKUP modes" mask="0x100"/>
          <bitfield name="POBS" caption="Pico Uart Observability" mask="0x200"/>
          <bitfield name="FFFW" caption="Force Flash Fast Wakeup" mask="0x400"/>
          <bitfield name="FBRDYEN" caption="Flash Bias Ready Enable" mask="0x800"/>
          <bitfield name="FVREFSEN" caption="Flash Vref Switch Enable" mask="0x1000"/>
        </register>
        <register name="FWRUNPS" offset="0x44" rw="R" size="4" access-size="4" caption="Factory Word Run PS Register">
          <bitfield name="REGLEVEL" caption="Regulator Voltage Level" mask="0xF"/>
          <bitfield name="REGTYPE" caption="Regulator Type" mask="0x30" values="BPM_FWRUNPS__REGTYPE"/>
          <bitfield name="REFTYPE" caption="Reference Type" mask="0xC0" values="BPM_FWRUNPS__REFTYPE"/>
          <bitfield name="FLASHLATDEL" caption="Flash Latch Delay Value" mask="0x1F00"/>
          <bitfield name="FLASHBIAS" caption="Flash Bias Value" mask="0x1E000"/>
          <bitfield name="FPPW" caption="Flash Pico Power Mode" mask="0x20000"/>
          <bitfield name="RC115" caption="RC 115KHZ Calibration Value" mask="0x1FC0000"/>
          <bitfield name="RCFAST" caption="RCFAST Calibration Value" mask="0xFE000000"/>
        </register>
        <register name="FWPSAVEPS" offset="0x48" rw="R" size="4" access-size="4" caption="Factory Word Power Save PS Register">
          <bitfield name="WREGLEVEL" caption="Wait mode Regulator Level" mask="0xF"/>
          <bitfield name="WBIAS" caption="Bias in wait mode" mask="0xF0"/>
          <bitfield name="WLATDEL" caption="Flash Latdel in wait mode" mask="0x1F00"/>
          <bitfield name="RREGLEVEL" caption="Retention mode Regulator Level" mask="0x1E000"/>
          <bitfield name="RBIAS" caption="Bias in Retention mode" mask="0x1E0000"/>
          <bitfield name="RLATDEL" caption="Flash Latdel in Retention mode" mask="0x3E00000"/>
          <bitfield name="BREGLEVEL" caption="Backup mode Regulator Level" mask="0x3C000000"/>
          <bitfield name="POR18DIS" caption="POR 18 Disable" mask="0x40000000"/>
          <bitfield name="FWSAS" caption="Flash Wait State Automatic Switching" mask="0x80000000"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000120" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="BPM_FWRUNPS__REFTYPE">
        <value name="BOTH" value="0"/>
        <value name="BG" value="1"/>
        <value name="LPBG" value="2"/>
        <value name="INTERNAL" value="3"/>
      </value-group>
      <value-group name="BPM_FWRUNPS__REGTYPE">
        <value name="NORMAL" value="0"/>
        <value name="LP" value="1"/>
        <value name="XULP" value="2"/>
      </value-group>
    </module>
    <module name="BSCIF" version="1.0.0" caption="Backup System Control Interface">
      <register-group name="BSCIF" caption="Backup System Control Interface">
        <register name="IER" offset="0x0" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="OSC32RDY" caption="32kHz Oscillator Ready" mask="0x1"/>
          <bitfield name="RC32KRDY" caption="32kHz RC Oscillator Ready" mask="0x2"/>
          <bitfield name="RC32KLOCK" caption="32kHz RC Oscillator Lock" mask="0x4"/>
          <bitfield name="RC32KREFE" caption="32kHz RC Oscillator Reference Error" mask="0x8"/>
          <bitfield name="RC32KSAT" caption="32kHz RC Oscillator Saturation" mask="0x10"/>
          <bitfield name="BOD33DET" caption="BOD33 Detected" mask="0x20"/>
          <bitfield name="BOD18DET" caption="BOD18 Detected" mask="0x40"/>
          <bitfield name="BOD33SYNRDY" caption="BOD33 Synchronization Ready" mask="0x80"/>
          <bitfield name="BOD18SYNRDY" caption="BOD18 Synchronization Ready" mask="0x100"/>
          <bitfield name="SSWRDY" caption="VREG Stop Switching Ready" mask="0x200"/>
          <bitfield name="VREGOK" caption="Main VREG OK" mask="0x400"/>
          <bitfield name="LPBGRDY" caption="Low Power Bandgap Voltage Reference Ready" mask="0x1000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="IDR" offset="0x4" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="OSC32RDY" caption="32kHz Oscillator Ready" mask="0x1"/>
          <bitfield name="RC32KRDY" caption="32kHz RC Oscillator Ready" mask="0x2"/>
          <bitfield name="RC32KLOCK" caption="32kHz RC Oscillator Lock" mask="0x4"/>
          <bitfield name="RC32KREFE" caption="32kHz RC Oscillator Reference Error" mask="0x8"/>
          <bitfield name="RC32KSAT" caption="32kHz RC Oscillator Saturation" mask="0x10"/>
          <bitfield name="BOD33DET" caption="BOD33 Detected" mask="0x20"/>
          <bitfield name="BOD18DET" caption="BOD18 Detected" mask="0x40"/>
          <bitfield name="BOD33SYNRDY" caption="BOD33 Synchronization Ready" mask="0x80"/>
          <bitfield name="BOD18SYNRDY" caption="BOD18 Synchronization Ready" mask="0x100"/>
          <bitfield name="SSWRDY" caption="VREG Stop Switching Ready" mask="0x200"/>
          <bitfield name="VREGOK" caption="Mai n VREG OK" mask="0x400"/>
          <bitfield name="LPBGRDY" caption="Low Power Bandgap Voltage Reference Ready" mask="0x1000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="IMR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="OSC32RDY" caption="32kHz Oscillator Ready" mask="0x1"/>
          <bitfield name="RC32KRDY" caption="32kHz RC Oscillator Ready" mask="0x2"/>
          <bitfield name="RC32KLOCK" caption="32kHz RC Oscillator Lock" mask="0x4"/>
          <bitfield name="RC32KREFE" caption="32kHz RC Oscillator Reference Error" mask="0x8"/>
          <bitfield name="RC32KSAT" caption="32kHz RC Oscillator Saturation" mask="0x10"/>
          <bitfield name="BOD33DET" caption="BOD33 Detected" mask="0x20"/>
          <bitfield name="BOD18DET" caption="BOD18 Detected" mask="0x40"/>
          <bitfield name="BOD33SYNRDY" caption="BOD33 Synchronization Ready" mask="0x80"/>
          <bitfield name="BOD18SYNRDY" caption="BOD18 Synchronization Ready" mask="0x100"/>
          <bitfield name="SSWRDY" caption="VREG Stop Switching Ready" mask="0x200"/>
          <bitfield name="VREGOK" caption="Main VREG OK" mask="0x400"/>
          <bitfield name="LPBGRDY" caption="Low Power Bandgap Voltage Reference Ready" mask="0x1000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="ISR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="OSC32RDY" caption="32kHz Oscillator Ready" mask="0x1"/>
          <bitfield name="RC32KRDY" caption="32kHz RC Oscillator Ready" mask="0x2"/>
          <bitfield name="RC32KLOCK" caption="32kHz RC Oscillator Lock" mask="0x4"/>
          <bitfield name="RC32KREFE" caption="32kHz RC Oscillator Reference Error" mask="0x8"/>
          <bitfield name="RC32KSAT" caption="32kHz RC Oscillator Saturation" mask="0x10"/>
          <bitfield name="BOD33DET" caption="BOD33 Detected" mask="0x20"/>
          <bitfield name="BOD18DET" caption="BOD18 Detected" mask="0x40"/>
          <bitfield name="BOD33SYNRDY" caption="BOD33 Synchronization Ready" mask="0x80"/>
          <bitfield name="BOD18SYNRDY" caption="BOD18 Synchronization Ready" mask="0x100"/>
          <bitfield name="SSWRDY" caption="VREG Stop Switching Ready" mask="0x200"/>
          <bitfield name="VREGOK" caption="Main VREG OK" mask="0x400"/>
          <bitfield name="LPBGRDY" caption="Low Power Bandgap Voltage Reference Ready" mask="0x1000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="ICR" offset="0x10" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Interrupt Clear Register">
          <bitfield name="OSC32RDY" caption="32kHz Oscillator Ready" mask="0x1"/>
          <bitfield name="RC32KRDY" caption="32kHz RC Oscillator Ready" mask="0x2"/>
          <bitfield name="RC32KLOCK" caption="32kHz RC Oscillator Lock" mask="0x4"/>
          <bitfield name="RC32KREFE" caption="32kHz RC Oscillator Reference Error" mask="0x8"/>
          <bitfield name="RC32KSAT" caption="32kHz RC Oscillator Saturation" mask="0x10"/>
          <bitfield name="BOD33DET" caption="BOD33 Detected" mask="0x20"/>
          <bitfield name="BOD18DET" caption="BOD18 Detected" mask="0x40"/>
          <bitfield name="BOD33SYNRDY" caption="BOD33 Synchronization Ready" mask="0x80"/>
          <bitfield name="BOD18SYNRDY" caption="BOD18 Synchronization Ready" mask="0x100"/>
          <bitfield name="SSWRDY" caption="VREG Stop Switching Ready" mask="0x200"/>
          <bitfield name="VREGOK" caption="Main VREG OK" mask="0x400"/>
          <bitfield name="LPBGRDY" caption="Low Power Bandgap Voltage Reference Ready" mask="0x1000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="PCLKSR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Power and Clocks Status Register">
          <bitfield name="OSC32RDY" caption="32kHz Oscillator Ready" mask="0x1"/>
          <bitfield name="RC32KRDY" caption="32kHz RC Oscillator Ready" mask="0x2"/>
          <bitfield name="RC32KLOCK" caption="32kHz RC Oscillator Lock" mask="0x4"/>
          <bitfield name="RC32KREFE" caption="32kHz RC Oscillator Reference Error" mask="0x8"/>
          <bitfield name="RC32KSAT" caption="32kHz RC Oscillator Saturation" mask="0x10"/>
          <bitfield name="BOD33DET" caption="BOD33 Detected" mask="0x20"/>
          <bitfield name="BOD18DET" caption="BOD18 Detected" mask="0x40"/>
          <bitfield name="BOD33SYNRDY" caption="BOD33 Synchronization Ready" mask="0x80"/>
          <bitfield name="BOD18SYNRDY" caption="BOD18 Synchronization Ready" mask="0x100"/>
          <bitfield name="SSWRDY" caption="VREG Stop Switching Ready" mask="0x200"/>
          <bitfield name="VREGOK" caption="Main VREG OK" mask="0x400"/>
          <bitfield name="RC1MRDY" caption="RC 1MHz Oscillator Ready" mask="0x800"/>
          <bitfield name="LPBGRDY" caption="Low Power Bandgap Voltage Reference Ready" mask="0x1000"/>
        </register>
        <register name="UNLOCK" offset="0x18" rw="W" size="4" access-size="4" initval="0x00000000" caption="Unlock Register">
          <bitfield name="ADDR" caption="Unlock Address" mask="0x3FF"/>
          <bitfield name="KEY" caption="Unlock Key" mask="0xFF000000" values="BSCIF_UNLOCK__KEY"/>
        </register>
        <register name="CSCR" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Chip Specific Configuration Register">
        </register>
        <register name="OSCCTRL32" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000004" caption="Oscillator 32 Control Register">
          <bitfield name="OSC32EN" caption="32 KHz Oscillator Enable" mask="0x1"/>
          <bitfield name="PINSEL" caption="Pins Select" mask="0x2"/>
          <bitfield name="EN32K" caption="32 KHz output Enable" mask="0x4"/>
          <bitfield name="EN1K" caption="1 KHz output Enable" mask="0x8"/>
          <bitfield name="MODE" caption="Oscillator Mode" mask="0x700"/>
          <bitfield name="SELCURR" caption="Current selection" mask="0xF000"/>
          <bitfield name="STARTUP" caption="Oscillator Start-up Time" mask="0x70000"/>
        </register>
        <register name="RC32KCR" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="32 kHz RC Oscillator Control Register">
          <bitfield name="EN" caption="Enable as Generic clock source" mask="0x1"/>
          <bitfield name="TCEN" caption="Temperature Compensation Enable" mask="0x2"/>
          <bitfield name="EN32K" caption="Enable 32 KHz output" mask="0x4"/>
          <bitfield name="EN1K" caption="Enable 1 kHz output" mask="0x8"/>
          <bitfield name="MODE" caption="Mode Selection" mask="0x10"/>
          <bitfield name="REF" caption="Reference select" mask="0x20"/>
          <bitfield name="FCD" caption="Flash calibration done" mask="0x80"/>
        </register>
        <register name="RC32KTUNE" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="32kHz RC Oscillator Tuning Register">
          <bitfield name="FINE" caption="Fine value" mask="0x3F"/>
          <bitfield name="COARSE" caption="Coarse Value" mask="0x7F0000"/>
        </register>
        <register name="BOD33CTRL" offset="0x2C" rw="RW" size="4" access-size="4" caption="BOD33 Control Register">
          <bitfield name="EN" caption="Enable" mask="0x1"/>
          <bitfield name="HYST" caption="BOD Hysteresis" mask="0x2"/>
          <bitfield name="ACTION" caption="Action" mask="0x300"/>
          <bitfield name="MODE" caption="Operation modes" mask="0x10000"/>
          <bitfield name="FCD" caption="BOD Fuse Calibration Done" mask="0x40000000"/>
          <bitfield name="SFV" caption="BOD Control Register Store Final Value" mask="0x80000000"/>
        </register>
        <register name="BOD33LEVEL" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="BOD33 Level Register">
          <bitfield name="VAL" caption="BOD Value" mask="0x3F"/>
        </register>
        <register name="BOD33SAMPLING" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption="BOD33 Sampling Control Register">
          <bitfield name="CEN" caption="Clock Enable" mask="0x1"/>
          <bitfield name="CSSEL" caption="Clock Source Select" mask="0x2"/>
          <bitfield name="PSEL" caption="Prescaler Select" mask="0xF00"/>
        </register>
        <register name="BOD18CTRL" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption="BOD18 Control Register">
          <bitfield name="EN" caption="Enable" mask="0x1"/>
          <bitfield name="HYST" caption="BOD Hysteresis" mask="0x2"/>
          <bitfield name="ACTION" caption="Action" mask="0x300"/>
          <bitfield name="MODE" caption="Operation modes" mask="0x10000"/>
          <bitfield name="FCD" caption="BOD Fuse Calibration Done" mask="0x40000000"/>
          <bitfield name="SFV" caption="BOD Control Register Store Final Value" mask="0x80000000"/>
        </register>
        <register name="BOD18LEVEL" offset="0x3C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="BOD18 Level Register">
          <bitfield name="VAL" caption="BOD Value" mask="0x3F"/>
          <bitfield name="RANGE" caption="BOD Threshold Range" mask="0x80000000"/>
        </register>
        <register name="VREGCR" offset="0x44" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Voltage Regulator Configuration Register">
          <bitfield name="DIS" caption="Voltage Regulator disable" mask="0x1"/>
          <bitfield name="SSG" caption="Spread Spectrum Generator Enable" mask="0x100"/>
          <bitfield name="SSW" caption="Stop Switching" mask="0x200"/>
          <bitfield name="SSWEVT" caption="Stop Switching On Event Enable" mask="0x400"/>
          <bitfield name="SFV" caption="Store Final Value" mask="0x80000000"/>
        </register>
        <register name="VREGNCSR" offset="0x4C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Normal Mode Control and Status Register">
        </register>
        <register name="VREGLPCSR" offset="0x50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="LP Mode Control and Status Register">
        </register>
        <register name="RC1MCR" offset="0x58" rw="RW" size="4" access-size="4" initval="0x00000F00" caption="1MHz RC Clock Configuration Register">
          <bitfield name="CLKOE" caption="1MHz RC Osc Clock Output Enable" mask="0x1"/>
          <bitfield name="FCD" caption="Flash Calibration Done" mask="0x80"/>
          <bitfield name="CLKCAL" caption="1MHz RC Osc Calibration" mask="0x1F00"/>
        </register>
        <register name="BGCR" offset="0x5C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bandgap Calibration Register">
        </register>
        <register name="BGCTRL" offset="0x60" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Bandgap Control Register">
          <bitfield name="ADCISEL" caption="ADC Input Selection" mask="0x3" values="BSCIF_BGCTRL__ADCISEL"/>
          <bitfield name="TSEN" caption="Temperature Sensor Enable" mask="0x100"/>
        </register>
        <register name="BGSR" offset="0x64" rw="R" size="4" access-size="4" initval="0x00000000" caption="Bandgap Status Register">
          <bitfield name="BGBUFRDY" caption="Bandgap Buffer Ready" mask="0xFF" values="BSCIF_BGSR__BGBUFRDY"/>
          <bitfield name="BGRDY" caption="Bandgap Voltage Reference Ready" mask="0x10000"/>
          <bitfield name="LPBGRDY" caption="Low Power Bandgap Voltage Reference Ready" mask="0x20000"/>
          <bitfield name="VREF" caption="Voltage Reference Used by the System" mask="0xC0000"/>
        </register>
        <register name="BR" offset="0x78" rw="RW" size="4" access-size="4" count="4" initval="0x00000000" caption="Backup Register">
        </register>
        <register name="BRIFBVERSION" offset="0x3E4" rw="R" size="4" access-size="4" initval="0x00000100" caption="Backup Register Interface Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
        <register name="BGREFIFBVERSION" offset="0x3E8" rw="R" size="4" access-size="4" initval="0x00000110" caption="BGREFIFB Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
        <register name="VREGIFGVERSION" offset="0x3EC" rw="R" size="4" access-size="4" initval="0x00000110" caption="VREGIFA Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
        <register name="BODIFCVERSION" offset="0x3F0" rw="R" size="4" access-size="4" initval="0x00000110" caption="BODIFC Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
        <register name="RC32KIFBVERSION" offset="0x3F4" rw="R" size="4" access-size="4" initval="0x00000100" caption="32 kHz RC Oscillator Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="OSC32IFAVERSION" offset="0x3F8" rw="R" size="4" access-size="4" initval="0x00000200" caption="32 KHz Oscillator Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant nubmer" mask="0xF0000"/>
        </register>
        <register name="VERSION" offset="0x3FC" rw="R" size="4" access-size="4" initval="0x00000100" caption="BSCIF Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="BSCIF_UNLOCK__KEY">
        <value name="VALID" caption="Valid Key to Unlock register" value="0xAA"/>
      </value-group>
      <value-group name="BSCIF_BGCTRL__ADCISEL">
        <value name="DIS" value="0"/>
        <value name="VTEMP" value="1"/>
        <value name="VREF" value="2"/>
      </value-group>
      <value-group name="BSCIF_BGSR__BGBUFRDY">
        <value name="FLASH" value="1"/>
        <value name="PLL" value="2"/>
        <value name="VREG" value="4"/>
        <value name="BUFRR" value="8"/>
        <value name="ADC" value="16"/>
        <value name="LCD" value="32"/>
      </value-group>
    </module>
    <module name="CATB" id="I7567" version="1.0.0" caption="Capacitive Touch Module B">
      <register-group name="CATB" caption="Capacitive Touch Module B">
        <register name="CR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="EN" caption="Module Enable" mask="0x1"/>
          <bitfield name="RUN" caption="Start Operation" mask="0x2"/>
          <bitfield name="IIDLE" caption="Initialize Idle Value" mask="0x4"/>
          <bitfield name="ETRIG" caption="Event Triggered Operation" mask="0x8"/>
          <bitfield name="INTRES" caption="Internal Resistors" mask="0x10"/>
          <bitfield name="CKSEL" caption="Clock Select" mask="0x20"/>
          <bitfield name="DIFF" caption="Differential Mode" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="ESAMPLES" caption="Number of Event Samples" mask="0x7F00"/>
          <bitfield name="CHARGET" caption="Charge Time" mask="0xF0000"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x80000000"/>
        </register>
        <register name="CNTCR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Counter Control Register">
          <bitfield name="TOP" caption="Counter Top Value" mask="0xFFFFFF"/>
          <bitfield name="SPREAD" caption="Spread Spectrum" mask="0xF000000"/>
          <bitfield name="REPEAT" caption="Repeat Measurements" mask="0x70000000"/>
        </register>
        <register name="IDLE" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Sensor Idle Level">
          <bitfield name="FIDLE" caption="Fractional Sensor Idle" mask="0xFFF"/>
          <bitfield name="RIDLE" caption="Integer Sensor Idle" mask="0xFFFF000"/>
        </register>
        <register name="LEVEL" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Sensor Relative Level">
          <bitfield name="FLEVEL" caption="Fractional Sensor Level" mask="0xFFF"/>
          <bitfield name="RLEVEL" caption="Integer Sensor Level" mask="0xFF000"/>
        </register>
        <register name="RAW" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="Sensor Raw Value">
          <bitfield name="RAWA" caption="Current Sensor Raw Value" mask="0xFF0000"/>
          <bitfield name="RAWB" caption="Last Sensor Raw Value" mask="0xFF000000"/>
        </register>
        <register name="TIMING" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Filter Timing Register">
          <bitfield name="TLEVEL" caption="Relative Level Smoothing" mask="0xFFF"/>
          <bitfield name="TIDLE" caption="Idle Smoothening" mask="0xFFF0000"/>
        </register>
        <register name="THRESH" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Threshold Register">
          <bitfield name="FTHRESH" caption="Fractional part of Threshold Value" mask="0xFFF"/>
          <bitfield name="RTHRESH" caption="Rational part of Threshold Value" mask="0xFF000"/>
          <bitfield name="DIR" caption="Threshold Direction" mask="0x800000"/>
          <bitfield name="LENGTH" caption="Threshold Length" mask="0x1F000000"/>
        </register>
        <register name="PINSEL" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pin Selection Register">
          <bitfield name="PINSEL" caption="Pin Select" mask="0xFF"/>
        </register>
        <register name="DMA" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Direct Memory Access Register">
          <bitfield name="DMA" caption="Direct Memory Access" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISR" offset="0x24" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="SAMPLE" caption="Sample Ready Interrupt Status" mask="0x1"/>
          <bitfield name="INTCH" caption="In-touch Interrupt Status" mask="0x2"/>
          <bitfield name="OUTTCH" caption="Out-of-Touch Interrupt Status" mask="0x4"/>
        </register>
        <register name="IER" offset="0x28" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="SAMPLE" caption="Sample Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="INTCH" caption="In-touch Interrupt Enable" mask="0x2"/>
          <bitfield name="OUTTCH" caption="Out-of-Touch Interrupt Enable" mask="0x4"/>
        </register>
        <register name="IDR" offset="0x2C" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="SAMPLE" caption="Sample Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="INTCH" caption="In-touch Interrupt Disable" mask="0x2"/>
          <bitfield name="OUTTCH" caption="Out-of-Touch Interrupt Disable" mask="0x4"/>
        </register>
        <register name="IMR" offset="0x30" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="SAMPLE" caption="Sample Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="INTCH" caption="In-touch Interrupt Mask" mask="0x2"/>
          <bitfield name="OUTTCH" caption="Out-of-Touch Interrupt Mask" mask="0x4"/>
        </register>
        <register name="SCR" offset="0x34" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Status Clear Register">
          <bitfield name="SAMPLE" caption="Sample Ready" mask="0x1"/>
          <bitfield name="INTCH" caption="In-touch" mask="0x2"/>
          <bitfield name="OUTTCH" caption="Out-of-Touch" mask="0x4"/>
        </register>
        <register name="INTCH" offset="0x40" rw="R" size="4" access-size="4" count="1" initval="0x00000000" caption="In-Touch Status Register">
          <bitfield name="INTCH" caption="In-Touch" mask="0xFFFFFFFF"/>
        </register>
        <register name="INTCHCLR" offset="0x50" rw="W" size="4" access-size="4" atomic-op="clear:INTCH" count="1" initval="0x00000000" caption="In-Touch Status Clear Register">
          <bitfield name="INTCHCLR" caption="In-Touch Clear" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTTCH" offset="0x60" rw="R" size="4" access-size="4" count="1" initval="0x00000000" caption="Out-of-Touch Status Register">
          <bitfield name="OUTTCH" caption="Out-of-Touch" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTTCHCLR" offset="0x70" rw="W" size="4" access-size="4" atomic-op="clear:OUTTCH" count="1" initval="0x00000000" caption="Out-of-Touch Status Clear Register">
          <bitfield name="OUTTCHCLR" caption="Out of Touch" mask="0xFFFFFFFF"/>
        </register>
        <register name="PARAMETER" offset="0xF8" rw="R" size="4" access-size="4" caption="Parameter Register">
          <bitfield name="NPINS" caption="Number of Pins" mask="0xFF"/>
          <bitfield name="NSTATUS" caption="Number of Status bits" mask="0xFF00"/>
          <bitfield name="FRACTIONAL" caption="Number of Fractional bits" mask="0xF0000"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000100" caption="Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
      </register-group>
    </module>
    <module name="CHIPID" version="1.0.0" caption="Chip ID Registers">
      <register-group name="CHIPID" caption="Chip ID Registers">
        <register name="CIDR" offset="0x340" rw="R" size="4" access-size="4" initval="0xAB0B0AE0" caption="Chip ID Register">
        </register>
        <register name="EXID" offset="0x344" rw="R" size="4" access-size="4" initval="0x13000002" caption="Chip ID Extension Register">
        </register>
      </register-group>
    </module>
    <module name="CRCCU" id="I7644" version="2.0.2" caption="CRC Calculation Unit">
      <register-group name="CRCCU" caption="CRC Calculation Unit">
        <register name="DSCR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Descriptor Base Register">
          <bitfield name="DSCR" caption="Description Base Address" mask="0xFFFFFE00"/>
        </register>
        <register name="DMAEN" offset="0x8" rw="W" size="4" access-size="4" atomic-op="set:DMASR" initval="0x00000000" caption="DMA Enable Register">
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x1"/>
        </register>
        <register name="DMADIS" offset="0xC" rw="W" size="4" access-size="4" atomic-op="clear:DMASR" initval="0x00000000" caption="DMA Disable Register">
          <bitfield name="DMADIS" caption="DMA Disable" mask="0x1"/>
        </register>
        <register name="DMASR" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="DMA Status Register">
          <bitfield name="DMASR" caption="DMA Channel Status" mask="0x1"/>
        </register>
        <register name="DMAIER" offset="0x14" rw="W" size="4" access-size="4" atomic-op="set:DMAIMR" initval="0x00000000" caption="DMA Interrupt Enable Register">
          <bitfield name="DMAIER" caption="DMA Interrupt Enable" mask="0x1"/>
        </register>
        <register name="DMAIDR" offset="0x18" rw="W" size="4" access-size="4" atomic-op="clear:DMAIMR" initval="0x00000000" caption="DMA Interrupt Disable Register">
          <bitfield name="DMAIDR" caption="DMA Interrupt Disable" mask="0x1"/>
        </register>
        <register name="DMAIMR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="DMA Interrupt Mask Register">
          <bitfield name="DMAIMR" caption="DMA Interrupt Mask" mask="0x1"/>
        </register>
        <register name="DMAISR" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000000" caption="DMA Interrupt Status Register">
          <bitfield name="DMAISR" caption="DMA Interrupt Status" mask="0x1"/>
        </register>
        <register name="CR" offset="0x34" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="RESET" caption="Reset CRCComputation" mask="0x1"/>
        </register>
        <register name="MR" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="ENABLE" caption="CRC Computation Enable" mask="0x1"/>
          <bitfield name="COMPARE" caption="CRC Compare" mask="0x2"/>
          <bitfield name="PTYPE" caption="Polynomial Type" mask="0xC" values="CRCCU_MR__PTYPE"/>
          <bitfield name="DIVIDER" caption="Bandwidth Divider" mask="0xF0"/>
        </register>
        <register name="SR" offset="0x3C" rw="R" size="4" access-size="4" initval="0xFFFFFFFF" caption="Status Register">
          <bitfield name="CRC" caption="Cyclic Redundancy Check Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="IER" offset="0x40" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="ERRIER" caption="CRC Error Interrupt Enable" mask="0x1"/>
        </register>
        <register name="IDR" offset="0x44" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="ERRIDR" caption="CRC Error Interrupt Disable" mask="0x1"/>
        </register>
        <register name="IMR" offset="0x48" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="ERRIMR" caption="CRC Error Interrupt Mask" mask="0x1"/>
        </register>
        <register name="ISR" offset="0x4C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="ERRISR" caption="CRC Error Interrupt Status" mask="0x1"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000202" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="CRCCU_MR__PTYPE">
        <value name="CCITT8023" value="0"/>
        <value name="CASTAGNOLI" value="1"/>
        <value name="CCITT16" value="2"/>
      </value-group>
    </module>
    <module name="DACC" id="I7645" version="1.1.1" caption="DAC Controller">
      <register-group name="DACC" caption="DAC Controller">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="MR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="TRGEN" caption="Trigger Enable" mask="0x1"/>
          <bitfield name="TRGSEL" caption="Trigger Selection" mask="0xE"/>
          <bitfield name="DACEN" caption="DAC Enable" mask="0x10"/>
          <bitfield name="WORD" caption="Word Transfer" mask="0x20"/>
          <bitfield name="STARTUP" caption="Startup Time Selection" mask="0xFF00"/>
          <bitfield name="CLKDIV" caption="Clock Divider for Internal Trigger" mask="0xFFFF0000"/>
        </register>
        <register name="CDR" offset="0x8" rw="W" size="4" access-size="4" initval="0x00000000" caption="Conversion Data Register">
          <bitfield name="DATA" caption="Data to Convert" mask="0xFFFFFFFF"/>
        </register>
        <register name="IER" offset="0xC" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="IDR" offset="0x10" rw="W" size="4" access-size="4" atomic-op="clear:IMR" caption="Interrupt Disable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Disable" mask="0x1"/>
        </register>
        <register name="IMR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Mask" mask="0x1"/>
        </register>
        <register name="ISR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Status" mask="0x1"/>
        </register>
        <register name="WPMR" offset="0xE4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Write Protect Mode Register">
          <bitfield name="WPEN" caption="Write Protect Enable" mask="0x1"/>
          <bitfield name="WPKEY" caption="Write Protect Key" mask="0xFFFFFF00"/>
        </register>
        <register name="WPSR" offset="0xE8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Write Protect Status Register">
          <bitfield name="WPROTERR" caption="Write Protection Error" mask="0x1"/>
          <bitfield name="WPROTADDR" caption="Write Protection Error Address" mask="0xFF00"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000111" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0x70000"/>
        </register>
      </register-group>
    </module>
    <module name="EDP" id="I8320" version="1.0.0" caption="Enhanced Debug Port For ARM Products">
    </module>
    <module name="EIC" id="I7529" version="3.0.2" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register name="IER" offset="0x0" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2" values="EIC_IER__INT1"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4" values="EIC_IER__INT2"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8" values="EIC_IER__INT3"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10" values="EIC_IER__INT4"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="IDR" offset="0x4" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2" values="EIC_IDR__INT1"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4" values="EIC_IDR__INT2"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8" values="EIC_IDR__INT3"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10" values="EIC_IDR__INT4"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="IMR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2" values="EIC_IMR__INT1"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4" values="EIC_IMR__INT2"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8" values="EIC_IMR__INT3"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10" values="EIC_IMR__INT4"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="ISR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2" values="EIC_ISR__INT1"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4" values="EIC_ISR__INT2"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8" values="EIC_ISR__INT3"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10" values="EIC_ISR__INT4"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="ICR" offset="0x10" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Interrupt Clear Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2" values="EIC_ICR__INT1"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4" values="EIC_ICR__INT2"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8" values="EIC_ICR__INT3"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10" values="EIC_ICR__INT4"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="MODE" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2" values="EIC_MODE__INT1"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4" values="EIC_MODE__INT2"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8" values="EIC_MODE__INT3"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10" values="EIC_MODE__INT4"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="EDGE" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Edge Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2" values="EIC_EDGE__INT1"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4" values="EIC_EDGE__INT2"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8" values="EIC_EDGE__INT3"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10" values="EIC_EDGE__INT4"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="LEVEL" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Level Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="FILTER" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Filter Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="ASYNC" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Asynchronous Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="EN" offset="0x30" rw="W" size="4" access-size="4" atomic-op="set:CTRL" initval="0x00000000" caption="Enable Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="DIS" offset="0x34" rw="W" size="4" access-size="4" atomic-op="clear:CTRL" initval="0x00000000" caption="Disable Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="CTRL" offset="0x38" rw="R" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="NMI" caption="External Non Maskable CPU interrupt" mask="0x1"/>
          <bitfield name="INT1" caption="External Interrupt 1" mask="0x2"/>
          <bitfield name="INT2" caption="External Interrupt 2" mask="0x4"/>
          <bitfield name="INT3" caption="External Interrupt 3" mask="0x8"/>
          <bitfield name="INT4" caption="External Interrupt 4" mask="0x10"/>
          <bitfield name="INT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="INT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="INT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="INT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="INT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="INT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="INT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="INT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="INT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="INT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="INT15" caption="External Interrupt 15" mask="0x8000"/>
        </register>
        <register name="VERSION" offset="0x3FC" rw="R" size="4" access-size="4" initval="0x00000302" caption="Version Register">
          <bitfield name="VERSION" caption="Version bits" mask="0xFFF"/>
        </register>
      </register-group>
      <value-group name="EIC_IER__INT1">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_IER__INT2">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_IER__INT3">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_IER__INT4">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_IDR__INT1">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_IDR__INT2">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_IDR__INT3">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_IDR__INT4">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_IMR__INT1">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="EIC_IMR__INT2">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="EIC_IMR__INT3">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="EIC_IMR__INT4">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="EIC_ISR__INT1">
        <value name="0" caption="An interrupt event has not occurred" value="0"/>
        <value name="1" caption="An interrupt event has occurred." value="1"/>
      </value-group>
      <value-group name="EIC_ISR__INT2">
        <value name="0" caption="An interrupt event has not occurred" value="0"/>
        <value name="1" caption="An interrupt event has occurred." value="1"/>
      </value-group>
      <value-group name="EIC_ISR__INT3">
        <value name="0" caption="An interrupt event has not occurred" value="0"/>
        <value name="1" caption="An interrupt event has occurred." value="1"/>
      </value-group>
      <value-group name="EIC_ISR__INT4">
        <value name="0" caption="An interrupt event has not occurred" value="0"/>
        <value name="1" caption="An interrupt event has occurred." value="1"/>
      </value-group>
      <value-group name="EIC_ICR__INT1">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Clear Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_ICR__INT2">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Clear Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_ICR__INT3">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Clear Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_ICR__INT4">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Clear Interrupt." value="1"/>
      </value-group>
      <value-group name="EIC_MODE__INT1">
        <value name="0" caption="Edge triggered interrupt" value="0"/>
        <value name="1" caption="Level triggered interrupt" value="1"/>
      </value-group>
      <value-group name="EIC_MODE__INT2">
        <value name="0" caption="Edge triggered interrupt" value="0"/>
        <value name="1" caption="Level triggered interrupt" value="1"/>
      </value-group>
      <value-group name="EIC_MODE__INT3">
        <value name="0" caption="Edge triggered interrupt" value="0"/>
        <value name="1" caption="Level triggered interrupt" value="1"/>
      </value-group>
      <value-group name="EIC_MODE__INT4">
        <value name="0" caption="Edge triggered interrupt" value="0"/>
        <value name="1" caption="Level triggered interrupt" value="1"/>
      </value-group>
      <value-group name="EIC_EDGE__INT1">
        <value name="0" caption="Triggers on falling edge" value="0"/>
        <value name="1" caption="Triggers on rising edge." value="1"/>
      </value-group>
      <value-group name="EIC_EDGE__INT2">
        <value name="0" caption="Triggers on falling edge" value="0"/>
        <value name="1" caption="Triggers on rising edge." value="1"/>
      </value-group>
      <value-group name="EIC_EDGE__INT3">
        <value name="0" caption="Triggers on falling edge" value="0"/>
        <value name="1" caption="Triggers on rising edge." value="1"/>
      </value-group>
      <value-group name="EIC_EDGE__INT4">
        <value name="0" caption="Triggers on falling edge" value="0"/>
        <value name="1" caption="Triggers on rising edge." value="1"/>
      </value-group>
    </module>
    <module name="FLASHCALW" id="I8322" version="1.1.0" caption="Flash Controller">
      <register-group name="FLASHCALW" caption="Flash Controller">
        <register name="FCR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Flash Controller Control Register">
          <bitfield name="FRDY" caption="Flash Ready Interrupt Enable" mask="0x1" values="FLASHCALW_FCR__FRDY"/>
          <bitfield name="LOCKE" caption="Lock Error Interrupt Enable" mask="0x4" values="FLASHCALW_FCR__LOCKE"/>
          <bitfield name="PROGE" caption="Programming Error Interrupt Enable" mask="0x8" values="FLASHCALW_FCR__PROGE"/>
          <bitfield name="FWS" caption="Flash Wait State" mask="0x40" values="FLASHCALW_FCR__FWS"/>
          <bitfield name="WS1OPT" caption="Wait State 1 Optimization" mask="0x80"/>
        </register>
        <register name="FCMD" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Flash Controller Command Register">
          <bitfield name="CMD" caption="Command" mask="0x3F" values="FLASHCALW_FCMD__CMD"/>
          <bitfield name="PAGEN" caption="Page number" mask="0xFFFF00"/>
          <bitfield name="KEY" caption="Write protection key" mask="0xFF000000" values="FLASHCALW_FCMD__KEY"/>
        </register>
        <register name="FSR" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Flash Controller Status Register">
          <bitfield name="FRDY" caption="Flash Ready Status" mask="0x1"/>
          <bitfield name="LOCKE" caption="Lock Error Status" mask="0x4"/>
          <bitfield name="PROGE" caption="Programming Error Status" mask="0x8"/>
          <bitfield name="SECURITY" caption="Security Bit Status" mask="0x10"/>
          <bitfield name="QPRR" caption="Quick Page Read Result" mask="0x20"/>
          <bitfield name="HSMODE" caption="High Speed Mode" mask="0x40"/>
          <bitfield name="ECCERR" caption="ECC Error Status" mask="0x300" values="FLASHCALW_FSR__ECCERR"/>
          <bitfield name="LOCK0" caption="Lock Region 0 Lock Status" mask="0x10000"/>
          <bitfield name="LOCK1" caption="Lock Region 1 Lock Status" mask="0x20000"/>
          <bitfield name="LOCK2" caption="Lock Region 2 Lock Status" mask="0x40000"/>
          <bitfield name="LOCK3" caption="Lock Region 3 Lock Status" mask="0x80000"/>
          <bitfield name="LOCK4" caption="Lock Region 4 Lock Status" mask="0x100000"/>
          <bitfield name="LOCK5" caption="Lock Region 5 Lock Status" mask="0x200000"/>
          <bitfield name="LOCK6" caption="Lock Region 6 Lock Status" mask="0x400000"/>
          <bitfield name="LOCK7" caption="Lock Region 7 Lock Status" mask="0x800000"/>
          <bitfield name="LOCK8" caption="Lock Region 8 Lock Status" mask="0x1000000"/>
          <bitfield name="LOCK9" caption="Lock Region 9 Lock Status" mask="0x2000000"/>
          <bitfield name="LOCK10" caption="Lock Region 10 Lock Status" mask="0x4000000"/>
          <bitfield name="LOCK11" caption="Lock Region 11 Lock Status" mask="0x8000000"/>
          <bitfield name="LOCK12" caption="Lock Region 12 Lock Status" mask="0x10000000"/>
          <bitfield name="LOCK13" caption="Lock Region 13 Lock Status" mask="0x20000000"/>
          <bitfield name="LOCK14" caption="Lock Region 14 Lock Status" mask="0x40000000"/>
          <bitfield name="LOCK15" caption="Lock Region 15 Lock Status" mask="0x80000000"/>
        </register>
        <register name="FPR" offset="0xC" rw="R" size="4" access-size="4" caption="Flash Controller Parameter Register">
          <bitfield name="FSZ" caption="Flash Size" mask="0xF"/>
          <bitfield name="PSZ" caption="Page Size" mask="0x700"/>
        </register>
        <register name="VERSION" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000110" caption="Flash Controller Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
        <register name="FGPFRHI" offset="0x14" rw="RW" size="4" access-size="4" caption="Flash Controller General Purpose Fuse Register High">
          <bitfield name="GPF32" caption="General Purpose Fuse 32" mask="0x1"/>
          <bitfield name="GPF33" caption="General Purpose Fuse 33" mask="0x2"/>
          <bitfield name="GPF34" caption="General Purpose Fuse 34" mask="0x4"/>
          <bitfield name="GPF35" caption="General Purpose Fuse 35" mask="0x8"/>
          <bitfield name="GPF36" caption="General Purpose Fuse 36" mask="0x10"/>
          <bitfield name="GPF37" caption="General Purpose Fuse 37" mask="0x20"/>
          <bitfield name="GPF38" caption="General Purpose Fuse 38" mask="0x40"/>
          <bitfield name="GPF39" caption="General Purpose Fuse 39" mask="0x80"/>
          <bitfield name="GPF40" caption="General Purpose Fuse 40" mask="0x100"/>
          <bitfield name="GPF41" caption="General Purpose Fuse 41" mask="0x200"/>
          <bitfield name="GPF42" caption="General Purpose Fuse 42" mask="0x400"/>
          <bitfield name="GPF43" caption="General Purpose Fuse 43" mask="0x800"/>
          <bitfield name="GPF44" caption="General Purpose Fuse 44" mask="0x1000"/>
          <bitfield name="GPF45" caption="General Purpose Fuse 45" mask="0x2000"/>
          <bitfield name="GPF46" caption="General Purpose Fuse 46" mask="0x4000"/>
          <bitfield name="GPF47" caption="General Purpose Fuse 47" mask="0x8000"/>
          <bitfield name="GPF48" caption="General Purpose Fuse 48" mask="0x10000"/>
          <bitfield name="GPF49" caption="General Purpose Fuse 49" mask="0x20000"/>
          <bitfield name="GPF50" caption="General Purpose Fuse 50" mask="0x40000"/>
          <bitfield name="GPF51" caption="General Purpose Fuse 51" mask="0x80000"/>
          <bitfield name="GPF52" caption="General Purpose Fuse 52" mask="0x100000"/>
          <bitfield name="GPF53" caption="General Purpose Fuse 53" mask="0x200000"/>
          <bitfield name="GPF54" caption="General Purpose Fuse 54" mask="0x400000"/>
          <bitfield name="GPF55" caption="General Purpose Fuse 55" mask="0x800000"/>
          <bitfield name="GPF56" caption="General Purpose Fuse 56" mask="0x1000000"/>
          <bitfield name="GPF57" caption="General Purpose Fuse 57" mask="0x2000000"/>
          <bitfield name="GPF58" caption="General Purpose Fuse 58" mask="0x4000000"/>
          <bitfield name="GPF59" caption="General Purpose Fuse 59" mask="0x8000000"/>
          <bitfield name="GPF60" caption="General Purpose Fuse 60" mask="0x10000000"/>
          <bitfield name="GPF61" caption="General Purpose Fuse 61" mask="0x20000000"/>
          <bitfield name="GPF62" caption="General Purpose Fuse 62" mask="0x40000000"/>
          <bitfield name="GPF63" caption="General Purpose Fuse 63" mask="0x80000000"/>
        </register>
        <register name="FGPFRLO" offset="0x18" rw="RW" size="4" access-size="4" caption="Flash Controller General Purpose Fuse Register Low">
          <bitfield name="LOCK0" caption="Lock Bit 0" mask="0x1"/>
          <bitfield name="LOCK1" caption="Lock Bit 1" mask="0x2"/>
          <bitfield name="LOCK2" caption="Lock Bit 2" mask="0x4"/>
          <bitfield name="LOCK3" caption="Lock Bit 3" mask="0x8"/>
          <bitfield name="LOCK4" caption="Lock Bit 4" mask="0x10"/>
          <bitfield name="LOCK5" caption="Lock Bit 5" mask="0x20"/>
          <bitfield name="LOCK6" caption="Lock Bit 6" mask="0x40"/>
          <bitfield name="LOCK7" caption="Lock Bit 7" mask="0x80"/>
          <bitfield name="LOCK8" caption="Lock Bit 8" mask="0x100"/>
          <bitfield name="LOCK9" caption="Lock Bit 9" mask="0x200"/>
          <bitfield name="LOCK10" caption="Lock Bit 10" mask="0x400"/>
          <bitfield name="LOCK11" caption="Lock Bit 11" mask="0x800"/>
          <bitfield name="LOCK12" caption="Lock Bit 12" mask="0x1000"/>
          <bitfield name="LOCK13" caption="Lock Bit 13" mask="0x2000"/>
          <bitfield name="LOCK14" caption="Lock Bit 14" mask="0x4000"/>
          <bitfield name="LOCK15" caption="Lock Bit 15" mask="0x8000"/>
          <bitfield name="GPF16" caption="General Purpose Fuse 16" mask="0x10000"/>
          <bitfield name="GPF17" caption="General Purpose Fuse 17" mask="0x20000"/>
          <bitfield name="GPF18" caption="General Purpose Fuse 18" mask="0x40000"/>
          <bitfield name="GPF19" caption="General Purpose Fuse 19" mask="0x80000"/>
          <bitfield name="GPF20" caption="General Purpose Fuse 20" mask="0x100000"/>
          <bitfield name="GPF21" caption="General Purpose Fuse 21" mask="0x200000"/>
          <bitfield name="GPF22" caption="General Purpose Fuse 22" mask="0x400000"/>
          <bitfield name="GPF23" caption="General Purpose Fuse 23" mask="0x800000"/>
          <bitfield name="GPF24" caption="General Purpose Fuse 24" mask="0x1000000"/>
          <bitfield name="GPF25" caption="General Purpose Fuse 25" mask="0x2000000"/>
          <bitfield name="GPF26" caption="General Purpose Fuse 26" mask="0x4000000"/>
          <bitfield name="GPF27" caption="General Purpose Fuse 27" mask="0x8000000"/>
          <bitfield name="GPF28" caption="General Purpose Fuse 28" mask="0x10000000"/>
          <bitfield name="GPF29" caption="General Purpose Fuse 29" mask="0x20000000"/>
          <bitfield name="GPF30" caption="General Purpose Fuse 30" mask="0x40000000"/>
          <bitfield name="GPF31" caption="General Purpose Fuse 31" mask="0x80000000"/>
        </register>
      </register-group>
      <value-group name="FLASHCALW_FCR__FRDY">
        <value name="0" caption="Flash Ready does not generate an interrupt" value="0"/>
        <value name="1" caption="Flash Ready generates an interrupt" value="1"/>
      </value-group>
      <value-group name="FLASHCALW_FCR__FWS">
        <value name="0" caption="The flash is read with 0 wait states" value="0"/>
        <value name="1" caption="The flash is read with 1 wait states" value="1"/>
      </value-group>
      <value-group name="FLASHCALW_FCR__LOCKE">
        <value name="0" caption="Lock Error does not generate an interrupt" value="0"/>
        <value name="1" caption="Lock Error generates an interrupt" value="1"/>
      </value-group>
      <value-group name="FLASHCALW_FCR__PROGE">
        <value name="0" caption="Programming Error does not generate an interrupt" value="0"/>
        <value name="1" caption="Programming Error generates an interrupt" value="1"/>
      </value-group>
      <value-group name="FLASHCALW_FCMD__CMD">
        <value name="NOP" caption="No Operation" value="0"/>
        <value name="WP" caption="Write Page" value="1"/>
        <value name="EP" caption="Erase Page" value="2"/>
        <value name="CPB" caption="Clear Page Buffer" value="3"/>
        <value name="LP" caption="Lock Region containing page" value="4"/>
        <value name="UP" caption="Unlock Region containing page" value="5"/>
        <value name="EA" caption="Erase All, including secuity and fuse bits" value="6"/>
        <value name="WGPB" caption="Write General-Purpose fuse Bit" value="7"/>
        <value name="EGPB" caption="Erase General-Purpose fuse Bit" value="8"/>
        <value name="SSB" caption="Set Security Bit" value="9"/>
        <value name="PGPFB" caption="Program GPFuse Byte" value="10"/>
        <value name="EAGPF" caption="Erase All GP Fuses" value="11"/>
        <value name="QPR" caption="Quick Page Read" value="12"/>
        <value name="WUP" caption="Write User Page" value="13"/>
        <value name="EUP" caption="Erase User Page" value="14"/>
        <value name="QPRUP" caption="Quick Page Read User Page" value="15"/>
        <value name="HSEN" caption="High Speed Mode Enable" value="16"/>
        <value name="HSDIS" caption="High Speed Mode Disable" value="17"/>
      </value-group>
      <value-group name="FLASHCALW_FCMD__KEY">
        <value name="KEY" value="0xA5"/>
      </value-group>
      <value-group name="FLASHCALW_FSR__ECCERR">
        <value name="NOERROR" caption="No error" value="0"/>
        <value name="ONEECCERR" caption="One ECC error detected" value="1"/>
        <value name="TWOECCERR" caption="Two ECC errors detected" value="2"/>
      </value-group>
    </module>
    <module name="FUSES" id="I8322" version="1.1.0" caption="Non-Volatile Fuses">
      <register-group name="USERPAGE_FUSES"><register offset="0x4" size="4" name="USERPAGE_WORD_0" rw="RW" initval="0xFFFFFFFF" caption="User Page Word 0"><bitfield mask="0x00000001" name="WDTAUTO" values="WDTAUTO" caption="Watch dog timer auto enable/disable at startup"/><bitfield mask="0x0000007E" name="BOD33LEVEL" values="BOD33LEVEL" caption="3v3 Brown Out Detector Level"/><bitfield mask="0x00000080" name="BOD33EN" values="BODEN" caption="3v3 Brown Out Detector Enable"/><bitfield mask="0x00000300" name="BOD33ACTION" values="BODACTION" caption="3v3 Brown Out Detector Action"/><bitfield mask="0x00000400" name="BOD33HYST" values="BODHYST" caption="3v3 Brown Out Detector Hysteresis"/><bitfield mask="0x0001F800" name="BOD18LV" values="BOD18LV" caption="1v8 Brown Out Detector Level"/><bitfield mask="0x00020000" name="BOD18EN" values="BODEN" caption="1v8 Brown Out Detector Enable"/><bitfield mask="0x000C0000" name="BOD18ACTION" values="BODACTION" caption="1v8 Brown Out Detector Action"/><bitfield mask="0x00100000" name="BOD18HYST" values="BODHYST" caption="1v8 Brown Out Detector Hysteresis"/></register><register offset="0x0" size="4" name="USERPAGE_WORD_1" rw="RW" initval="0xFFFFFFFF" caption="User Page Word 1"/></register-group>
      <register-group name="FLASH_FUSES"><register offset="0x18" size="4" name="FGPFRLO" rw="RW" initval="0xFFFFFFFF" caption="Flash Controller General Purpose Fuse Register Low"><bitfield mask="0x00000001" name="LOCK0"/><bitfield mask="0x00000002" name="LOCK1"/><bitfield mask="0x00000004" name="LOCK2"/><bitfield mask="0x00000008" name="LOCK3"/><bitfield mask="0x00000010" name="LOCK4"/><bitfield mask="0x00000020" name="LOCK5"/><bitfield mask="0x00000040" name="LOCK6"/><bitfield mask="0x00000080" name="LOCK7"/><bitfield mask="0x00000100" name="LOCK8"/><bitfield mask="0x00000200" name="LOCK9"/><bitfield mask="0x00000400" name="LOCK10"/><bitfield mask="0x00000800" name="LOCK11"/><bitfield mask="0x00001000" name="LOCK12"/><bitfield mask="0x00002000" name="LOCK13"/><bitfield mask="0x00004000" name="LOCK14"/><bitfield mask="0x00008000" name="LOCK15"/></register></register-group><value-group name="WDTAUTO"><value name="WDT_ENABLE" caption="WDT is automatically enabled at startup" value="0"/><value name="WDT_DISABLE" caption="WDT is not automatically enabled at startup" value="1"/></value-group><value-group name="BODACTION"><value name="BOD_ACTION_NOACTION" caption="BOD No Action" value="0"/><value name="BOD_ACTION_GENERATE_RESET" caption="The BOD generates a reset" value="1"/><value name="BOD_ACTION_GENERATE_INTERRUPT" caption="The BOD generates an interrupt" value="2"/><value name="BOD_ACTION_RESERVED" caption="Reserved" value="3"/></value-group><value-group name="BODEN"><value name="BOD_DISABLED" caption="BOD disabled" value="0"/><value name="BOD_ENABLED" caption="BOD enabled" value="1"/></value-group><value-group name="BODHYST"><value name="BOD_HYST_DISABLED" caption="Disabled" value="0"/><value name="BOD_HYST_ENABLED" caption="Enabled" value="1"/></value-group><value-group name="BOD18LV"><value name="BOD_LEVEL_OFF" caption="BOD Level OFF" value="0"/><value name="BOD_LEVEL_1V56" caption="BOD Level 1.56V" value="31"/><value name="BOD_LEVEL_1V65" caption="BOD Level 1.65V" value="39"/></value-group><value-group name="BOD33LEVEL"><value name="BOD_LEVEL_OFF" caption="BOD Level OFF" value="0"/><value name="BOD_LEVEL_1V56" caption="BOD Level 1.56V" value="31"/><value name="BOD_LEVEL_1V65" caption="BOD Level 1.65V" value="39"/></value-group>
    </module>
    <module name="FREQM" id="I7530" version="3.1.1" caption="Frequency Meter">
      <register-group name="FREQM" caption="Frequency Meter">
        <register name="CTRL" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control register">
          <bitfield name="START" caption="Start frequency measurement" mask="0x1"/>
        </register>
        <register name="MODE" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode  register">
          <bitfield name="REFSEL" caption="Reference Clock Selection" mask="0x3"/>
          <bitfield name="REFNUM" caption="Number of Reference CLock Cycles" mask="0xFF00"/>
          <bitfield name="CLKSEL" caption="Clock Source Selection" mask="0x1F0000"/>
          <bitfield name="REFCEN" caption="Reference Clock Enable" mask="0x80000000"/>
        </register>
        <register name="STATUS" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status  register">
          <bitfield name="BUSY" caption="Frequency measurement on-going" mask="0x1"/>
          <bitfield name="RCLKBUSY" caption="Reference Clock busy" mask="0x2"/>
        </register>
        <register name="VALUE" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Value register">
          <bitfield name="VALUE" caption="Measured frequency" mask="0xFFFFFF"/>
        </register>
        <register name="IER" offset="0x10" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="DONE" caption="Frequency measurment done" mask="0x1"/>
          <bitfield name="RCLKRDY" caption="Reference Clock ready" mask="0x2"/>
        </register>
        <register name="IDR" offset="0x14" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Diable Register">
          <bitfield name="DONE" caption="Frequency measurment done" mask="0x1"/>
          <bitfield name="RCLKRDY" caption="Reference Clock ready" mask="0x2"/>
        </register>
        <register name="IMR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DONE" caption="Frequency measurment done" mask="0x1"/>
          <bitfield name="RCLKRDY" caption="Reference Clock ready" mask="0x2"/>
        </register>
        <register name="ISR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DONE" caption="Frequency measurment done" mask="0x1"/>
          <bitfield name="RCLKRDY" caption="Reference Clock ready" mask="0x2"/>
        </register>
        <register name="ICR" offset="0x20" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Interrupt Clear Register">
          <bitfield name="DONE" caption="Frequency measurment done" mask="0x1"/>
          <bitfield name="RCLKRDY" caption="Reference Clock ready" mask="0x2"/>
        </register>
        <register name="VERSION" offset="0x3FC" rw="R" size="4" access-size="4" initval="0x00000311" caption="Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
      </register-group>
    </module>
    <module name="GLOC" id="I7551" version="1.0.2" caption="Glue Logic Controller">
      <register-group name="LUT" size="0x8">
        <register name="CR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="AEN" caption="Input mask" mask="0xF"/>
          <bitfield name="FILTEN" caption="Filter enable" mask="0x80000000"/>
        </register>
        <register name="TRUTH" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Truth Register">
          <bitfield name="TRUTH" caption="Truth" mask="0xFFFF"/>
        </register>
      </register-group>
      <register-group name="GLOC" caption="Glue Logic Controller">
        <register-group name="LUT" name-in-module="LUT" offset="0x00" count="2"/>
        <register name="PARAMETER" offset="0x38" rw="R" size="4" access-size="4" caption="Parameter Register">
          <bitfield name="LUTS" caption="LUTs" mask="0xFF"/>
        </register>
        <register name="VERSION" offset="0x3C" rw="R" size="4" access-size="4" initval="0x00000102" caption="Version Register">
          <bitfield name="VERSION" caption="Version" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant" mask="0xF0000"/>
        </register>
      </register-group>
    </module>
    <module name="GPIO" id="I7512" version="2.1.5" caption="General-Purpose Input/Output Controller">
      <register-group name="port" size="0x200">
        <register name="GPER" offset="0x0" rw="RW" size="4" access-size="4" caption="GPIO Enable Register">
          <bitfield name="P0" caption="GPIO Enable" mask="0x1"/>
          <bitfield name="P1" caption="GPIO Enable" mask="0x2"/>
          <bitfield name="P2" caption="GPIO Enable" mask="0x4"/>
          <bitfield name="P3" caption="GPIO Enable" mask="0x8"/>
          <bitfield name="P4" caption="GPIO Enable" mask="0x10"/>
          <bitfield name="P5" caption="GPIO Enable" mask="0x20"/>
          <bitfield name="P6" caption="GPIO Enable" mask="0x40"/>
          <bitfield name="P7" caption="GPIO Enable" mask="0x80"/>
          <bitfield name="P8" caption="GPIO Enable" mask="0x100"/>
          <bitfield name="P9" caption="GPIO Enable" mask="0x200"/>
          <bitfield name="P10" caption="GPIO Enable" mask="0x400"/>
          <bitfield name="P11" caption="GPIO Enable" mask="0x800"/>
          <bitfield name="P12" caption="GPIO Enable" mask="0x1000"/>
          <bitfield name="P13" caption="GPIO Enable" mask="0x2000"/>
          <bitfield name="P14" caption="GPIO Enable" mask="0x4000"/>
          <bitfield name="P15" caption="GPIO Enable" mask="0x8000"/>
          <bitfield name="P16" caption="GPIO Enable" mask="0x10000"/>
          <bitfield name="P17" caption="GPIO Enable" mask="0x20000"/>
          <bitfield name="P18" caption="GPIO Enable" mask="0x40000"/>
          <bitfield name="P19" caption="GPIO Enable" mask="0x80000"/>
          <bitfield name="P20" caption="GPIO Enable" mask="0x100000"/>
          <bitfield name="P21" caption="GPIO Enable" mask="0x200000"/>
          <bitfield name="P22" caption="GPIO Enable" mask="0x400000"/>
          <bitfield name="P23" caption="GPIO Enable" mask="0x800000"/>
          <bitfield name="P24" caption="GPIO Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="GPIO Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="GPIO Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="GPIO Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="GPIO Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="GPIO Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="GPIO Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="GPIO Enable" mask="0x80000000"/>
        </register>
        <register name="GPERS" offset="0x4" rw="W" size="4" access-size="4" atomic-op="set:GPER" caption="GPIO Enable Register - Set">
          <bitfield name="P0" caption="GPIO Enable" mask="0x1"/>
          <bitfield name="P1" caption="GPIO Enable" mask="0x2"/>
          <bitfield name="P2" caption="GPIO Enable" mask="0x4"/>
          <bitfield name="P3" caption="GPIO Enable" mask="0x8"/>
          <bitfield name="P4" caption="GPIO Enable" mask="0x10"/>
          <bitfield name="P5" caption="GPIO Enable" mask="0x20"/>
          <bitfield name="P6" caption="GPIO Enable" mask="0x40"/>
          <bitfield name="P7" caption="GPIO Enable" mask="0x80"/>
          <bitfield name="P8" caption="GPIO Enable" mask="0x100"/>
          <bitfield name="P9" caption="GPIO Enable" mask="0x200"/>
          <bitfield name="P10" caption="GPIO Enable" mask="0x400"/>
          <bitfield name="P11" caption="GPIO Enable" mask="0x800"/>
          <bitfield name="P12" caption="GPIO Enable" mask="0x1000"/>
          <bitfield name="P13" caption="GPIO Enable" mask="0x2000"/>
          <bitfield name="P14" caption="GPIO Enable" mask="0x4000"/>
          <bitfield name="P15" caption="GPIO Enable" mask="0x8000"/>
          <bitfield name="P16" caption="GPIO Enable" mask="0x10000"/>
          <bitfield name="P17" caption="GPIO Enable" mask="0x20000"/>
          <bitfield name="P18" caption="GPIO Enable" mask="0x40000"/>
          <bitfield name="P19" caption="GPIO Enable" mask="0x80000"/>
          <bitfield name="P20" caption="GPIO Enable" mask="0x100000"/>
          <bitfield name="P21" caption="GPIO Enable" mask="0x200000"/>
          <bitfield name="P22" caption="GPIO Enable" mask="0x400000"/>
          <bitfield name="P23" caption="GPIO Enable" mask="0x800000"/>
          <bitfield name="P24" caption="GPIO Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="GPIO Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="GPIO Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="GPIO Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="GPIO Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="GPIO Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="GPIO Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="GPIO Enable" mask="0x80000000"/>
        </register>
        <register name="GPERC" offset="0x8" rw="W" size="4" access-size="4" atomic-op="clear:GPER" caption="GPIO Enable Register - Clear">
          <bitfield name="P0" caption="GPIO Enable" mask="0x1"/>
          <bitfield name="P1" caption="GPIO Enable" mask="0x2"/>
          <bitfield name="P2" caption="GPIO Enable" mask="0x4"/>
          <bitfield name="P3" caption="GPIO Enable" mask="0x8"/>
          <bitfield name="P4" caption="GPIO Enable" mask="0x10"/>
          <bitfield name="P5" caption="GPIO Enable" mask="0x20"/>
          <bitfield name="P6" caption="GPIO Enable" mask="0x40"/>
          <bitfield name="P7" caption="GPIO Enable" mask="0x80"/>
          <bitfield name="P8" caption="GPIO Enable" mask="0x100"/>
          <bitfield name="P9" caption="GPIO Enable" mask="0x200"/>
          <bitfield name="P10" caption="GPIO Enable" mask="0x400"/>
          <bitfield name="P11" caption="GPIO Enable" mask="0x800"/>
          <bitfield name="P12" caption="GPIO Enable" mask="0x1000"/>
          <bitfield name="P13" caption="GPIO Enable" mask="0x2000"/>
          <bitfield name="P14" caption="GPIO Enable" mask="0x4000"/>
          <bitfield name="P15" caption="GPIO Enable" mask="0x8000"/>
          <bitfield name="P16" caption="GPIO Enable" mask="0x10000"/>
          <bitfield name="P17" caption="GPIO Enable" mask="0x20000"/>
          <bitfield name="P18" caption="GPIO Enable" mask="0x40000"/>
          <bitfield name="P19" caption="GPIO Enable" mask="0x80000"/>
          <bitfield name="P20" caption="GPIO Enable" mask="0x100000"/>
          <bitfield name="P21" caption="GPIO Enable" mask="0x200000"/>
          <bitfield name="P22" caption="GPIO Enable" mask="0x400000"/>
          <bitfield name="P23" caption="GPIO Enable" mask="0x800000"/>
          <bitfield name="P24" caption="GPIO Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="GPIO Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="GPIO Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="GPIO Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="GPIO Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="GPIO Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="GPIO Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="GPIO Enable" mask="0x80000000"/>
        </register>
        <register name="GPERT" offset="0xC" rw="W" size="4" access-size="4" atomic-op="toggle:GPER" caption="GPIO Enable Register - Toggle">
          <bitfield name="P0" caption="GPIO Enable" mask="0x1"/>
          <bitfield name="P1" caption="GPIO Enable" mask="0x2"/>
          <bitfield name="P2" caption="GPIO Enable" mask="0x4"/>
          <bitfield name="P3" caption="GPIO Enable" mask="0x8"/>
          <bitfield name="P4" caption="GPIO Enable" mask="0x10"/>
          <bitfield name="P5" caption="GPIO Enable" mask="0x20"/>
          <bitfield name="P6" caption="GPIO Enable" mask="0x40"/>
          <bitfield name="P7" caption="GPIO Enable" mask="0x80"/>
          <bitfield name="P8" caption="GPIO Enable" mask="0x100"/>
          <bitfield name="P9" caption="GPIO Enable" mask="0x200"/>
          <bitfield name="P10" caption="GPIO Enable" mask="0x400"/>
          <bitfield name="P11" caption="GPIO Enable" mask="0x800"/>
          <bitfield name="P12" caption="GPIO Enable" mask="0x1000"/>
          <bitfield name="P13" caption="GPIO Enable" mask="0x2000"/>
          <bitfield name="P14" caption="GPIO Enable" mask="0x4000"/>
          <bitfield name="P15" caption="GPIO Enable" mask="0x8000"/>
          <bitfield name="P16" caption="GPIO Enable" mask="0x10000"/>
          <bitfield name="P17" caption="GPIO Enable" mask="0x20000"/>
          <bitfield name="P18" caption="GPIO Enable" mask="0x40000"/>
          <bitfield name="P19" caption="GPIO Enable" mask="0x80000"/>
          <bitfield name="P20" caption="GPIO Enable" mask="0x100000"/>
          <bitfield name="P21" caption="GPIO Enable" mask="0x200000"/>
          <bitfield name="P22" caption="GPIO Enable" mask="0x400000"/>
          <bitfield name="P23" caption="GPIO Enable" mask="0x800000"/>
          <bitfield name="P24" caption="GPIO Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="GPIO Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="GPIO Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="GPIO Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="GPIO Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="GPIO Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="GPIO Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="GPIO Enable" mask="0x80000000"/>
        </register>
        <register name="PMR0" offset="0x10" rw="RW" size="4" access-size="4" caption="Peripheral Mux Register 0">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 0" mask="0x80000000"/>
        </register>
        <register name="PMR0S" offset="0x14" rw="W" size="4" access-size="4" atomic-op="set:PMR0" caption="Peripheral Mux Register 0 - Set">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 0" mask="0x80000000"/>
        </register>
        <register name="PMR0C" offset="0x18" rw="W" size="4" access-size="4" atomic-op="clear:PMR0" caption="Peripheral Mux Register 0 - Clear">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 0" mask="0x80000000"/>
        </register>
        <register name="PMR0T" offset="0x1C" rw="W" size="4" access-size="4" atomic-op="toggle:PMR0" caption="Peripheral Mux Register 0 - Toggle">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 0" mask="0x80000000"/>
        </register>
        <register name="PMR1" offset="0x20" rw="RW" size="4" access-size="4" caption="Peripheral Mux Register 1">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 1" mask="0x80000000"/>
        </register>
        <register name="PMR1S" offset="0x24" rw="W" size="4" access-size="4" atomic-op="set:PMR1" caption="Peripheral Mux Register 1 - Set">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 1" mask="0x80000000"/>
        </register>
        <register name="PMR1C" offset="0x28" rw="W" size="4" access-size="4" atomic-op="clear:PMR1" caption="Peripheral Mux Register 1 - Clear">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 1" mask="0x80000000"/>
        </register>
        <register name="PMR1T" offset="0x2C" rw="W" size="4" access-size="4" atomic-op="toggle:PMR1" caption="Peripheral Mux Register 1 - Toggle">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 1" mask="0x80000000"/>
        </register>
        <register name="PMR2" offset="0x30" rw="RW" size="4" access-size="4" caption="Peripheral Mux Register 2">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 2" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 2" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 2" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 2" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 2" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 2" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 2" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 2" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 2" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 2" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 2" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 2" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 2" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 2" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 2" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 2" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 2" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 2" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 2" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 2" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 2" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 2" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 2" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 2" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 2" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 2" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 2" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 2" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 2" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 2" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 2" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 2" mask="0x80000000"/>
        </register>
        <register name="PMR2S" offset="0x34" rw="W" size="4" access-size="4" atomic-op="set:PMR2" caption="Peripheral Mux Register 2 - Set">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 2" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 2" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 2" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 2" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 2" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 2" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 2" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 2" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 2" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 2" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 2" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 2" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 2" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 2" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 2" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 2" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 2" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 2" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 2" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 2" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 2" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 2" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 2" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 2" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 2" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 2" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 2" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 2" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 2" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 2" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 2" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 2" mask="0x80000000"/>
        </register>
        <register name="PMR2C" offset="0x38" rw="W" size="4" access-size="4" atomic-op="clear:PMR2" caption="Peripheral Mux Register 2 - Clear">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 2" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 2" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 2" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 2" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 2" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 2" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 2" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 2" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 2" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 2" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 2" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 2" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 2" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 2" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 2" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 2" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 2" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 2" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 2" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 2" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 2" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 2" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 2" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 2" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 2" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 2" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 2" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 2" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 2" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 2" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 2" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 2" mask="0x80000000"/>
        </register>
        <register name="PMR2T" offset="0x3C" rw="W" size="4" access-size="4" atomic-op="toggle:PMR2" caption="Peripheral Mux Register 2 - Toggle">
          <bitfield name="P0" caption="Peripheral Multiplexer Select bit 2" mask="0x1"/>
          <bitfield name="P1" caption="Peripheral Multiplexer Select bit 2" mask="0x2"/>
          <bitfield name="P2" caption="Peripheral Multiplexer Select bit 2" mask="0x4"/>
          <bitfield name="P3" caption="Peripheral Multiplexer Select bit 2" mask="0x8"/>
          <bitfield name="P4" caption="Peripheral Multiplexer Select bit 2" mask="0x10"/>
          <bitfield name="P5" caption="Peripheral Multiplexer Select bit 2" mask="0x20"/>
          <bitfield name="P6" caption="Peripheral Multiplexer Select bit 2" mask="0x40"/>
          <bitfield name="P7" caption="Peripheral Multiplexer Select bit 2" mask="0x80"/>
          <bitfield name="P8" caption="Peripheral Multiplexer Select bit 2" mask="0x100"/>
          <bitfield name="P9" caption="Peripheral Multiplexer Select bit 2" mask="0x200"/>
          <bitfield name="P10" caption="Peripheral Multiplexer Select bit 2" mask="0x400"/>
          <bitfield name="P11" caption="Peripheral Multiplexer Select bit 2" mask="0x800"/>
          <bitfield name="P12" caption="Peripheral Multiplexer Select bit 2" mask="0x1000"/>
          <bitfield name="P13" caption="Peripheral Multiplexer Select bit 2" mask="0x2000"/>
          <bitfield name="P14" caption="Peripheral Multiplexer Select bit 2" mask="0x4000"/>
          <bitfield name="P15" caption="Peripheral Multiplexer Select bit 2" mask="0x8000"/>
          <bitfield name="P16" caption="Peripheral Multiplexer Select bit 2" mask="0x10000"/>
          <bitfield name="P17" caption="Peripheral Multiplexer Select bit 2" mask="0x20000"/>
          <bitfield name="P18" caption="Peripheral Multiplexer Select bit 2" mask="0x40000"/>
          <bitfield name="P19" caption="Peripheral Multiplexer Select bit 2" mask="0x80000"/>
          <bitfield name="P20" caption="Peripheral Multiplexer Select bit 2" mask="0x100000"/>
          <bitfield name="P21" caption="Peripheral Multiplexer Select bit 2" mask="0x200000"/>
          <bitfield name="P22" caption="Peripheral Multiplexer Select bit 2" mask="0x400000"/>
          <bitfield name="P23" caption="Peripheral Multiplexer Select bit 2" mask="0x800000"/>
          <bitfield name="P24" caption="Peripheral Multiplexer Select bit 2" mask="0x1000000"/>
          <bitfield name="P25" caption="Peripheral Multiplexer Select bit 2" mask="0x2000000"/>
          <bitfield name="P26" caption="Peripheral Multiplexer Select bit 2" mask="0x4000000"/>
          <bitfield name="P27" caption="Peripheral Multiplexer Select bit 2" mask="0x8000000"/>
          <bitfield name="P28" caption="Peripheral Multiplexer Select bit 2" mask="0x10000000"/>
          <bitfield name="P29" caption="Peripheral Multiplexer Select bit 2" mask="0x20000000"/>
          <bitfield name="P30" caption="Peripheral Multiplexer Select bit 2" mask="0x40000000"/>
          <bitfield name="P31" caption="Peripheral Multiplexer Select bit 2" mask="0x80000000"/>
        </register>
        <register name="ODER" offset="0x40" rw="RW" size="4" access-size="4" caption="Output Driver Enable Register">
          <bitfield name="P0" caption="Output Driver Enable" mask="0x1"/>
          <bitfield name="P1" caption="Output Driver Enable" mask="0x2"/>
          <bitfield name="P2" caption="Output Driver Enable" mask="0x4"/>
          <bitfield name="P3" caption="Output Driver Enable" mask="0x8"/>
          <bitfield name="P4" caption="Output Driver Enable" mask="0x10"/>
          <bitfield name="P5" caption="Output Driver Enable" mask="0x20"/>
          <bitfield name="P6" caption="Output Driver Enable" mask="0x40"/>
          <bitfield name="P7" caption="Output Driver Enable" mask="0x80"/>
          <bitfield name="P8" caption="Output Driver Enable" mask="0x100"/>
          <bitfield name="P9" caption="Output Driver Enable" mask="0x200"/>
          <bitfield name="P10" caption="Output Driver Enable" mask="0x400"/>
          <bitfield name="P11" caption="Output Driver Enable" mask="0x800"/>
          <bitfield name="P12" caption="Output Driver Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driver Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driver Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driver Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driver Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driver Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driver Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driver Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driver Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driver Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driver Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driver Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driver Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driver Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driver Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driver Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driver Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driver Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driver Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driver Enable" mask="0x80000000"/>
        </register>
        <register name="ODERS" offset="0x44" rw="W" size="4" access-size="4" atomic-op="set:ODER" caption="Output Driver Enable Register - Set">
          <bitfield name="P0" caption="Output Driver Enable" mask="0x1"/>
          <bitfield name="P1" caption="Output Driver Enable" mask="0x2"/>
          <bitfield name="P2" caption="Output Driver Enable" mask="0x4"/>
          <bitfield name="P3" caption="Output Driver Enable" mask="0x8"/>
          <bitfield name="P4" caption="Output Driver Enable" mask="0x10"/>
          <bitfield name="P5" caption="Output Driver Enable" mask="0x20"/>
          <bitfield name="P6" caption="Output Driver Enable" mask="0x40"/>
          <bitfield name="P7" caption="Output Driver Enable" mask="0x80"/>
          <bitfield name="P8" caption="Output Driver Enable" mask="0x100"/>
          <bitfield name="P9" caption="Output Driver Enable" mask="0x200"/>
          <bitfield name="P10" caption="Output Driver Enable" mask="0x400"/>
          <bitfield name="P11" caption="Output Driver Enable" mask="0x800"/>
          <bitfield name="P12" caption="Output Driver Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driver Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driver Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driver Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driver Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driver Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driver Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driver Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driver Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driver Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driver Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driver Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driver Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driver Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driver Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driver Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driver Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driver Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driver Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driver Enable" mask="0x80000000"/>
        </register>
        <register name="ODERC" offset="0x48" rw="W" size="4" access-size="4" atomic-op="clear:ODER" caption="Output Driver Enable Register - Clear">
          <bitfield name="P0" caption="Output Driver Enable" mask="0x1"/>
          <bitfield name="P1" caption="Output Driver Enable" mask="0x2"/>
          <bitfield name="P2" caption="Output Driver Enable" mask="0x4"/>
          <bitfield name="P3" caption="Output Driver Enable" mask="0x8"/>
          <bitfield name="P4" caption="Output Driver Enable" mask="0x10"/>
          <bitfield name="P5" caption="Output Driver Enable" mask="0x20"/>
          <bitfield name="P6" caption="Output Driver Enable" mask="0x40"/>
          <bitfield name="P7" caption="Output Driver Enable" mask="0x80"/>
          <bitfield name="P8" caption="Output Driver Enable" mask="0x100"/>
          <bitfield name="P9" caption="Output Driver Enable" mask="0x200"/>
          <bitfield name="P10" caption="Output Driver Enable" mask="0x400"/>
          <bitfield name="P11" caption="Output Driver Enable" mask="0x800"/>
          <bitfield name="P12" caption="Output Driver Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driver Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driver Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driver Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driver Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driver Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driver Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driver Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driver Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driver Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driver Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driver Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driver Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driver Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driver Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driver Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driver Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driver Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driver Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driver Enable" mask="0x80000000"/>
        </register>
        <register name="ODERT" offset="0x4C" rw="W" size="4" access-size="4" atomic-op="toggle:ODER" caption="Output Driver Enable Register - Toggle">
          <bitfield name="P0" caption="Output Driver Enable" mask="0x1"/>
          <bitfield name="P1" caption="Output Driver Enable" mask="0x2"/>
          <bitfield name="P2" caption="Output Driver Enable" mask="0x4"/>
          <bitfield name="P3" caption="Output Driver Enable" mask="0x8"/>
          <bitfield name="P4" caption="Output Driver Enable" mask="0x10"/>
          <bitfield name="P5" caption="Output Driver Enable" mask="0x20"/>
          <bitfield name="P6" caption="Output Driver Enable" mask="0x40"/>
          <bitfield name="P7" caption="Output Driver Enable" mask="0x80"/>
          <bitfield name="P8" caption="Output Driver Enable" mask="0x100"/>
          <bitfield name="P9" caption="Output Driver Enable" mask="0x200"/>
          <bitfield name="P10" caption="Output Driver Enable" mask="0x400"/>
          <bitfield name="P11" caption="Output Driver Enable" mask="0x800"/>
          <bitfield name="P12" caption="Output Driver Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driver Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driver Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driver Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driver Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driver Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driver Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driver Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driver Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driver Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driver Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driver Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driver Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driver Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driver Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driver Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driver Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driver Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driver Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driver Enable" mask="0x80000000"/>
        </register>
        <register name="OVR" offset="0x50" rw="RW" size="4" access-size="4" caption="Output Value Register">
          <bitfield name="P0" caption="Output Value" mask="0x1"/>
          <bitfield name="P1" caption="Output Value" mask="0x2"/>
          <bitfield name="P2" caption="Output Value" mask="0x4"/>
          <bitfield name="P3" caption="Output Value" mask="0x8"/>
          <bitfield name="P4" caption="Output Value" mask="0x10"/>
          <bitfield name="P5" caption="Output Value" mask="0x20"/>
          <bitfield name="P6" caption="Output Value" mask="0x40"/>
          <bitfield name="P7" caption="Output Value" mask="0x80"/>
          <bitfield name="P8" caption="Output Value" mask="0x100"/>
          <bitfield name="P9" caption="Output Value" mask="0x200"/>
          <bitfield name="P10" caption="Output Value" mask="0x400"/>
          <bitfield name="P11" caption="Output Value" mask="0x800"/>
          <bitfield name="P12" caption="Output Value" mask="0x1000"/>
          <bitfield name="P13" caption="Output Value" mask="0x2000"/>
          <bitfield name="P14" caption="Output Value" mask="0x4000"/>
          <bitfield name="P15" caption="Output Value" mask="0x8000"/>
          <bitfield name="P16" caption="Output Value" mask="0x10000"/>
          <bitfield name="P17" caption="Output Value" mask="0x20000"/>
          <bitfield name="P18" caption="Output Value" mask="0x40000"/>
          <bitfield name="P19" caption="Output Value" mask="0x80000"/>
          <bitfield name="P20" caption="Output Value" mask="0x100000"/>
          <bitfield name="P21" caption="Output Value" mask="0x200000"/>
          <bitfield name="P22" caption="Output Value" mask="0x400000"/>
          <bitfield name="P23" caption="Output Value" mask="0x800000"/>
          <bitfield name="P24" caption="Output Value" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Value" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Value" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Value" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Value" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Value" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Value" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Value" mask="0x80000000"/>
        </register>
        <register name="OVRS" offset="0x54" rw="W" size="4" access-size="4" atomic-op="set:OVR" caption="Output Value Register - Set">
          <bitfield name="P0" caption="Output Value" mask="0x1"/>
          <bitfield name="P1" caption="Output Value" mask="0x2"/>
          <bitfield name="P2" caption="Output Value" mask="0x4"/>
          <bitfield name="P3" caption="Output Value" mask="0x8"/>
          <bitfield name="P4" caption="Output Value" mask="0x10"/>
          <bitfield name="P5" caption="Output Value" mask="0x20"/>
          <bitfield name="P6" caption="Output Value" mask="0x40"/>
          <bitfield name="P7" caption="Output Value" mask="0x80"/>
          <bitfield name="P8" caption="Output Value" mask="0x100"/>
          <bitfield name="P9" caption="Output Value" mask="0x200"/>
          <bitfield name="P10" caption="Output Value" mask="0x400"/>
          <bitfield name="P11" caption="Output Value" mask="0x800"/>
          <bitfield name="P12" caption="Output Value" mask="0x1000"/>
          <bitfield name="P13" caption="Output Value" mask="0x2000"/>
          <bitfield name="P14" caption="Output Value" mask="0x4000"/>
          <bitfield name="P15" caption="Output Value" mask="0x8000"/>
          <bitfield name="P16" caption="Output Value" mask="0x10000"/>
          <bitfield name="P17" caption="Output Value" mask="0x20000"/>
          <bitfield name="P18" caption="Output Value" mask="0x40000"/>
          <bitfield name="P19" caption="Output Value" mask="0x80000"/>
          <bitfield name="P20" caption="Output Value" mask="0x100000"/>
          <bitfield name="P21" caption="Output Value" mask="0x200000"/>
          <bitfield name="P22" caption="Output Value" mask="0x400000"/>
          <bitfield name="P23" caption="Output Value" mask="0x800000"/>
          <bitfield name="P24" caption="Output Value" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Value" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Value" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Value" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Value" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Value" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Value" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Value" mask="0x80000000"/>
        </register>
        <register name="OVRC" offset="0x58" rw="W" size="4" access-size="4" atomic-op="clear:OVR" caption="Output Value Register - Clear">
          <bitfield name="P0" caption="Output Value" mask="0x1"/>
          <bitfield name="P1" caption="Output Value" mask="0x2"/>
          <bitfield name="P2" caption="Output Value" mask="0x4"/>
          <bitfield name="P3" caption="Output Value" mask="0x8"/>
          <bitfield name="P4" caption="Output Value" mask="0x10"/>
          <bitfield name="P5" caption="Output Value" mask="0x20"/>
          <bitfield name="P6" caption="Output Value" mask="0x40"/>
          <bitfield name="P7" caption="Output Value" mask="0x80"/>
          <bitfield name="P8" caption="Output Value" mask="0x100"/>
          <bitfield name="P9" caption="Output Value" mask="0x200"/>
          <bitfield name="P10" caption="Output Value" mask="0x400"/>
          <bitfield name="P11" caption="Output Value" mask="0x800"/>
          <bitfield name="P12" caption="Output Value" mask="0x1000"/>
          <bitfield name="P13" caption="Output Value" mask="0x2000"/>
          <bitfield name="P14" caption="Output Value" mask="0x4000"/>
          <bitfield name="P15" caption="Output Value" mask="0x8000"/>
          <bitfield name="P16" caption="Output Value" mask="0x10000"/>
          <bitfield name="P17" caption="Output Value" mask="0x20000"/>
          <bitfield name="P18" caption="Output Value" mask="0x40000"/>
          <bitfield name="P19" caption="Output Value" mask="0x80000"/>
          <bitfield name="P20" caption="Output Value" mask="0x100000"/>
          <bitfield name="P21" caption="Output Value" mask="0x200000"/>
          <bitfield name="P22" caption="Output Value" mask="0x400000"/>
          <bitfield name="P23" caption="Output Value" mask="0x800000"/>
          <bitfield name="P24" caption="Output Value" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Value" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Value" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Value" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Value" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Value" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Value" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Value" mask="0x80000000"/>
        </register>
        <register name="OVRT" offset="0x5C" rw="W" size="4" access-size="4" atomic-op="toggle:OVR" caption="Output Value Register - Toggle">
          <bitfield name="P0" caption="Output Value" mask="0x1"/>
          <bitfield name="P1" caption="Output Value" mask="0x2"/>
          <bitfield name="P2" caption="Output Value" mask="0x4"/>
          <bitfield name="P3" caption="Output Value" mask="0x8"/>
          <bitfield name="P4" caption="Output Value" mask="0x10"/>
          <bitfield name="P5" caption="Output Value" mask="0x20"/>
          <bitfield name="P6" caption="Output Value" mask="0x40"/>
          <bitfield name="P7" caption="Output Value" mask="0x80"/>
          <bitfield name="P8" caption="Output Value" mask="0x100"/>
          <bitfield name="P9" caption="Output Value" mask="0x200"/>
          <bitfield name="P10" caption="Output Value" mask="0x400"/>
          <bitfield name="P11" caption="Output Value" mask="0x800"/>
          <bitfield name="P12" caption="Output Value" mask="0x1000"/>
          <bitfield name="P13" caption="Output Value" mask="0x2000"/>
          <bitfield name="P14" caption="Output Value" mask="0x4000"/>
          <bitfield name="P15" caption="Output Value" mask="0x8000"/>
          <bitfield name="P16" caption="Output Value" mask="0x10000"/>
          <bitfield name="P17" caption="Output Value" mask="0x20000"/>
          <bitfield name="P18" caption="Output Value" mask="0x40000"/>
          <bitfield name="P19" caption="Output Value" mask="0x80000"/>
          <bitfield name="P20" caption="Output Value" mask="0x100000"/>
          <bitfield name="P21" caption="Output Value" mask="0x200000"/>
          <bitfield name="P22" caption="Output Value" mask="0x400000"/>
          <bitfield name="P23" caption="Output Value" mask="0x800000"/>
          <bitfield name="P24" caption="Output Value" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Value" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Value" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Value" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Value" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Value" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Value" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Value" mask="0x80000000"/>
        </register>
        <register name="PVR" offset="0x60" rw="R" size="4" access-size="4" caption="Pin Value Register">
          <bitfield name="P0" caption="Pin Value" mask="0x1"/>
          <bitfield name="P1" caption="Pin Value" mask="0x2"/>
          <bitfield name="P2" caption="Pin Value" mask="0x4"/>
          <bitfield name="P3" caption="Pin Value" mask="0x8"/>
          <bitfield name="P4" caption="Pin Value" mask="0x10"/>
          <bitfield name="P5" caption="Pin Value" mask="0x20"/>
          <bitfield name="P6" caption="Pin Value" mask="0x40"/>
          <bitfield name="P7" caption="Pin Value" mask="0x80"/>
          <bitfield name="P8" caption="Pin Value" mask="0x100"/>
          <bitfield name="P9" caption="Pin Value" mask="0x200"/>
          <bitfield name="P10" caption="Pin Value" mask="0x400"/>
          <bitfield name="P11" caption="Pin Value" mask="0x800"/>
          <bitfield name="P12" caption="Pin Value" mask="0x1000"/>
          <bitfield name="P13" caption="Pin Value" mask="0x2000"/>
          <bitfield name="P14" caption="Pin Value" mask="0x4000"/>
          <bitfield name="P15" caption="Pin Value" mask="0x8000"/>
          <bitfield name="P16" caption="Pin Value" mask="0x10000"/>
          <bitfield name="P17" caption="Pin Value" mask="0x20000"/>
          <bitfield name="P18" caption="Pin Value" mask="0x40000"/>
          <bitfield name="P19" caption="Pin Value" mask="0x80000"/>
          <bitfield name="P20" caption="Pin Value" mask="0x100000"/>
          <bitfield name="P21" caption="Pin Value" mask="0x200000"/>
          <bitfield name="P22" caption="Pin Value" mask="0x400000"/>
          <bitfield name="P23" caption="Pin Value" mask="0x800000"/>
          <bitfield name="P24" caption="Pin Value" mask="0x1000000"/>
          <bitfield name="P25" caption="Pin Value" mask="0x2000000"/>
          <bitfield name="P26" caption="Pin Value" mask="0x4000000"/>
          <bitfield name="P27" caption="Pin Value" mask="0x8000000"/>
          <bitfield name="P28" caption="Pin Value" mask="0x10000000"/>
          <bitfield name="P29" caption="Pin Value" mask="0x20000000"/>
          <bitfield name="P30" caption="Pin Value" mask="0x40000000"/>
          <bitfield name="P31" caption="Pin Value" mask="0x80000000"/>
        </register>
        <register name="PUER" offset="0x70" rw="RW" size="4" access-size="4" caption="Pull-up Enable Register">
          <bitfield name="P0" caption="Pull-up Enable" mask="0x1"/>
          <bitfield name="P1" caption="Pull-up Enable" mask="0x2"/>
          <bitfield name="P2" caption="Pull-up Enable" mask="0x4"/>
          <bitfield name="P3" caption="Pull-up Enable" mask="0x8"/>
          <bitfield name="P4" caption="Pull-up Enable" mask="0x10"/>
          <bitfield name="P5" caption="Pull-up Enable" mask="0x20"/>
          <bitfield name="P6" caption="Pull-up Enable" mask="0x40"/>
          <bitfield name="P7" caption="Pull-up Enable" mask="0x80"/>
          <bitfield name="P8" caption="Pull-up Enable" mask="0x100"/>
          <bitfield name="P9" caption="Pull-up Enable" mask="0x200"/>
          <bitfield name="P10" caption="Pull-up Enable" mask="0x400"/>
          <bitfield name="P11" caption="Pull-up Enable" mask="0x800"/>
          <bitfield name="P12" caption="Pull-up Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Pull-up Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Pull-up Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Pull-up Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Pull-up Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Pull-up Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Pull-up Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Pull-up Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Pull-up Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Pull-up Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Pull-up Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Pull-up Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Pull-up Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Pull-up Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Pull-up Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Pull-up Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Pull-up Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Pull-up Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Pull-up Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Pull-up Enable" mask="0x80000000"/>
        </register>
        <register name="PUERS" offset="0x74" rw="W" size="4" access-size="4" atomic-op="set:PUER" caption="Pull-up Enable Register - Set">
          <bitfield name="P0" caption="Pull-up Enable" mask="0x1"/>
          <bitfield name="P1" caption="Pull-up Enable" mask="0x2"/>
          <bitfield name="P2" caption="Pull-up Enable" mask="0x4"/>
          <bitfield name="P3" caption="Pull-up Enable" mask="0x8"/>
          <bitfield name="P4" caption="Pull-up Enable" mask="0x10"/>
          <bitfield name="P5" caption="Pull-up Enable" mask="0x20"/>
          <bitfield name="P6" caption="Pull-up Enable" mask="0x40"/>
          <bitfield name="P7" caption="Pull-up Enable" mask="0x80"/>
          <bitfield name="P8" caption="Pull-up Enable" mask="0x100"/>
          <bitfield name="P9" caption="Pull-up Enable" mask="0x200"/>
          <bitfield name="P10" caption="Pull-up Enable" mask="0x400"/>
          <bitfield name="P11" caption="Pull-up Enable" mask="0x800"/>
          <bitfield name="P12" caption="Pull-up Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Pull-up Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Pull-up Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Pull-up Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Pull-up Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Pull-up Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Pull-up Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Pull-up Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Pull-up Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Pull-up Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Pull-up Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Pull-up Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Pull-up Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Pull-up Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Pull-up Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Pull-up Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Pull-up Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Pull-up Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Pull-up Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Pull-up Enable" mask="0x80000000"/>
        </register>
        <register name="PUERC" offset="0x78" rw="W" size="4" access-size="4" atomic-op="clear:PUER" caption="Pull-up Enable Register - Clear">
          <bitfield name="P0" caption="Pull-up Enable" mask="0x1"/>
          <bitfield name="P1" caption="Pull-up Enable" mask="0x2"/>
          <bitfield name="P2" caption="Pull-up Enable" mask="0x4"/>
          <bitfield name="P3" caption="Pull-up Enable" mask="0x8"/>
          <bitfield name="P4" caption="Pull-up Enable" mask="0x10"/>
          <bitfield name="P5" caption="Pull-up Enable" mask="0x20"/>
          <bitfield name="P6" caption="Pull-up Enable" mask="0x40"/>
          <bitfield name="P7" caption="Pull-up Enable" mask="0x80"/>
          <bitfield name="P8" caption="Pull-up Enable" mask="0x100"/>
          <bitfield name="P9" caption="Pull-up Enable" mask="0x200"/>
          <bitfield name="P10" caption="Pull-up Enable" mask="0x400"/>
          <bitfield name="P11" caption="Pull-up Enable" mask="0x800"/>
          <bitfield name="P12" caption="Pull-up Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Pull-up Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Pull-up Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Pull-up Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Pull-up Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Pull-up Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Pull-up Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Pull-up Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Pull-up Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Pull-up Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Pull-up Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Pull-up Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Pull-up Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Pull-up Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Pull-up Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Pull-up Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Pull-up Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Pull-up Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Pull-up Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Pull-up Enable" mask="0x80000000"/>
        </register>
        <register name="PUERT" offset="0x7C" rw="W" size="4" access-size="4" atomic-op="toggle:PUER" caption="Pull-up Enable Register - Toggle">
          <bitfield name="P0" caption="Pull-up Enable" mask="0x1"/>
          <bitfield name="P1" caption="Pull-up Enable" mask="0x2"/>
          <bitfield name="P2" caption="Pull-up Enable" mask="0x4"/>
          <bitfield name="P3" caption="Pull-up Enable" mask="0x8"/>
          <bitfield name="P4" caption="Pull-up Enable" mask="0x10"/>
          <bitfield name="P5" caption="Pull-up Enable" mask="0x20"/>
          <bitfield name="P6" caption="Pull-up Enable" mask="0x40"/>
          <bitfield name="P7" caption="Pull-up Enable" mask="0x80"/>
          <bitfield name="P8" caption="Pull-up Enable" mask="0x100"/>
          <bitfield name="P9" caption="Pull-up Enable" mask="0x200"/>
          <bitfield name="P10" caption="Pull-up Enable" mask="0x400"/>
          <bitfield name="P11" caption="Pull-up Enable" mask="0x800"/>
          <bitfield name="P12" caption="Pull-up Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Pull-up Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Pull-up Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Pull-up Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Pull-up Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Pull-up Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Pull-up Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Pull-up Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Pull-up Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Pull-up Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Pull-up Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Pull-up Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Pull-up Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Pull-up Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Pull-up Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Pull-up Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Pull-up Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Pull-up Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Pull-up Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Pull-up Enable" mask="0x80000000"/>
        </register>
        <register name="PDER" offset="0x80" rw="RW" size="4" access-size="4" caption="Pull-down Enable Register">
          <bitfield name="P0" caption="Pull-down Enable" mask="0x1"/>
          <bitfield name="P1" caption="Pull-down Enable" mask="0x2"/>
          <bitfield name="P2" caption="Pull-down Enable" mask="0x4"/>
          <bitfield name="P3" caption="Pull-down Enable" mask="0x8"/>
          <bitfield name="P4" caption="Pull-down Enable" mask="0x10"/>
          <bitfield name="P5" caption="Pull-down Enable" mask="0x20"/>
          <bitfield name="P6" caption="Pull-down Enable" mask="0x40"/>
          <bitfield name="P7" caption="Pull-down Enable" mask="0x80"/>
          <bitfield name="P8" caption="Pull-down Enable" mask="0x100"/>
          <bitfield name="P9" caption="Pull-down Enable" mask="0x200"/>
          <bitfield name="P10" caption="Pull-down Enable" mask="0x400"/>
          <bitfield name="P11" caption="Pull-down Enable" mask="0x800"/>
          <bitfield name="P12" caption="Pull-down Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Pull-down Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Pull-down Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Pull-down Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Pull-down Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Pull-down Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Pull-down Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Pull-down Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Pull-down Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Pull-down Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Pull-down Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Pull-down Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Pull-down Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Pull-down Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Pull-down Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Pull-down Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Pull-down Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Pull-down Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Pull-down Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Pull-down Enable" mask="0x80000000"/>
        </register>
        <register name="PDERS" offset="0x84" rw="W" size="4" access-size="4" atomic-op="set:PDER" caption="Pull-down Enable Register - Set">
          <bitfield name="P0" caption="Pull-down Enable" mask="0x1"/>
          <bitfield name="P1" caption="Pull-down Enable" mask="0x2"/>
          <bitfield name="P2" caption="Pull-down Enable" mask="0x4"/>
          <bitfield name="P3" caption="Pull-down Enable" mask="0x8"/>
          <bitfield name="P4" caption="Pull-down Enable" mask="0x10"/>
          <bitfield name="P5" caption="Pull-down Enable" mask="0x20"/>
          <bitfield name="P6" caption="Pull-down Enable" mask="0x40"/>
          <bitfield name="P7" caption="Pull-down Enable" mask="0x80"/>
          <bitfield name="P8" caption="Pull-down Enable" mask="0x100"/>
          <bitfield name="P9" caption="Pull-down Enable" mask="0x200"/>
          <bitfield name="P10" caption="Pull-down Enable" mask="0x400"/>
          <bitfield name="P11" caption="Pull-down Enable" mask="0x800"/>
          <bitfield name="P12" caption="Pull-down Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Pull-down Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Pull-down Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Pull-down Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Pull-down Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Pull-down Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Pull-down Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Pull-down Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Pull-down Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Pull-down Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Pull-down Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Pull-down Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Pull-down Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Pull-down Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Pull-down Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Pull-down Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Pull-down Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Pull-down Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Pull-down Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Pull-down Enable" mask="0x80000000"/>
        </register>
        <register name="PDERC" offset="0x88" rw="W" size="4" access-size="4" atomic-op="clear:PDER" caption="Pull-down Enable Register - Clear">
          <bitfield name="P0" caption="Pull-down Enable" mask="0x1"/>
          <bitfield name="P1" caption="Pull-down Enable" mask="0x2"/>
          <bitfield name="P2" caption="Pull-down Enable" mask="0x4"/>
          <bitfield name="P3" caption="Pull-down Enable" mask="0x8"/>
          <bitfield name="P4" caption="Pull-down Enable" mask="0x10"/>
          <bitfield name="P5" caption="Pull-down Enable" mask="0x20"/>
          <bitfield name="P6" caption="Pull-down Enable" mask="0x40"/>
          <bitfield name="P7" caption="Pull-down Enable" mask="0x80"/>
          <bitfield name="P8" caption="Pull-down Enable" mask="0x100"/>
          <bitfield name="P9" caption="Pull-down Enable" mask="0x200"/>
          <bitfield name="P10" caption="Pull-down Enable" mask="0x400"/>
          <bitfield name="P11" caption="Pull-down Enable" mask="0x800"/>
          <bitfield name="P12" caption="Pull-down Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Pull-down Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Pull-down Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Pull-down Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Pull-down Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Pull-down Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Pull-down Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Pull-down Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Pull-down Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Pull-down Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Pull-down Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Pull-down Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Pull-down Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Pull-down Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Pull-down Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Pull-down Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Pull-down Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Pull-down Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Pull-down Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Pull-down Enable" mask="0x80000000"/>
        </register>
        <register name="PDERT" offset="0x8C" rw="W" size="4" access-size="4" atomic-op="toggle:PDER" caption="Pull-down Enable Register - Toggle">
          <bitfield name="P0" caption="Pull-down Enable" mask="0x1"/>
          <bitfield name="P1" caption="Pull-down Enable" mask="0x2"/>
          <bitfield name="P2" caption="Pull-down Enable" mask="0x4"/>
          <bitfield name="P3" caption="Pull-down Enable" mask="0x8"/>
          <bitfield name="P4" caption="Pull-down Enable" mask="0x10"/>
          <bitfield name="P5" caption="Pull-down Enable" mask="0x20"/>
          <bitfield name="P6" caption="Pull-down Enable" mask="0x40"/>
          <bitfield name="P7" caption="Pull-down Enable" mask="0x80"/>
          <bitfield name="P8" caption="Pull-down Enable" mask="0x100"/>
          <bitfield name="P9" caption="Pull-down Enable" mask="0x200"/>
          <bitfield name="P10" caption="Pull-down Enable" mask="0x400"/>
          <bitfield name="P11" caption="Pull-down Enable" mask="0x800"/>
          <bitfield name="P12" caption="Pull-down Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Pull-down Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Pull-down Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Pull-down Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Pull-down Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Pull-down Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Pull-down Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Pull-down Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Pull-down Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Pull-down Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Pull-down Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Pull-down Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Pull-down Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Pull-down Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Pull-down Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Pull-down Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Pull-down Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Pull-down Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Pull-down Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Pull-down Enable" mask="0x80000000"/>
        </register>
        <register name="IER" offset="0x90" rw="RW" size="4" access-size="4" caption="Interrupt Enable Register">
          <bitfield name="P0" caption="Interrupt Enable" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Enable" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Enable" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Enable" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Enable" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Enable" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Enable" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Enable" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Enable" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Enable" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Enable" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Enable" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="IERS" offset="0x94" rw="W" size="4" access-size="4" atomic-op="set:IER" caption="Interrupt Enable Register - Set">
          <bitfield name="P0" caption="Interrupt Enable" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Enable" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Enable" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Enable" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Enable" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Enable" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Enable" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Enable" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Enable" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Enable" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Enable" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Enable" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="IERC" offset="0x98" rw="W" size="4" access-size="4" atomic-op="clear:IER" caption="Interrupt Enable Register - Clear">
          <bitfield name="P0" caption="Interrupt Enable" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Enable" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Enable" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Enable" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Enable" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Enable" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Enable" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Enable" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Enable" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Enable" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Enable" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Enable" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="IERT" offset="0x9C" rw="W" size="4" access-size="4" atomic-op="toggle:IER" caption="Interrupt Enable Register - Toggle">
          <bitfield name="P0" caption="Interrupt Enable" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Enable" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Enable" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Enable" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Enable" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Enable" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Enable" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Enable" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Enable" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Enable" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Enable" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Enable" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="IMR0" offset="0xA0" rw="RW" size="4" access-size="4" caption="Interrupt Mode Register 0">
          <bitfield name="P0" caption="Interrupt Mode Bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Mode Bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Mode Bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Mode Bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Mode Bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Mode Bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Mode Bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Mode Bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Mode Bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Mode Bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Mode Bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Mode Bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Mode Bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Mode Bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Mode Bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Mode Bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Mode Bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Mode Bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Mode Bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Mode Bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Mode Bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Mode Bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Mode Bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Mode Bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Mode Bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Mode Bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Mode Bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Mode Bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Mode Bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Mode Bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Mode Bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Mode Bit 0" mask="0x80000000"/>
        </register>
        <register name="IMR0S" offset="0xA4" rw="W" size="4" access-size="4" atomic-op="set:IMR0" caption="Interrupt Mode Register 0 - Set">
          <bitfield name="P0" caption="Interrupt Mode Bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Mode Bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Mode Bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Mode Bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Mode Bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Mode Bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Mode Bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Mode Bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Mode Bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Mode Bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Mode Bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Mode Bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Mode Bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Mode Bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Mode Bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Mode Bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Mode Bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Mode Bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Mode Bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Mode Bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Mode Bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Mode Bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Mode Bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Mode Bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Mode Bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Mode Bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Mode Bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Mode Bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Mode Bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Mode Bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Mode Bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Mode Bit 0" mask="0x80000000"/>
        </register>
        <register name="IMR0C" offset="0xA8" rw="W" size="4" access-size="4" atomic-op="clear:IMR0" caption="Interrupt Mode Register 0 - Clear">
          <bitfield name="P0" caption="Interrupt Mode Bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Mode Bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Mode Bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Mode Bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Mode Bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Mode Bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Mode Bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Mode Bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Mode Bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Mode Bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Mode Bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Mode Bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Mode Bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Mode Bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Mode Bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Mode Bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Mode Bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Mode Bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Mode Bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Mode Bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Mode Bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Mode Bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Mode Bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Mode Bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Mode Bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Mode Bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Mode Bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Mode Bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Mode Bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Mode Bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Mode Bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Mode Bit 0" mask="0x80000000"/>
        </register>
        <register name="IMR0T" offset="0xAC" rw="W" size="4" access-size="4" atomic-op="toggle:IMR0" caption="Interrupt Mode Register 0 - Toggle">
          <bitfield name="P0" caption="Interrupt Mode Bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Mode Bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Mode Bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Mode Bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Mode Bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Mode Bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Mode Bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Mode Bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Mode Bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Mode Bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Mode Bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Mode Bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Mode Bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Mode Bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Mode Bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Mode Bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Mode Bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Mode Bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Mode Bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Mode Bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Mode Bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Mode Bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Mode Bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Mode Bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Mode Bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Mode Bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Mode Bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Mode Bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Mode Bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Mode Bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Mode Bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Mode Bit 0" mask="0x80000000"/>
        </register>
        <register name="IMR1" offset="0xB0" rw="RW" size="4" access-size="4" caption="Interrupt Mode Register 1">
          <bitfield name="P0" caption="Interrupt Mode Bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Mode Bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Mode Bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Mode Bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Mode Bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Mode Bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Mode Bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Mode Bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Mode Bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Mode Bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Mode Bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Mode Bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Mode Bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Mode Bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Mode Bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Mode Bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Mode Bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Mode Bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Mode Bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Mode Bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Mode Bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Mode Bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Mode Bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Mode Bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Mode Bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Mode Bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Mode Bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Mode Bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Mode Bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Mode Bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Mode Bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Mode Bit 1" mask="0x80000000"/>
        </register>
        <register name="IMR1S" offset="0xB4" rw="W" size="4" access-size="4" atomic-op="set:IMR1" caption="Interrupt Mode Register 1 - Set">
          <bitfield name="P0" caption="Interrupt Mode Bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Mode Bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Mode Bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Mode Bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Mode Bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Mode Bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Mode Bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Mode Bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Mode Bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Mode Bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Mode Bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Mode Bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Mode Bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Mode Bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Mode Bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Mode Bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Mode Bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Mode Bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Mode Bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Mode Bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Mode Bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Mode Bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Mode Bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Mode Bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Mode Bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Mode Bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Mode Bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Mode Bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Mode Bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Mode Bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Mode Bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Mode Bit 1" mask="0x80000000"/>
        </register>
        <register name="IMR1C" offset="0xB8" rw="W" size="4" access-size="4" atomic-op="clear:IMR1" caption="Interrupt Mode Register 1 - Clear">
          <bitfield name="P0" caption="Interrupt Mode Bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Mode Bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Mode Bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Mode Bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Mode Bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Mode Bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Mode Bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Mode Bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Mode Bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Mode Bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Mode Bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Mode Bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Mode Bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Mode Bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Mode Bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Mode Bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Mode Bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Mode Bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Mode Bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Mode Bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Mode Bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Mode Bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Mode Bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Mode Bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Mode Bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Mode Bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Mode Bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Mode Bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Mode Bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Mode Bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Mode Bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Mode Bit 1" mask="0x80000000"/>
        </register>
        <register name="IMR1T" offset="0xBC" rw="W" size="4" access-size="4" atomic-op="toggle:IMR1" caption="Interrupt Mode Register 1 - Toggle">
          <bitfield name="P0" caption="Interrupt Mode Bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Mode Bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Mode Bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Mode Bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Mode Bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Mode Bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Mode Bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Mode Bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Mode Bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Mode Bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Mode Bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Mode Bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Mode Bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Mode Bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Mode Bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Mode Bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Mode Bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Mode Bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Mode Bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Mode Bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Mode Bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Mode Bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Mode Bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Mode Bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Mode Bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Mode Bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Mode Bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Mode Bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Mode Bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Mode Bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Mode Bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Mode Bit 1" mask="0x80000000"/>
        </register>
        <register name="GFER" offset="0xC0" rw="RW" size="4" access-size="4" caption="Glitch Filter Enable Register">
          <bitfield name="P0" caption="Glitch Filter Enable" mask="0x1"/>
          <bitfield name="P1" caption="Glitch Filter Enable" mask="0x2"/>
          <bitfield name="P2" caption="Glitch Filter Enable" mask="0x4"/>
          <bitfield name="P3" caption="Glitch Filter Enable" mask="0x8"/>
          <bitfield name="P4" caption="Glitch Filter Enable" mask="0x10"/>
          <bitfield name="P5" caption="Glitch Filter Enable" mask="0x20"/>
          <bitfield name="P6" caption="Glitch Filter Enable" mask="0x40"/>
          <bitfield name="P7" caption="Glitch Filter Enable" mask="0x80"/>
          <bitfield name="P8" caption="Glitch Filter Enable" mask="0x100"/>
          <bitfield name="P9" caption="Glitch Filter Enable" mask="0x200"/>
          <bitfield name="P10" caption="Glitch Filter Enable" mask="0x400"/>
          <bitfield name="P11" caption="Glitch Filter Enable" mask="0x800"/>
          <bitfield name="P12" caption="Glitch Filter Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Glitch Filter Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Glitch Filter Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Glitch Filter Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Glitch Filter Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Glitch Filter Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Glitch Filter Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Glitch Filter Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Glitch Filter Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Glitch Filter Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Glitch Filter Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Glitch Filter Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Glitch Filter Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Glitch Filter Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Glitch Filter Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Glitch Filter Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Glitch Filter Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Glitch Filter Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Glitch Filter Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Glitch Filter Enable" mask="0x80000000"/>
        </register>
        <register name="GFERS" offset="0xC4" rw="W" size="4" access-size="4" atomic-op="set:GFER" caption="Glitch Filter Enable Register - Set">
          <bitfield name="P0" caption="Glitch Filter Enable" mask="0x1"/>
          <bitfield name="P1" caption="Glitch Filter Enable" mask="0x2"/>
          <bitfield name="P2" caption="Glitch Filter Enable" mask="0x4"/>
          <bitfield name="P3" caption="Glitch Filter Enable" mask="0x8"/>
          <bitfield name="P4" caption="Glitch Filter Enable" mask="0x10"/>
          <bitfield name="P5" caption="Glitch Filter Enable" mask="0x20"/>
          <bitfield name="P6" caption="Glitch Filter Enable" mask="0x40"/>
          <bitfield name="P7" caption="Glitch Filter Enable" mask="0x80"/>
          <bitfield name="P8" caption="Glitch Filter Enable" mask="0x100"/>
          <bitfield name="P9" caption="Glitch Filter Enable" mask="0x200"/>
          <bitfield name="P10" caption="Glitch Filter Enable" mask="0x400"/>
          <bitfield name="P11" caption="Glitch Filter Enable" mask="0x800"/>
          <bitfield name="P12" caption="Glitch Filter Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Glitch Filter Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Glitch Filter Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Glitch Filter Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Glitch Filter Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Glitch Filter Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Glitch Filter Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Glitch Filter Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Glitch Filter Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Glitch Filter Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Glitch Filter Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Glitch Filter Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Glitch Filter Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Glitch Filter Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Glitch Filter Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Glitch Filter Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Glitch Filter Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Glitch Filter Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Glitch Filter Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Glitch Filter Enable" mask="0x80000000"/>
        </register>
        <register name="GFERC" offset="0xC8" rw="W" size="4" access-size="4" atomic-op="clear:GFER" caption="Glitch Filter Enable Register - Clear">
          <bitfield name="P0" caption="Glitch Filter Enable" mask="0x1"/>
          <bitfield name="P1" caption="Glitch Filter Enable" mask="0x2"/>
          <bitfield name="P2" caption="Glitch Filter Enable" mask="0x4"/>
          <bitfield name="P3" caption="Glitch Filter Enable" mask="0x8"/>
          <bitfield name="P4" caption="Glitch Filter Enable" mask="0x10"/>
          <bitfield name="P5" caption="Glitch Filter Enable" mask="0x20"/>
          <bitfield name="P6" caption="Glitch Filter Enable" mask="0x40"/>
          <bitfield name="P7" caption="Glitch Filter Enable" mask="0x80"/>
          <bitfield name="P8" caption="Glitch Filter Enable" mask="0x100"/>
          <bitfield name="P9" caption="Glitch Filter Enable" mask="0x200"/>
          <bitfield name="P10" caption="Glitch Filter Enable" mask="0x400"/>
          <bitfield name="P11" caption="Glitch Filter Enable" mask="0x800"/>
          <bitfield name="P12" caption="Glitch Filter Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Glitch Filter Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Glitch Filter Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Glitch Filter Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Glitch Filter Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Glitch Filter Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Glitch Filter Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Glitch Filter Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Glitch Filter Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Glitch Filter Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Glitch Filter Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Glitch Filter Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Glitch Filter Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Glitch Filter Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Glitch Filter Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Glitch Filter Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Glitch Filter Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Glitch Filter Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Glitch Filter Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Glitch Filter Enable" mask="0x80000000"/>
        </register>
        <register name="GFERT" offset="0xCC" rw="W" size="4" access-size="4" atomic-op="toggle:GFER" caption="Glitch Filter Enable Register - Toggle">
          <bitfield name="P0" caption="Glitch Filter Enable" mask="0x1"/>
          <bitfield name="P1" caption="Glitch Filter Enable" mask="0x2"/>
          <bitfield name="P2" caption="Glitch Filter Enable" mask="0x4"/>
          <bitfield name="P3" caption="Glitch Filter Enable" mask="0x8"/>
          <bitfield name="P4" caption="Glitch Filter Enable" mask="0x10"/>
          <bitfield name="P5" caption="Glitch Filter Enable" mask="0x20"/>
          <bitfield name="P6" caption="Glitch Filter Enable" mask="0x40"/>
          <bitfield name="P7" caption="Glitch Filter Enable" mask="0x80"/>
          <bitfield name="P8" caption="Glitch Filter Enable" mask="0x100"/>
          <bitfield name="P9" caption="Glitch Filter Enable" mask="0x200"/>
          <bitfield name="P10" caption="Glitch Filter Enable" mask="0x400"/>
          <bitfield name="P11" caption="Glitch Filter Enable" mask="0x800"/>
          <bitfield name="P12" caption="Glitch Filter Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Glitch Filter Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Glitch Filter Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Glitch Filter Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Glitch Filter Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Glitch Filter Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Glitch Filter Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Glitch Filter Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Glitch Filter Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Glitch Filter Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Glitch Filter Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Glitch Filter Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Glitch Filter Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Glitch Filter Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Glitch Filter Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Glitch Filter Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Glitch Filter Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Glitch Filter Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Glitch Filter Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Glitch Filter Enable" mask="0x80000000"/>
        </register>
        <register name="IFR" offset="0xD0" rw="R" size="4" access-size="4" caption="Interrupt Flag Register">
          <bitfield name="P0" caption="Interrupt Flag" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Flag" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Flag" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Flag" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Flag" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Flag" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Flag" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Flag" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Flag" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Flag" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Flag" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Flag" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Flag" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Flag" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Flag" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Flag" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Flag" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Flag" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Flag" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Flag" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Flag" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Flag" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Flag" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Flag" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Flag" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Flag" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Flag" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Flag" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Flag" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Flag" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Flag" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Flag" mask="0x80000000"/>
        </register>
        <register name="IFRC" offset="0xD8" rw="W" size="4" access-size="4" atomic-op="clear:IFR" caption="Interrupt Flag Register - Clear">
          <bitfield name="P0" caption="Interrupt Flag" mask="0x1"/>
          <bitfield name="P1" caption="Interrupt Flag" mask="0x2"/>
          <bitfield name="P2" caption="Interrupt Flag" mask="0x4"/>
          <bitfield name="P3" caption="Interrupt Flag" mask="0x8"/>
          <bitfield name="P4" caption="Interrupt Flag" mask="0x10"/>
          <bitfield name="P5" caption="Interrupt Flag" mask="0x20"/>
          <bitfield name="P6" caption="Interrupt Flag" mask="0x40"/>
          <bitfield name="P7" caption="Interrupt Flag" mask="0x80"/>
          <bitfield name="P8" caption="Interrupt Flag" mask="0x100"/>
          <bitfield name="P9" caption="Interrupt Flag" mask="0x200"/>
          <bitfield name="P10" caption="Interrupt Flag" mask="0x400"/>
          <bitfield name="P11" caption="Interrupt Flag" mask="0x800"/>
          <bitfield name="P12" caption="Interrupt Flag" mask="0x1000"/>
          <bitfield name="P13" caption="Interrupt Flag" mask="0x2000"/>
          <bitfield name="P14" caption="Interrupt Flag" mask="0x4000"/>
          <bitfield name="P15" caption="Interrupt Flag" mask="0x8000"/>
          <bitfield name="P16" caption="Interrupt Flag" mask="0x10000"/>
          <bitfield name="P17" caption="Interrupt Flag" mask="0x20000"/>
          <bitfield name="P18" caption="Interrupt Flag" mask="0x40000"/>
          <bitfield name="P19" caption="Interrupt Flag" mask="0x80000"/>
          <bitfield name="P20" caption="Interrupt Flag" mask="0x100000"/>
          <bitfield name="P21" caption="Interrupt Flag" mask="0x200000"/>
          <bitfield name="P22" caption="Interrupt Flag" mask="0x400000"/>
          <bitfield name="P23" caption="Interrupt Flag" mask="0x800000"/>
          <bitfield name="P24" caption="Interrupt Flag" mask="0x1000000"/>
          <bitfield name="P25" caption="Interrupt Flag" mask="0x2000000"/>
          <bitfield name="P26" caption="Interrupt Flag" mask="0x4000000"/>
          <bitfield name="P27" caption="Interrupt Flag" mask="0x8000000"/>
          <bitfield name="P28" caption="Interrupt Flag" mask="0x10000000"/>
          <bitfield name="P29" caption="Interrupt Flag" mask="0x20000000"/>
          <bitfield name="P30" caption="Interrupt Flag" mask="0x40000000"/>
          <bitfield name="P31" caption="Interrupt Flag" mask="0x80000000"/>
        </register>
        <register name="ODMER" offset="0xE0" rw="RW" size="4" access-size="4" caption="Open Drain Mode Register">
          <bitfield name="P0" caption="Open Drain Mode Enable" mask="0x1"/>
          <bitfield name="P1" caption="Open Drain Mode Enable" mask="0x2"/>
          <bitfield name="P2" caption="Open Drain Mode Enable" mask="0x4"/>
          <bitfield name="P3" caption="Open Drain Mode Enable" mask="0x8"/>
          <bitfield name="P4" caption="Open Drain Mode Enable" mask="0x10"/>
          <bitfield name="P5" caption="Open Drain Mode Enable" mask="0x20"/>
          <bitfield name="P6" caption="Open Drain Mode Enable" mask="0x40"/>
          <bitfield name="P7" caption="Open Drain Mode Enable" mask="0x80"/>
          <bitfield name="P8" caption="Open Drain Mode Enable" mask="0x100"/>
          <bitfield name="P9" caption="Open Drain Mode Enable" mask="0x200"/>
          <bitfield name="P10" caption="Open Drain Mode Enable" mask="0x400"/>
          <bitfield name="P11" caption="Open Drain Mode Enable" mask="0x800"/>
          <bitfield name="P12" caption="Open Drain Mode Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Open Drain Mode Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Open Drain Mode Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Open Drain Mode Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Open Drain Mode Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Open Drain Mode Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Open Drain Mode Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Open Drain Mode Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Open Drain Mode Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Open Drain Mode Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Open Drain Mode Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Open Drain Mode Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Open Drain Mode Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Open Drain Mode Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Open Drain Mode Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Open Drain Mode Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Open Drain Mode Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Open Drain Mode Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Open Drain Mode Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Open Drain Mode Enable" mask="0x80000000"/>
        </register>
        <register name="ODMERS" offset="0xE4" rw="W" size="4" access-size="4" atomic-op="set:ODMER" caption="Open Drain Mode Register - Set">
          <bitfield name="P0" caption="Open Drain Mode Enable" mask="0x1"/>
          <bitfield name="P1" caption="Open Drain Mode Enable" mask="0x2"/>
          <bitfield name="P2" caption="Open Drain Mode Enable" mask="0x4"/>
          <bitfield name="P3" caption="Open Drain Mode Enable" mask="0x8"/>
          <bitfield name="P4" caption="Open Drain Mode Enable" mask="0x10"/>
          <bitfield name="P5" caption="Open Drain Mode Enable" mask="0x20"/>
          <bitfield name="P6" caption="Open Drain Mode Enable" mask="0x40"/>
          <bitfield name="P7" caption="Open Drain Mode Enable" mask="0x80"/>
          <bitfield name="P8" caption="Open Drain Mode Enable" mask="0x100"/>
          <bitfield name="P9" caption="Open Drain Mode Enable" mask="0x200"/>
          <bitfield name="P10" caption="Open Drain Mode Enable" mask="0x400"/>
          <bitfield name="P11" caption="Open Drain Mode Enable" mask="0x800"/>
          <bitfield name="P12" caption="Open Drain Mode Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Open Drain Mode Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Open Drain Mode Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Open Drain Mode Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Open Drain Mode Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Open Drain Mode Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Open Drain Mode Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Open Drain Mode Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Open Drain Mode Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Open Drain Mode Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Open Drain Mode Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Open Drain Mode Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Open Drain Mode Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Open Drain Mode Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Open Drain Mode Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Open Drain Mode Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Open Drain Mode Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Open Drain Mode Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Open Drain Mode Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Open Drain Mode Enable" mask="0x80000000"/>
        </register>
        <register name="ODMERC" offset="0xE8" rw="W" size="4" access-size="4" atomic-op="clear:ODMER" caption="Open Drain Mode Register - Clear">
          <bitfield name="P0" caption="Open Drain Mode Enable" mask="0x1"/>
          <bitfield name="P1" caption="Open Drain Mode Enable" mask="0x2"/>
          <bitfield name="P2" caption="Open Drain Mode Enable" mask="0x4"/>
          <bitfield name="P3" caption="Open Drain Mode Enable" mask="0x8"/>
          <bitfield name="P4" caption="Open Drain Mode Enable" mask="0x10"/>
          <bitfield name="P5" caption="Open Drain Mode Enable" mask="0x20"/>
          <bitfield name="P6" caption="Open Drain Mode Enable" mask="0x40"/>
          <bitfield name="P7" caption="Open Drain Mode Enable" mask="0x80"/>
          <bitfield name="P8" caption="Open Drain Mode Enable" mask="0x100"/>
          <bitfield name="P9" caption="Open Drain Mode Enable" mask="0x200"/>
          <bitfield name="P10" caption="Open Drain Mode Enable" mask="0x400"/>
          <bitfield name="P11" caption="Open Drain Mode Enable" mask="0x800"/>
          <bitfield name="P12" caption="Open Drain Mode Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Open Drain Mode Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Open Drain Mode Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Open Drain Mode Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Open Drain Mode Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Open Drain Mode Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Open Drain Mode Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Open Drain Mode Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Open Drain Mode Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Open Drain Mode Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Open Drain Mode Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Open Drain Mode Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Open Drain Mode Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Open Drain Mode Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Open Drain Mode Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Open Drain Mode Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Open Drain Mode Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Open Drain Mode Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Open Drain Mode Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Open Drain Mode Enable" mask="0x80000000"/>
        </register>
        <register name="ODMERT" offset="0xEC" rw="W" size="4" access-size="4" atomic-op="toggle:ODMER" caption="Open Drain Mode Register - Toggle">
          <bitfield name="P0" caption="Open Drain Mode Enable" mask="0x1"/>
          <bitfield name="P1" caption="Open Drain Mode Enable" mask="0x2"/>
          <bitfield name="P2" caption="Open Drain Mode Enable" mask="0x4"/>
          <bitfield name="P3" caption="Open Drain Mode Enable" mask="0x8"/>
          <bitfield name="P4" caption="Open Drain Mode Enable" mask="0x10"/>
          <bitfield name="P5" caption="Open Drain Mode Enable" mask="0x20"/>
          <bitfield name="P6" caption="Open Drain Mode Enable" mask="0x40"/>
          <bitfield name="P7" caption="Open Drain Mode Enable" mask="0x80"/>
          <bitfield name="P8" caption="Open Drain Mode Enable" mask="0x100"/>
          <bitfield name="P9" caption="Open Drain Mode Enable" mask="0x200"/>
          <bitfield name="P10" caption="Open Drain Mode Enable" mask="0x400"/>
          <bitfield name="P11" caption="Open Drain Mode Enable" mask="0x800"/>
          <bitfield name="P12" caption="Open Drain Mode Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Open Drain Mode Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Open Drain Mode Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Open Drain Mode Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Open Drain Mode Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Open Drain Mode Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Open Drain Mode Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Open Drain Mode Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Open Drain Mode Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Open Drain Mode Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Open Drain Mode Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Open Drain Mode Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Open Drain Mode Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Open Drain Mode Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Open Drain Mode Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Open Drain Mode Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Open Drain Mode Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Open Drain Mode Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Open Drain Mode Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Open Drain Mode Enable" mask="0x80000000"/>
        </register>
        <register name="ODCR0" offset="0x100" rw="RW" size="4" access-size="4" caption="Output Driving Capability Register 0">
          <bitfield name="P0" caption="Output Driving Capability Register Bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Output Driving Capability Register Bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Output Driving Capability Register Bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Output Driving Capability Register Bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Output Driving Capability Register Bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Output Driving Capability Register Bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Output Driving Capability Register Bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Output Driving Capability Register Bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Output Driving Capability Register Bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Output Driving Capability Register Bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Output Driving Capability Register Bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Output Driving Capability Register Bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Output Driving Capability Register Bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driving Capability Register Bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driving Capability Register Bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driving Capability Register Bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driving Capability Register Bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driving Capability Register Bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driving Capability Register Bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driving Capability Register Bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driving Capability Register Bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driving Capability Register Bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driving Capability Register Bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driving Capability Register Bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driving Capability Register Bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driving Capability Register Bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driving Capability Register Bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driving Capability Register Bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driving Capability Register Bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driving Capability Register Bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driving Capability Register Bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driving Capability Register Bit 0" mask="0x80000000"/>
        </register>
        <register name="ODCR0S" offset="0x104" rw="RW" size="4" access-size="4" atomic-op="set:ODCR0" caption="Output Driving Capability Register 0 - Set">
          <bitfield name="P0" caption="Output Driving Capability Register Bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Output Driving Capability Register Bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Output Driving Capability Register Bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Output Driving Capability Register Bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Output Driving Capability Register Bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Output Driving Capability Register Bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Output Driving Capability Register Bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Output Driving Capability Register Bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Output Driving Capability Register Bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Output Driving Capability Register Bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Output Driving Capability Register Bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Output Driving Capability Register Bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Output Driving Capability Register Bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driving Capability Register Bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driving Capability Register Bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driving Capability Register Bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driving Capability Register Bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driving Capability Register Bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driving Capability Register Bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driving Capability Register Bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driving Capability Register Bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driving Capability Register Bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driving Capability Register Bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driving Capability Register Bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driving Capability Register Bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driving Capability Register Bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driving Capability Register Bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driving Capability Register Bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driving Capability Register Bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driving Capability Register Bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driving Capability Register Bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driving Capability Register Bit 0" mask="0x80000000"/>
        </register>
        <register name="ODCR0C" offset="0x108" rw="RW" size="4" access-size="4" atomic-op="clear:ODCR0" caption="Output Driving Capability Register 0 - Clear">
          <bitfield name="P0" caption="Output Driving Capability Register Bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Output Driving Capability Register Bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Output Driving Capability Register Bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Output Driving Capability Register Bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Output Driving Capability Register Bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Output Driving Capability Register Bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Output Driving Capability Register Bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Output Driving Capability Register Bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Output Driving Capability Register Bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Output Driving Capability Register Bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Output Driving Capability Register Bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Output Driving Capability Register Bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Output Driving Capability Register Bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driving Capability Register Bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driving Capability Register Bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driving Capability Register Bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driving Capability Register Bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driving Capability Register Bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driving Capability Register Bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driving Capability Register Bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driving Capability Register Bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driving Capability Register Bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driving Capability Register Bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driving Capability Register Bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driving Capability Register Bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driving Capability Register Bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driving Capability Register Bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driving Capability Register Bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driving Capability Register Bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driving Capability Register Bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driving Capability Register Bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driving Capability Register Bit 0" mask="0x80000000"/>
        </register>
        <register name="ODCR0T" offset="0x10C" rw="RW" size="4" access-size="4" atomic-op="toggle:ODCR0" caption="Output Driving Capability Register 0 - Toggle">
          <bitfield name="P0" caption="Output Driving Capability Register Bit 0" mask="0x1"/>
          <bitfield name="P1" caption="Output Driving Capability Register Bit 0" mask="0x2"/>
          <bitfield name="P2" caption="Output Driving Capability Register Bit 0" mask="0x4"/>
          <bitfield name="P3" caption="Output Driving Capability Register Bit 0" mask="0x8"/>
          <bitfield name="P4" caption="Output Driving Capability Register Bit 0" mask="0x10"/>
          <bitfield name="P5" caption="Output Driving Capability Register Bit 0" mask="0x20"/>
          <bitfield name="P6" caption="Output Driving Capability Register Bit 0" mask="0x40"/>
          <bitfield name="P7" caption="Output Driving Capability Register Bit 0" mask="0x80"/>
          <bitfield name="P8" caption="Output Driving Capability Register Bit 0" mask="0x100"/>
          <bitfield name="P9" caption="Output Driving Capability Register Bit 0" mask="0x200"/>
          <bitfield name="P10" caption="Output Driving Capability Register Bit 0" mask="0x400"/>
          <bitfield name="P11" caption="Output Driving Capability Register Bit 0" mask="0x800"/>
          <bitfield name="P12" caption="Output Driving Capability Register Bit 0" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driving Capability Register Bit 0" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driving Capability Register Bit 0" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driving Capability Register Bit 0" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driving Capability Register Bit 0" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driving Capability Register Bit 0" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driving Capability Register Bit 0" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driving Capability Register Bit 0" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driving Capability Register Bit 0" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driving Capability Register Bit 0" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driving Capability Register Bit 0" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driving Capability Register Bit 0" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driving Capability Register Bit 0" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driving Capability Register Bit 0" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driving Capability Register Bit 0" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driving Capability Register Bit 0" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driving Capability Register Bit 0" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driving Capability Register Bit 0" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driving Capability Register Bit 0" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driving Capability Register Bit 0" mask="0x80000000"/>
        </register>
        <register name="ODCR1" offset="0x110" rw="RW" size="4" access-size="4" caption="Output Driving Capability Register 1">
          <bitfield name="P0" caption="Output Driving Capability Register Bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Output Driving Capability Register Bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Output Driving Capability Register Bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Output Driving Capability Register Bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Output Driving Capability Register Bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Output Driving Capability Register Bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Output Driving Capability Register Bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Output Driving Capability Register Bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Output Driving Capability Register Bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Output Driving Capability Register Bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Output Driving Capability Register Bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Output Driving Capability Register Bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Output Driving Capability Register Bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driving Capability Register Bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driving Capability Register Bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driving Capability Register Bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driving Capability Register Bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driving Capability Register Bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driving Capability Register Bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driving Capability Register Bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driving Capability Register Bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driving Capability Register Bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driving Capability Register Bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driving Capability Register Bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driving Capability Register Bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driving Capability Register Bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driving Capability Register Bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driving Capability Register Bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driving Capability Register Bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driving Capability Register Bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driving Capability Register Bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driving Capability Register Bit 1" mask="0x80000000"/>
        </register>
        <register name="ODCR1S" offset="0x114" rw="RW" size="4" access-size="4" atomic-op="set:ODCR1" caption="Output Driving Capability Register 1 - Set">
          <bitfield name="P0" caption="Output Driving Capability Register Bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Output Driving Capability Register Bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Output Driving Capability Register Bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Output Driving Capability Register Bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Output Driving Capability Register Bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Output Driving Capability Register Bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Output Driving Capability Register Bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Output Driving Capability Register Bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Output Driving Capability Register Bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Output Driving Capability Register Bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Output Driving Capability Register Bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Output Driving Capability Register Bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Output Driving Capability Register Bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driving Capability Register Bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driving Capability Register Bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driving Capability Register Bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driving Capability Register Bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driving Capability Register Bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driving Capability Register Bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driving Capability Register Bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driving Capability Register Bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driving Capability Register Bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driving Capability Register Bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driving Capability Register Bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driving Capability Register Bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driving Capability Register Bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driving Capability Register Bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driving Capability Register Bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driving Capability Register Bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driving Capability Register Bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driving Capability Register Bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driving Capability Register Bit 1" mask="0x80000000"/>
        </register>
        <register name="ODCR1C" offset="0x118" rw="RW" size="4" access-size="4" atomic-op="clear:ODCR1" caption="Output Driving Capability Register 1 - Clear">
          <bitfield name="P0" caption="Output Driving Capability Register Bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Output Driving Capability Register Bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Output Driving Capability Register Bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Output Driving Capability Register Bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Output Driving Capability Register Bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Output Driving Capability Register Bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Output Driving Capability Register Bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Output Driving Capability Register Bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Output Driving Capability Register Bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Output Driving Capability Register Bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Output Driving Capability Register Bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Output Driving Capability Register Bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Output Driving Capability Register Bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driving Capability Register Bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driving Capability Register Bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driving Capability Register Bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driving Capability Register Bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driving Capability Register Bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driving Capability Register Bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driving Capability Register Bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driving Capability Register Bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driving Capability Register Bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driving Capability Register Bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driving Capability Register Bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driving Capability Register Bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driving Capability Register Bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driving Capability Register Bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driving Capability Register Bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driving Capability Register Bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driving Capability Register Bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driving Capability Register Bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driving Capability Register Bit 1" mask="0x80000000"/>
        </register>
        <register name="ODCR1T" offset="0x11C" rw="RW" size="4" access-size="4" atomic-op="toggle:ODCR1" caption="Output Driving Capability Register 1 - Toggle">
          <bitfield name="P0" caption="Output Driving Capability Register Bit 1" mask="0x1"/>
          <bitfield name="P1" caption="Output Driving Capability Register Bit 1" mask="0x2"/>
          <bitfield name="P2" caption="Output Driving Capability Register Bit 1" mask="0x4"/>
          <bitfield name="P3" caption="Output Driving Capability Register Bit 1" mask="0x8"/>
          <bitfield name="P4" caption="Output Driving Capability Register Bit 1" mask="0x10"/>
          <bitfield name="P5" caption="Output Driving Capability Register Bit 1" mask="0x20"/>
          <bitfield name="P6" caption="Output Driving Capability Register Bit 1" mask="0x40"/>
          <bitfield name="P7" caption="Output Driving Capability Register Bit 1" mask="0x80"/>
          <bitfield name="P8" caption="Output Driving Capability Register Bit 1" mask="0x100"/>
          <bitfield name="P9" caption="Output Driving Capability Register Bit 1" mask="0x200"/>
          <bitfield name="P10" caption="Output Driving Capability Register Bit 1" mask="0x400"/>
          <bitfield name="P11" caption="Output Driving Capability Register Bit 1" mask="0x800"/>
          <bitfield name="P12" caption="Output Driving Capability Register Bit 1" mask="0x1000"/>
          <bitfield name="P13" caption="Output Driving Capability Register Bit 1" mask="0x2000"/>
          <bitfield name="P14" caption="Output Driving Capability Register Bit 1" mask="0x4000"/>
          <bitfield name="P15" caption="Output Driving Capability Register Bit 1" mask="0x8000"/>
          <bitfield name="P16" caption="Output Driving Capability Register Bit 1" mask="0x10000"/>
          <bitfield name="P17" caption="Output Driving Capability Register Bit 1" mask="0x20000"/>
          <bitfield name="P18" caption="Output Driving Capability Register Bit 1" mask="0x40000"/>
          <bitfield name="P19" caption="Output Driving Capability Register Bit 1" mask="0x80000"/>
          <bitfield name="P20" caption="Output Driving Capability Register Bit 1" mask="0x100000"/>
          <bitfield name="P21" caption="Output Driving Capability Register Bit 1" mask="0x200000"/>
          <bitfield name="P22" caption="Output Driving Capability Register Bit 1" mask="0x400000"/>
          <bitfield name="P23" caption="Output Driving Capability Register Bit 1" mask="0x800000"/>
          <bitfield name="P24" caption="Output Driving Capability Register Bit 1" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Driving Capability Register Bit 1" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Driving Capability Register Bit 1" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Driving Capability Register Bit 1" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Driving Capability Register Bit 1" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Driving Capability Register Bit 1" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Driving Capability Register Bit 1" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Driving Capability Register Bit 1" mask="0x80000000"/>
        </register>
        <register name="OSRR0" offset="0x130" rw="RW" size="4" access-size="4" caption="Output Slew Rate Register 0">
          <bitfield name="P0" caption="Output Slew Rate Control Enable" mask="0x1"/>
          <bitfield name="P1" caption="Output Slew Rate Control Enable" mask="0x2"/>
          <bitfield name="P2" caption="Output Slew Rate Control Enable" mask="0x4"/>
          <bitfield name="P3" caption="Output Slew Rate Control Enable" mask="0x8"/>
          <bitfield name="P4" caption="Output Slew Rate Control Enable" mask="0x10"/>
          <bitfield name="P5" caption="Output Slew Rate Control Enable" mask="0x20"/>
          <bitfield name="P6" caption="Output Slew Rate Control Enable" mask="0x40"/>
          <bitfield name="P7" caption="Output Slew Rate Control Enable" mask="0x80"/>
          <bitfield name="P8" caption="Output Slew Rate Control Enable" mask="0x100"/>
          <bitfield name="P9" caption="Output Slew Rate Control Enable" mask="0x200"/>
          <bitfield name="P10" caption="Output Slew Rate Control Enable" mask="0x400"/>
          <bitfield name="P11" caption="Output Slew Rate Control Enable" mask="0x800"/>
          <bitfield name="P12" caption="Output Slew Rate Control Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Output Slew Rate Control Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Output Slew Rate Control Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Output Slew Rate Control Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Output Slew Rate Control Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Output Slew Rate Control Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Output Slew Rate Control Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Output Slew Rate Control Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Output Slew Rate Control Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Output Slew Rate Control Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Output Slew Rate Control Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Output Slew Rate Control Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Output Slew Rate Control Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Slew Rate Control Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Slew Rate Control Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Slew Rate Control Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Slew Rate Control Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Slew Rate Control Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Slew Rate Control Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Slew Rate Control Enable" mask="0x80000000"/>
        </register>
        <register name="OSRR0S" offset="0x134" rw="RW" size="4" access-size="4" atomic-op="set:OSRR0" caption="Output Slew Rate Register 0 - Set">
          <bitfield name="P0" caption="Output Slew Rate Control Enable" mask="0x1"/>
          <bitfield name="P1" caption="Output Slew Rate Control Enable" mask="0x2"/>
          <bitfield name="P2" caption="Output Slew Rate Control Enable" mask="0x4"/>
          <bitfield name="P3" caption="Output Slew Rate Control Enable" mask="0x8"/>
          <bitfield name="P4" caption="Output Slew Rate Control Enable" mask="0x10"/>
          <bitfield name="P5" caption="Output Slew Rate Control Enable" mask="0x20"/>
          <bitfield name="P6" caption="Output Slew Rate Control Enable" mask="0x40"/>
          <bitfield name="P7" caption="Output Slew Rate Control Enable" mask="0x80"/>
          <bitfield name="P8" caption="Output Slew Rate Control Enable" mask="0x100"/>
          <bitfield name="P9" caption="Output Slew Rate Control Enable" mask="0x200"/>
          <bitfield name="P10" caption="Output Slew Rate Control Enable" mask="0x400"/>
          <bitfield name="P11" caption="Output Slew Rate Control Enable" mask="0x800"/>
          <bitfield name="P12" caption="Output Slew Rate Control Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Output Slew Rate Control Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Output Slew Rate Control Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Output Slew Rate Control Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Output Slew Rate Control Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Output Slew Rate Control Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Output Slew Rate Control Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Output Slew Rate Control Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Output Slew Rate Control Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Output Slew Rate Control Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Output Slew Rate Control Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Output Slew Rate Control Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Output Slew Rate Control Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Slew Rate Control Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Slew Rate Control Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Slew Rate Control Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Slew Rate Control Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Slew Rate Control Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Slew Rate Control Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Slew Rate Control Enable" mask="0x80000000"/>
        </register>
        <register name="OSRR0C" offset="0x138" rw="RW" size="4" access-size="4" atomic-op="clear:OSRR0" caption="Output Slew Rate Register 0 - Clear">
          <bitfield name="P0" caption="Output Slew Rate Control Enable" mask="0x1"/>
          <bitfield name="P1" caption="Output Slew Rate Control Enable" mask="0x2"/>
          <bitfield name="P2" caption="Output Slew Rate Control Enable" mask="0x4"/>
          <bitfield name="P3" caption="Output Slew Rate Control Enable" mask="0x8"/>
          <bitfield name="P4" caption="Output Slew Rate Control Enable" mask="0x10"/>
          <bitfield name="P5" caption="Output Slew Rate Control Enable" mask="0x20"/>
          <bitfield name="P6" caption="Output Slew Rate Control Enable" mask="0x40"/>
          <bitfield name="P7" caption="Output Slew Rate Control Enable" mask="0x80"/>
          <bitfield name="P8" caption="Output Slew Rate Control Enable" mask="0x100"/>
          <bitfield name="P9" caption="Output Slew Rate Control Enable" mask="0x200"/>
          <bitfield name="P10" caption="Output Slew Rate Control Enable" mask="0x400"/>
          <bitfield name="P11" caption="Output Slew Rate Control Enable" mask="0x800"/>
          <bitfield name="P12" caption="Output Slew Rate Control Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Output Slew Rate Control Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Output Slew Rate Control Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Output Slew Rate Control Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Output Slew Rate Control Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Output Slew Rate Control Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Output Slew Rate Control Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Output Slew Rate Control Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Output Slew Rate Control Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Output Slew Rate Control Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Output Slew Rate Control Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Output Slew Rate Control Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Output Slew Rate Control Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Slew Rate Control Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Slew Rate Control Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Slew Rate Control Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Slew Rate Control Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Slew Rate Control Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Slew Rate Control Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Slew Rate Control Enable" mask="0x80000000"/>
        </register>
        <register name="OSRR0T" offset="0x13C" rw="RW" size="4" access-size="4" atomic-op="toggle:OSRR0" caption="Output Slew Rate Register 0 - Toggle">
          <bitfield name="P0" caption="Output Slew Rate Control Enable" mask="0x1"/>
          <bitfield name="P1" caption="Output Slew Rate Control Enable" mask="0x2"/>
          <bitfield name="P2" caption="Output Slew Rate Control Enable" mask="0x4"/>
          <bitfield name="P3" caption="Output Slew Rate Control Enable" mask="0x8"/>
          <bitfield name="P4" caption="Output Slew Rate Control Enable" mask="0x10"/>
          <bitfield name="P5" caption="Output Slew Rate Control Enable" mask="0x20"/>
          <bitfield name="P6" caption="Output Slew Rate Control Enable" mask="0x40"/>
          <bitfield name="P7" caption="Output Slew Rate Control Enable" mask="0x80"/>
          <bitfield name="P8" caption="Output Slew Rate Control Enable" mask="0x100"/>
          <bitfield name="P9" caption="Output Slew Rate Control Enable" mask="0x200"/>
          <bitfield name="P10" caption="Output Slew Rate Control Enable" mask="0x400"/>
          <bitfield name="P11" caption="Output Slew Rate Control Enable" mask="0x800"/>
          <bitfield name="P12" caption="Output Slew Rate Control Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Output Slew Rate Control Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Output Slew Rate Control Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Output Slew Rate Control Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Output Slew Rate Control Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Output Slew Rate Control Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Output Slew Rate Control Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Output Slew Rate Control Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Output Slew Rate Control Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Output Slew Rate Control Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Output Slew Rate Control Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Output Slew Rate Control Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Output Slew Rate Control Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Output Slew Rate Control Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Output Slew Rate Control Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Output Slew Rate Control Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Output Slew Rate Control Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Output Slew Rate Control Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Output Slew Rate Control Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Output Slew Rate Control Enable" mask="0x80000000"/>
        </register>
        <register name="STER" offset="0x160" rw="RW" size="4" access-size="4" caption="Schmitt Trigger Enable Register">
          <bitfield name="P0" caption="Schmitt Trigger Enable" mask="0x1"/>
          <bitfield name="P1" caption="Schmitt Trigger Enable" mask="0x2"/>
          <bitfield name="P2" caption="Schmitt Trigger Enable" mask="0x4"/>
          <bitfield name="P3" caption="Schmitt Trigger Enable" mask="0x8"/>
          <bitfield name="P4" caption="Schmitt Trigger Enable" mask="0x10"/>
          <bitfield name="P5" caption="Schmitt Trigger Enable" mask="0x20"/>
          <bitfield name="P6" caption="Schmitt Trigger Enable" mask="0x40"/>
          <bitfield name="P7" caption="Schmitt Trigger Enable" mask="0x80"/>
          <bitfield name="P8" caption="Schmitt Trigger Enable" mask="0x100"/>
          <bitfield name="P9" caption="Schmitt Trigger Enable" mask="0x200"/>
          <bitfield name="P10" caption="Schmitt Trigger Enable" mask="0x400"/>
          <bitfield name="P11" caption="Schmitt Trigger Enable" mask="0x800"/>
          <bitfield name="P12" caption="Schmitt Trigger Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Schmitt Trigger Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Schmitt Trigger Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Schmitt Trigger Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Schmitt Trigger Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Schmitt Trigger Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Schmitt Trigger Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Schmitt Trigger Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Schmitt Trigger Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Schmitt Trigger Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Schmitt Trigger Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Schmitt Trigger Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Schmitt Trigger Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Schmitt Trigger Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Schmitt Trigger Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Schmitt Trigger Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Schmitt Trigger Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Schmitt Trigger Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Schmitt Trigger Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Schmitt Trigger Enable" mask="0x80000000"/>
        </register>
        <register name="STERS" offset="0x164" rw="RW" size="4" access-size="4" atomic-op="set:STER" caption="Schmitt Trigger Enable Register - Set">
          <bitfield name="P0" caption="Schmitt Trigger Enable" mask="0x1"/>
          <bitfield name="P1" caption="Schmitt Trigger Enable" mask="0x2"/>
          <bitfield name="P2" caption="Schmitt Trigger Enable" mask="0x4"/>
          <bitfield name="P3" caption="Schmitt Trigger Enable" mask="0x8"/>
          <bitfield name="P4" caption="Schmitt Trigger Enable" mask="0x10"/>
          <bitfield name="P5" caption="Schmitt Trigger Enable" mask="0x20"/>
          <bitfield name="P6" caption="Schmitt Trigger Enable" mask="0x40"/>
          <bitfield name="P7" caption="Schmitt Trigger Enable" mask="0x80"/>
          <bitfield name="P8" caption="Schmitt Trigger Enable" mask="0x100"/>
          <bitfield name="P9" caption="Schmitt Trigger Enable" mask="0x200"/>
          <bitfield name="P10" caption="Schmitt Trigger Enable" mask="0x400"/>
          <bitfield name="P11" caption="Schmitt Trigger Enable" mask="0x800"/>
          <bitfield name="P12" caption="Schmitt Trigger Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Schmitt Trigger Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Schmitt Trigger Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Schmitt Trigger Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Schmitt Trigger Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Schmitt Trigger Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Schmitt Trigger Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Schmitt Trigger Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Schmitt Trigger Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Schmitt Trigger Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Schmitt Trigger Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Schmitt Trigger Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Schmitt Trigger Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Schmitt Trigger Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Schmitt Trigger Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Schmitt Trigger Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Schmitt Trigger Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Schmitt Trigger Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Schmitt Trigger Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Schmitt Trigger Enable" mask="0x80000000"/>
        </register>
        <register name="STERC" offset="0x168" rw="RW" size="4" access-size="4" atomic-op="clear:STER" caption="Schmitt Trigger Enable Register - Clear">
          <bitfield name="P0" caption="Schmitt Trigger Enable" mask="0x1"/>
          <bitfield name="P1" caption="Schmitt Trigger Enable" mask="0x2"/>
          <bitfield name="P2" caption="Schmitt Trigger Enable" mask="0x4"/>
          <bitfield name="P3" caption="Schmitt Trigger Enable" mask="0x8"/>
          <bitfield name="P4" caption="Schmitt Trigger Enable" mask="0x10"/>
          <bitfield name="P5" caption="Schmitt Trigger Enable" mask="0x20"/>
          <bitfield name="P6" caption="Schmitt Trigger Enable" mask="0x40"/>
          <bitfield name="P7" caption="Schmitt Trigger Enable" mask="0x80"/>
          <bitfield name="P8" caption="Schmitt Trigger Enable" mask="0x100"/>
          <bitfield name="P9" caption="Schmitt Trigger Enable" mask="0x200"/>
          <bitfield name="P10" caption="Schmitt Trigger Enable" mask="0x400"/>
          <bitfield name="P11" caption="Schmitt Trigger Enable" mask="0x800"/>
          <bitfield name="P12" caption="Schmitt Trigger Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Schmitt Trigger Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Schmitt Trigger Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Schmitt Trigger Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Schmitt Trigger Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Schmitt Trigger Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Schmitt Trigger Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Schmitt Trigger Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Schmitt Trigger Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Schmitt Trigger Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Schmitt Trigger Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Schmitt Trigger Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Schmitt Trigger Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Schmitt Trigger Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Schmitt Trigger Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Schmitt Trigger Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Schmitt Trigger Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Schmitt Trigger Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Schmitt Trigger Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Schmitt Trigger Enable" mask="0x80000000"/>
        </register>
        <register name="STERT" offset="0x16C" rw="RW" size="4" access-size="4" atomic-op="toggle:STER" caption="Schmitt Trigger Enable Register - Toggle">
          <bitfield name="P0" caption="Schmitt Trigger Enable" mask="0x1"/>
          <bitfield name="P1" caption="Schmitt Trigger Enable" mask="0x2"/>
          <bitfield name="P2" caption="Schmitt Trigger Enable" mask="0x4"/>
          <bitfield name="P3" caption="Schmitt Trigger Enable" mask="0x8"/>
          <bitfield name="P4" caption="Schmitt Trigger Enable" mask="0x10"/>
          <bitfield name="P5" caption="Schmitt Trigger Enable" mask="0x20"/>
          <bitfield name="P6" caption="Schmitt Trigger Enable" mask="0x40"/>
          <bitfield name="P7" caption="Schmitt Trigger Enable" mask="0x80"/>
          <bitfield name="P8" caption="Schmitt Trigger Enable" mask="0x100"/>
          <bitfield name="P9" caption="Schmitt Trigger Enable" mask="0x200"/>
          <bitfield name="P10" caption="Schmitt Trigger Enable" mask="0x400"/>
          <bitfield name="P11" caption="Schmitt Trigger Enable" mask="0x800"/>
          <bitfield name="P12" caption="Schmitt Trigger Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Schmitt Trigger Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Schmitt Trigger Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Schmitt Trigger Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Schmitt Trigger Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Schmitt Trigger Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Schmitt Trigger Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Schmitt Trigger Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Schmitt Trigger Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Schmitt Trigger Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Schmitt Trigger Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Schmitt Trigger Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Schmitt Trigger Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Schmitt Trigger Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Schmitt Trigger Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Schmitt Trigger Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Schmitt Trigger Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Schmitt Trigger Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Schmitt Trigger Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Schmitt Trigger Enable" mask="0x80000000"/>
        </register>
        <register name="EVER" offset="0x180" rw="RW" size="4" access-size="4" caption="Event Enable Register">
          <bitfield name="P0" caption="Event Enable" mask="0x1"/>
          <bitfield name="P1" caption="Event Enable" mask="0x2"/>
          <bitfield name="P2" caption="Event Enable" mask="0x4"/>
          <bitfield name="P3" caption="Event Enable" mask="0x8"/>
          <bitfield name="P4" caption="Event Enable" mask="0x10"/>
          <bitfield name="P5" caption="Event Enable" mask="0x20"/>
          <bitfield name="P6" caption="Event Enable" mask="0x40"/>
          <bitfield name="P7" caption="Event Enable" mask="0x80"/>
          <bitfield name="P8" caption="Event Enable" mask="0x100"/>
          <bitfield name="P9" caption="Event Enable" mask="0x200"/>
          <bitfield name="P10" caption="Event Enable" mask="0x400"/>
          <bitfield name="P11" caption="Event Enable" mask="0x800"/>
          <bitfield name="P12" caption="Event Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Event Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Event Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Event Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Event Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Event Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Event Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Event Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Event Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Event Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Event Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Event Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Event Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Event Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Event Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Event Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Event Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Event Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Event Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Event Enable" mask="0x80000000"/>
        </register>
        <register name="EVERS" offset="0x184" rw="W" size="4" access-size="4" atomic-op="set:EVER" caption="Event Enable Register - Set">
          <bitfield name="P0" caption="Event Enable" mask="0x1"/>
          <bitfield name="P1" caption="Event Enable" mask="0x2"/>
          <bitfield name="P2" caption="Event Enable" mask="0x4"/>
          <bitfield name="P3" caption="Event Enable" mask="0x8"/>
          <bitfield name="P4" caption="Event Enable" mask="0x10"/>
          <bitfield name="P5" caption="Event Enable" mask="0x20"/>
          <bitfield name="P6" caption="Event Enable" mask="0x40"/>
          <bitfield name="P7" caption="Event Enable" mask="0x80"/>
          <bitfield name="P8" caption="Event Enable" mask="0x100"/>
          <bitfield name="P9" caption="Event Enable" mask="0x200"/>
          <bitfield name="P10" caption="Event Enable" mask="0x400"/>
          <bitfield name="P11" caption="Event Enable" mask="0x800"/>
          <bitfield name="P12" caption="Event Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Event Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Event Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Event Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Event Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Event Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Event Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Event Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Event Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Event Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Event Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Event Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Event Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Event Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Event Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Event Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Event Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Event Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Event Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Event Enable" mask="0x80000000"/>
        </register>
        <register name="EVERC" offset="0x188" rw="W" size="4" access-size="4" atomic-op="clear:EVER" caption="Event Enable Register - Clear">
          <bitfield name="P0" caption="Event Enable" mask="0x1"/>
          <bitfield name="P1" caption="Event Enable" mask="0x2"/>
          <bitfield name="P2" caption="Event Enable" mask="0x4"/>
          <bitfield name="P3" caption="Event Enable" mask="0x8"/>
          <bitfield name="P4" caption="Event Enable" mask="0x10"/>
          <bitfield name="P5" caption="Event Enable" mask="0x20"/>
          <bitfield name="P6" caption="Event Enable" mask="0x40"/>
          <bitfield name="P7" caption="Event Enable" mask="0x80"/>
          <bitfield name="P8" caption="Event Enable" mask="0x100"/>
          <bitfield name="P9" caption="Event Enable" mask="0x200"/>
          <bitfield name="P10" caption="Event Enable" mask="0x400"/>
          <bitfield name="P11" caption="Event Enable" mask="0x800"/>
          <bitfield name="P12" caption="Event Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Event Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Event Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Event Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Event Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Event Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Event Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Event Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Event Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Event Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Event Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Event Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Event Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Event Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Event Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Event Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Event Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Event Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Event Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Event Enable" mask="0x80000000"/>
        </register>
        <register name="EVERT" offset="0x18C" rw="W" size="4" access-size="4" atomic-op="toggle:EVER" caption="Event Enable Register - Toggle">
          <bitfield name="P0" caption="Event Enable" mask="0x1"/>
          <bitfield name="P1" caption="Event Enable" mask="0x2"/>
          <bitfield name="P2" caption="Event Enable" mask="0x4"/>
          <bitfield name="P3" caption="Event Enable" mask="0x8"/>
          <bitfield name="P4" caption="Event Enable" mask="0x10"/>
          <bitfield name="P5" caption="Event Enable" mask="0x20"/>
          <bitfield name="P6" caption="Event Enable" mask="0x40"/>
          <bitfield name="P7" caption="Event Enable" mask="0x80"/>
          <bitfield name="P8" caption="Event Enable" mask="0x100"/>
          <bitfield name="P9" caption="Event Enable" mask="0x200"/>
          <bitfield name="P10" caption="Event Enable" mask="0x400"/>
          <bitfield name="P11" caption="Event Enable" mask="0x800"/>
          <bitfield name="P12" caption="Event Enable" mask="0x1000"/>
          <bitfield name="P13" caption="Event Enable" mask="0x2000"/>
          <bitfield name="P14" caption="Event Enable" mask="0x4000"/>
          <bitfield name="P15" caption="Event Enable" mask="0x8000"/>
          <bitfield name="P16" caption="Event Enable" mask="0x10000"/>
          <bitfield name="P17" caption="Event Enable" mask="0x20000"/>
          <bitfield name="P18" caption="Event Enable" mask="0x40000"/>
          <bitfield name="P19" caption="Event Enable" mask="0x80000"/>
          <bitfield name="P20" caption="Event Enable" mask="0x100000"/>
          <bitfield name="P21" caption="Event Enable" mask="0x200000"/>
          <bitfield name="P22" caption="Event Enable" mask="0x400000"/>
          <bitfield name="P23" caption="Event Enable" mask="0x800000"/>
          <bitfield name="P24" caption="Event Enable" mask="0x1000000"/>
          <bitfield name="P25" caption="Event Enable" mask="0x2000000"/>
          <bitfield name="P26" caption="Event Enable" mask="0x4000000"/>
          <bitfield name="P27" caption="Event Enable" mask="0x8000000"/>
          <bitfield name="P28" caption="Event Enable" mask="0x10000000"/>
          <bitfield name="P29" caption="Event Enable" mask="0x20000000"/>
          <bitfield name="P30" caption="Event Enable" mask="0x40000000"/>
          <bitfield name="P31" caption="Event Enable" mask="0x80000000"/>
        </register>
        <register name="LOCK" offset="0x1A0" rw="RW" size="4" access-size="4" caption="Lock Register">
          <bitfield name="P0" caption="Lock State" mask="0x1"/>
          <bitfield name="P1" caption="Lock State" mask="0x2"/>
          <bitfield name="P2" caption="Lock State" mask="0x4"/>
          <bitfield name="P3" caption="Lock State" mask="0x8"/>
          <bitfield name="P4" caption="Lock State" mask="0x10"/>
          <bitfield name="P5" caption="Lock State" mask="0x20"/>
          <bitfield name="P6" caption="Lock State" mask="0x40"/>
          <bitfield name="P7" caption="Lock State" mask="0x80"/>
          <bitfield name="P8" caption="Lock State" mask="0x100"/>
          <bitfield name="P9" caption="Lock State" mask="0x200"/>
          <bitfield name="P10" caption="Lock State" mask="0x400"/>
          <bitfield name="P11" caption="Lock State" mask="0x800"/>
          <bitfield name="P12" caption="Lock State" mask="0x1000"/>
          <bitfield name="P13" caption="Lock State" mask="0x2000"/>
          <bitfield name="P14" caption="Lock State" mask="0x4000"/>
          <bitfield name="P15" caption="Lock State" mask="0x8000"/>
          <bitfield name="P16" caption="Lock State" mask="0x10000"/>
          <bitfield name="P17" caption="Lock State" mask="0x20000"/>
          <bitfield name="P18" caption="Lock State" mask="0x40000"/>
          <bitfield name="P19" caption="Lock State" mask="0x80000"/>
          <bitfield name="P20" caption="Lock State" mask="0x100000"/>
          <bitfield name="P21" caption="Lock State" mask="0x200000"/>
          <bitfield name="P22" caption="Lock State" mask="0x400000"/>
          <bitfield name="P23" caption="Lock State" mask="0x800000"/>
          <bitfield name="P24" caption="Lock State" mask="0x1000000"/>
          <bitfield name="P25" caption="Lock State" mask="0x2000000"/>
          <bitfield name="P26" caption="Lock State" mask="0x4000000"/>
          <bitfield name="P27" caption="Lock State" mask="0x8000000"/>
          <bitfield name="P28" caption="Lock State" mask="0x10000000"/>
          <bitfield name="P29" caption="Lock State" mask="0x20000000"/>
          <bitfield name="P30" caption="Lock State" mask="0x40000000"/>
          <bitfield name="P31" caption="Lock State" mask="0x80000000"/>
        </register>
        <register name="LOCKS" offset="0x1A4" rw="W" size="4" access-size="4" atomic-op="set:LOCK" caption="Lock Register - Set">
          <bitfield name="P0" caption="Lock State" mask="0x1"/>
          <bitfield name="P1" caption="Lock State" mask="0x2"/>
          <bitfield name="P2" caption="Lock State" mask="0x4"/>
          <bitfield name="P3" caption="Lock State" mask="0x8"/>
          <bitfield name="P4" caption="Lock State" mask="0x10"/>
          <bitfield name="P5" caption="Lock State" mask="0x20"/>
          <bitfield name="P6" caption="Lock State" mask="0x40"/>
          <bitfield name="P7" caption="Lock State" mask="0x80"/>
          <bitfield name="P8" caption="Lock State" mask="0x100"/>
          <bitfield name="P9" caption="Lock State" mask="0x200"/>
          <bitfield name="P10" caption="Lock State" mask="0x400"/>
          <bitfield name="P11" caption="Lock State" mask="0x800"/>
          <bitfield name="P12" caption="Lock State" mask="0x1000"/>
          <bitfield name="P13" caption="Lock State" mask="0x2000"/>
          <bitfield name="P14" caption="Lock State" mask="0x4000"/>
          <bitfield name="P15" caption="Lock State" mask="0x8000"/>
          <bitfield name="P16" caption="Lock State" mask="0x10000"/>
          <bitfield name="P17" caption="Lock State" mask="0x20000"/>
          <bitfield name="P18" caption="Lock State" mask="0x40000"/>
          <bitfield name="P19" caption="Lock State" mask="0x80000"/>
          <bitfield name="P20" caption="Lock State" mask="0x100000"/>
          <bitfield name="P21" caption="Lock State" mask="0x200000"/>
          <bitfield name="P22" caption="Lock State" mask="0x400000"/>
          <bitfield name="P23" caption="Lock State" mask="0x800000"/>
          <bitfield name="P24" caption="Lock State" mask="0x1000000"/>
          <bitfield name="P25" caption="Lock State" mask="0x2000000"/>
          <bitfield name="P26" caption="Lock State" mask="0x4000000"/>
          <bitfield name="P27" caption="Lock State" mask="0x8000000"/>
          <bitfield name="P28" caption="Lock State" mask="0x10000000"/>
          <bitfield name="P29" caption="Lock State" mask="0x20000000"/>
          <bitfield name="P30" caption="Lock State" mask="0x40000000"/>
          <bitfield name="P31" caption="Lock State" mask="0x80000000"/>
        </register>
        <register name="LOCKC" offset="0x1A8" rw="W" size="4" access-size="4" atomic-op="clear:LOCK" caption="Lock Register - Clear">
          <bitfield name="P0" caption="Lock State" mask="0x1"/>
          <bitfield name="P1" caption="Lock State" mask="0x2"/>
          <bitfield name="P2" caption="Lock State" mask="0x4"/>
          <bitfield name="P3" caption="Lock State" mask="0x8"/>
          <bitfield name="P4" caption="Lock State" mask="0x10"/>
          <bitfield name="P5" caption="Lock State" mask="0x20"/>
          <bitfield name="P6" caption="Lock State" mask="0x40"/>
          <bitfield name="P7" caption="Lock State" mask="0x80"/>
          <bitfield name="P8" caption="Lock State" mask="0x100"/>
          <bitfield name="P9" caption="Lock State" mask="0x200"/>
          <bitfield name="P10" caption="Lock State" mask="0x400"/>
          <bitfield name="P11" caption="Lock State" mask="0x800"/>
          <bitfield name="P12" caption="Lock State" mask="0x1000"/>
          <bitfield name="P13" caption="Lock State" mask="0x2000"/>
          <bitfield name="P14" caption="Lock State" mask="0x4000"/>
          <bitfield name="P15" caption="Lock State" mask="0x8000"/>
          <bitfield name="P16" caption="Lock State" mask="0x10000"/>
          <bitfield name="P17" caption="Lock State" mask="0x20000"/>
          <bitfield name="P18" caption="Lock State" mask="0x40000"/>
          <bitfield name="P19" caption="Lock State" mask="0x80000"/>
          <bitfield name="P20" caption="Lock State" mask="0x100000"/>
          <bitfield name="P21" caption="Lock State" mask="0x200000"/>
          <bitfield name="P22" caption="Lock State" mask="0x400000"/>
          <bitfield name="P23" caption="Lock State" mask="0x800000"/>
          <bitfield name="P24" caption="Lock State" mask="0x1000000"/>
          <bitfield name="P25" caption="Lock State" mask="0x2000000"/>
          <bitfield name="P26" caption="Lock State" mask="0x4000000"/>
          <bitfield name="P27" caption="Lock State" mask="0x8000000"/>
          <bitfield name="P28" caption="Lock State" mask="0x10000000"/>
          <bitfield name="P29" caption="Lock State" mask="0x20000000"/>
          <bitfield name="P30" caption="Lock State" mask="0x40000000"/>
          <bitfield name="P31" caption="Lock State" mask="0x80000000"/>
        </register>
        <register name="LOCKT" offset="0x1AC" rw="W" size="4" access-size="4" atomic-op="toggle:LOCK" caption="Lock Register - Toggle">
          <bitfield name="P0" caption="Lock State" mask="0x1"/>
          <bitfield name="P1" caption="Lock State" mask="0x2"/>
          <bitfield name="P2" caption="Lock State" mask="0x4"/>
          <bitfield name="P3" caption="Lock State" mask="0x8"/>
          <bitfield name="P4" caption="Lock State" mask="0x10"/>
          <bitfield name="P5" caption="Lock State" mask="0x20"/>
          <bitfield name="P6" caption="Lock State" mask="0x40"/>
          <bitfield name="P7" caption="Lock State" mask="0x80"/>
          <bitfield name="P8" caption="Lock State" mask="0x100"/>
          <bitfield name="P9" caption="Lock State" mask="0x200"/>
          <bitfield name="P10" caption="Lock State" mask="0x400"/>
          <bitfield name="P11" caption="Lock State" mask="0x800"/>
          <bitfield name="P12" caption="Lock State" mask="0x1000"/>
          <bitfield name="P13" caption="Lock State" mask="0x2000"/>
          <bitfield name="P14" caption="Lock State" mask="0x4000"/>
          <bitfield name="P15" caption="Lock State" mask="0x8000"/>
          <bitfield name="P16" caption="Lock State" mask="0x10000"/>
          <bitfield name="P17" caption="Lock State" mask="0x20000"/>
          <bitfield name="P18" caption="Lock State" mask="0x40000"/>
          <bitfield name="P19" caption="Lock State" mask="0x80000"/>
          <bitfield name="P20" caption="Lock State" mask="0x100000"/>
          <bitfield name="P21" caption="Lock State" mask="0x200000"/>
          <bitfield name="P22" caption="Lock State" mask="0x400000"/>
          <bitfield name="P23" caption="Lock State" mask="0x800000"/>
          <bitfield name="P24" caption="Lock State" mask="0x1000000"/>
          <bitfield name="P25" caption="Lock State" mask="0x2000000"/>
          <bitfield name="P26" caption="Lock State" mask="0x4000000"/>
          <bitfield name="P27" caption="Lock State" mask="0x8000000"/>
          <bitfield name="P28" caption="Lock State" mask="0x10000000"/>
          <bitfield name="P29" caption="Lock State" mask="0x20000000"/>
          <bitfield name="P30" caption="Lock State" mask="0x40000000"/>
          <bitfield name="P31" caption="Lock State" mask="0x80000000"/>
        </register>
        <register name="UNLOCK" offset="0x1E0" rw="W" size="4" access-size="4" caption="Unlock Register">
          <bitfield name="ADDR" caption="Offset Register" mask="0x3FF"/>
          <bitfield name="KEY" caption="Unlocking Key" mask="0xFF000000"/>
        </register>
        <register name="ASR" offset="0x1E4" rw="RW" size="4" access-size="4" caption="Access Status Register">
          <bitfield name="AR" caption="Access Error" mask="0x1"/>
        </register>
        <register name="PARAMETER" offset="0x1F8" rw="R" size="4" access-size="4" caption="Parameter Register">
          <bitfield name="PARAMETER" caption="Parameter" mask="0xFFFFFFFF"/>
        </register>
        <register name="VERSION" offset="0x1FC" rw="R" size="4" access-size="4" initval="0x00000215" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
      <register-group name="GPIO" caption="General-Purpose Input/Output Controller">
        <register-group name="port" name-in-module="port" offset="0x000" count="3"/>
      </register-group>
    </module>
    <module name="HCACHE" id="I8323" version="1.0.1" caption="Cortex M I&amp;D Cache Controller">
      <register-group name="HCACHE" caption="Cortex M I&amp;D Cache Controller">
        <register name="CTRL" offset="0x8" rw="W" size="4" access-size="4" caption="Control Register">
          <bitfield name="CEN" caption="Cache Enable" mask="0x1" values="HCACHE_CTRL__CEN"/>
        </register>
        <register name="SR" offset="0xC" rw="RW" size="4" access-size="4" caption="Status Register">
          <bitfield name="CSTS" caption="Cache Controller Status" mask="0x1" values="HCACHE_SR__CSTS"/>
        </register>
        <register name="MAINT0" offset="0x20" rw="W" size="4" access-size="4" caption="Maintenance Register 0">
          <bitfield name="INVALL" caption="Cache Controller Invalidate All" mask="0x1" values="HCACHE_MAINT0__INVALL"/>
        </register>
        <register name="MAINT1" offset="0x24" rw="W" size="4" access-size="4" caption="Maintenance Register 1">
          <bitfield name="INDEX" caption="Invalidate Index" mask="0xF0"/>
        </register>
        <register name="MCFG" offset="0x28" rw="RW" size="4" access-size="4" caption="Monitor Configuration Register">
          <bitfield name="MODE" caption="Cache Controller Monitor Counter Mode" mask="0x3" values="HCACHE_MCFG__MODE"/>
        </register>
        <register name="MEN" offset="0x2C" rw="RW" size="4" access-size="4" caption="Monitor Enable Register">
          <bitfield name="MENABLE" caption="Monitor Enable" mask="0x1" values="HCACHE_MEN__MENABLE"/>
        </register>
        <register name="MCTRL" offset="0x30" rw="W" size="4" access-size="4" caption="Monitor Control Register">
          <bitfield name="SWRST" caption="Monitor Software Reset" mask="0x1" values="HCACHE_MCTRL__SWRST"/>
        </register>
        <register name="MSR" offset="0x34" rw="R" size="4" access-size="4" caption="Monitor Status Register">
          <bitfield name="EVENTCNT" caption="Monitor Event Counter" mask="0xFFFFFFFF"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000101" caption="Version Register">
          <bitfield name="VERSION" caption="VERSION" mask="0xFFF"/>
          <bitfield name="MFN" caption="MFN" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="HCACHE_CTRL__CEN">
        <value name="NO" caption="Disable Cache Controller" value="0"/>
        <value name="YES" caption="Enable Cache Controller" value="1"/>
      </value-group>
      <value-group name="HCACHE_SR__CSTS">
        <value name="DIS" caption="Cache Controller Disabled" value="0"/>
        <value name="EN" caption="Cache Controller Enabled" value="1"/>
      </value-group>
      <value-group name="HCACHE_MAINT0__INVALL">
        <value name="NO" caption="No effect" value="0"/>
        <value name="YES" caption="Invalidate all cache entries" value="1"/>
      </value-group>
      <value-group name="HCACHE_MCFG__MODE">
        <value name="CYCLE" caption="Cycle Counter" value="0"/>
        <value name="IHIT" caption="Instruction Hit Counter" value="1"/>
        <value name="DHIT" caption="Data Hit Counter" value="2"/>
      </value-group>
      <value-group name="HCACHE_MEN__MENABLE">
        <value name="DIS" caption="Disable Monitor Counter" value="0"/>
        <value name="EN" caption="Enable Monitor Counter" value="1"/>
      </value-group>
      <value-group name="HCACHE_MCTRL__SWRST">
        <value name="NO" caption="No effect" value="0"/>
        <value name="YES" caption="Reset event counter register" value="1"/>
      </value-group>
    </module>
    <module name="HMATRIXB" id="I7638" version="1.3.0" caption="HSB Matrix">
      <register-group name="prs" size="0x8">
        <register name="PRAS" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority Register A for Slave">
          <bitfield name="M0PR" caption="Master 0 Priority" mask="0xF"/>
          <bitfield name="M1PR" caption="Master 1 Priority" mask="0xF0"/>
          <bitfield name="M2PR" caption="Master 2 Priority" mask="0xF00"/>
          <bitfield name="M3PR" caption="Master 3 Priority" mask="0xF000"/>
          <bitfield name="M4PR" caption="Master 4 Priority" mask="0xF0000"/>
          <bitfield name="M5PR" caption="Master 5 Priority" mask="0xF00000"/>
          <bitfield name="M6PR" caption="Master 6 Priority" mask="0xF000000"/>
          <bitfield name="M7PR" caption="Master 7 Priority" mask="0xF0000000"/>
        </register>
        <register name="PRBS" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Priority Register B for Slave">
          <bitfield name="M8PR" caption="Master 8 Priority" mask="0xF"/>
          <bitfield name="M9PR" caption="Master 9 Priority" mask="0xF0"/>
          <bitfield name="M10PR" caption="Master 10 Priority" mask="0xF00"/>
          <bitfield name="M11PR" caption="Master 11 Priority" mask="0xF000"/>
          <bitfield name="M12PR" caption="Master 12 Priority" mask="0xF0000"/>
          <bitfield name="M13PR" caption="Master 13 Priority" mask="0xF00000"/>
          <bitfield name="M14PR" caption="Master 14 Priority" mask="0xF000000"/>
          <bitfield name="M15PR" caption="Master 15 Priority" mask="0xF0000000"/>
        </register>
      </register-group>
      <register-group name="HMATRIXB" caption="HSB Matrix">
        <register name="MCFG" offset="0x0" rw="RW" size="4" access-size="4" count="16" initval="0x00000002" caption="Master Configuration Register">
          <bitfield name="ULBT" caption="Undefined Length Burst Type" mask="0x7" values="HMATRIXB_MCFG__ULBT"/>
        </register>
        <register name="SCFG" offset="0x40" rw="RW" size="4" access-size="4" count="16" initval="0x00000010" caption="Slave Configuration Register">
          <bitfield name="SLOT_CYCLE" caption="Maximum Number of Allowed Cycles for a Burst" mask="0xFF"/>
          <bitfield name="DEFMSTR_TYPE" caption="Default Master Type" mask="0x30000" values="HMATRIXB_SCFG__DEFMSTR_TYPE"/>
          <bitfield name="FIXED_DEFMSTR" caption="Fixed Index of Default Master" mask="0x3C0000"/>
          <bitfield name="ARBT" caption="Arbitration Type" mask="0x1000000" values="HMATRIXB_SCFG__ARBT"/>
        </register>
        <register-group name="prs" name-in-module="prs" offset="0x080" count="16"/>
        <register name="MRCR" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Master Remap Control Register">
          <bitfield name="RCB0" caption="Remap Command bit for Master 0" mask="0x1" values="HMATRIXB_MRCR__RCB0"/>
          <bitfield name="RCB1" caption="Remap Command bit for Master 1" mask="0x2" values="HMATRIXB_MRCR__RCB1"/>
          <bitfield name="RCB2" caption="Remap Command bit for Master 2" mask="0x4" values="HMATRIXB_MRCR__RCB2"/>
          <bitfield name="RCB3" caption="Remap Command bit for Master 3" mask="0x8" values="HMATRIXB_MRCR__RCB3"/>
          <bitfield name="RCB4" caption="Remap Command bit for Master 4" mask="0x10" values="HMATRIXB_MRCR__RCB4"/>
          <bitfield name="RCB5" caption="Remap Command bit for Master 5" mask="0x20" values="HMATRIXB_MRCR__RCB5"/>
          <bitfield name="RCB6" caption="Remap Command bit for Master 6" mask="0x40" values="HMATRIXB_MRCR__RCB6"/>
          <bitfield name="RCB7" caption="Remap Command bit for Master 7" mask="0x80" values="HMATRIXB_MRCR__RCB7"/>
          <bitfield name="RCB8" caption="Remap Command bit for Master 8" mask="0x100" values="HMATRIXB_MRCR__RCB8"/>
          <bitfield name="RCB9" caption="Remap Command bit for Master 9" mask="0x200" values="HMATRIXB_MRCR__RCB9"/>
          <bitfield name="RCB10" caption="Remap Command bit for Master 10" mask="0x400" values="HMATRIXB_MRCR__RCB10"/>
          <bitfield name="RCB11" caption="Remap Command bit for Master 11" mask="0x800" values="HMATRIXB_MRCR__RCB11"/>
          <bitfield name="RCB12" caption="Remap Command bit for Master 12" mask="0x1000" values="HMATRIXB_MRCR__RCB12"/>
          <bitfield name="RCB13" caption="Remap Command bit for Master 13" mask="0x2000" values="HMATRIXB_MRCR__RCB13"/>
          <bitfield name="RCB14" caption="Remap Command bit for Master 14" mask="0x4000" values="HMATRIXB_MRCR__RCB14"/>
          <bitfield name="RCB15" caption="Remap Command bit for Master 15" mask="0x8000" values="HMATRIXB_MRCR__RCB15"/>
        </register>
        <register name="SFR" offset="0x110" rw="RW" size="4" access-size="4" count="16" initval="0x00000000" caption="Special Function Register">
          <bitfield name="SFR" caption="Special Function Register" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="HMATRIXB_MCFG__ULBT">
        <value name="INFINITE" caption="Infinite Length" value="0"/>
        <value name="SINGLE" caption="Single Access" value="1"/>
        <value name="FOUR_BEAT" caption="Four Beat Burst" value="2"/>
        <value name="EIGHT_BEAT" caption="Eight Beat Burst" value="3"/>
        <value name="SIXTEEN_BEAT" caption="Sixteen Beat Burst" value="4"/>
      </value-group>
      <value-group name="HMATRIXB_SCFG__ARBT">
        <value name="ROUND_ROBIN" caption="Round-Robin Arbitration" value="0"/>
        <value name="FIXED_PRIORITY" caption="Fixed Priority Arbitration" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_SCFG__DEFMSTR_TYPE">
        <value name="NO_DEFAULT" caption="No Default Master. At the end of current slave access, if no other master request is pending, the slave is deconnected from all masters. This resusts in having a one cycle latency for the first transfer of a burst." value="0"/>
        <value name="LAST_DEFAULT" caption="Last Default Master At the end of current slave access, if no other master request is pending, the slave stay connected with the last master havingaccessed it.This resusts in not having the one cycle latency when the last master re-trying access on the slave." value="1"/>
        <value name="FIXED_DEFAULT" caption="Fixed Default Master At the end of current slave access, if no other master request is pending, the slave connects with fixed master which numberis in FIXED_DEFMSTR register.This resusts in not having the one cycle latency when the fixed master re-trying access on the slave." value="2"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB0">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB1">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB2">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB3">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB4">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB5">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB6">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB7">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB8">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB9">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB10">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB11">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB12">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB13">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB14">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
      <value-group name="HMATRIXB_MRCR__RCB15">
        <value name="0" caption="Disable remapped address decoding for master" value="0"/>
        <value name="1" caption="Enable remapped address decoding for master" value="1"/>
      </value-group>
    </module>
    <module name="IISC" id="I7560" version="1.0.0" caption="Inter-IC Sound (I2S) Controller">
      <register-group name="IISC" caption="Inter-IC Sound (I2S) Controller">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" caption="Control Register">
          <bitfield name="RXEN" caption="Receive Enable" mask="0x1" values="IISC_CR__RXEN"/>
          <bitfield name="RXDIS" caption="Receive Disable" mask="0x2" values="IISC_CR__RXDIS"/>
          <bitfield name="CKEN" caption="Clocks Enable" mask="0x4" values="IISC_CR__CKEN"/>
          <bitfield name="CKDIS" caption="Clocks Disable" mask="0x8" values="IISC_CR__CKDIS"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x10" values="IISC_CR__TXEN"/>
          <bitfield name="TXDIS" caption="Transmit Disable" mask="0x20" values="IISC_CR__TXDIS"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x80" values="IISC_CR__SWRST"/>
        </register>
        <register name="MR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="MODE" caption="Master/Slave/Controller Mode" mask="0x1" values="IISC_MR__MODE"/>
          <bitfield name="DATALENGTH" caption="Data Word Length" mask="0x1C" values="IISC_MR__DATALENGTH"/>
          <bitfield name="RXMONO" caption="Receiver Mono" mask="0x100" values="IISC_MR__RXMONO"/>
          <bitfield name="RXDMA" caption="Single or Multiple DMA Channels for Receiver" mask="0x200" values="IISC_MR__RXDMA"/>
          <bitfield name="RXLOOP" caption="Loop-back Test Mode" mask="0x400" values="IISC_MR__RXLOOP"/>
          <bitfield name="TXMONO" caption="Transmitter Mono" mask="0x1000" values="IISC_MR__TXMONO"/>
          <bitfield name="TXDMA" caption="Single or Multiple DMA Channels for Transmitter" mask="0x2000" values="IISC_MR__TXDMA"/>
          <bitfield name="TXSAME" caption="Transmit Data when Underrun" mask="0x4000" values="IISC_MR__TXSAME"/>
          <bitfield name="IMCKFS" caption="Master Clock to fs Ratio" mask="0x3F000000" values="IISC_MR__IMCKFS"/>
          <bitfield name="IMCKMODE" caption="Master Clock Mode" mask="0x40000000" values="IISC_MR__IMCKMODE"/>
          <bitfield name="IWS24" caption="IWS Data Slot Width" mask="0x80000000" values="IISC_MR__IWS24"/>
        </register>
        <register name="SR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="RXEN" caption="Receive Enable" mask="0x1" values="IISC_SR__RXEN"/>
          <bitfield name="RXRDY" caption="Receive Ready" mask="0x2" values="IISC_SR__RXRDY"/>
          <bitfield name="RXOR" caption="Receive Overrun" mask="0x4" values="IISC_SR__RXOR"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x10" values="IISC_SR__TXEN"/>
          <bitfield name="TXRDY" caption="Transmit Ready" mask="0x20" values="IISC_SR__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun" mask="0x40" values="IISC_SR__TXUR"/>
          <bitfield name="RXORCH" caption="Receive Overrun Channels" mask="0x300" values="IISC_SR__RXORCH"/>
          <bitfield name="TXURCH" caption="Transmit Underrun Channels" mask="0x300000" values="IISC_SR__TXURCH"/>
        </register>
        <register name="SCR" offset="0xC" rw="W" size="4" access-size="4" atomic-op="clear:SR" caption="Status Clear Register">
          <bitfield name="RXOR" caption="Receive Overrun" mask="0x4" values="IISC_SCR__RXOR"/>
          <bitfield name="TXUR" caption="Transmit Underrun" mask="0x40" values="IISC_SCR__TXUR"/>
          <bitfield name="RXORCH" caption="Receive Overrun Channels" mask="0x300"/>
          <bitfield name="TXURCH" caption="Transmit Underrun Channels" mask="0x300000"/>
        </register>
        <register name="SSR" offset="0x10" rw="W" size="4" access-size="4" atomic-op="set:SR" caption="Status Set Register">
          <bitfield name="RXOR" caption="Receive Overrun" mask="0x4" values="IISC_SSR__RXOR"/>
          <bitfield name="TXUR" caption="Transmit Underrun" mask="0x40" values="IISC_SSR__TXUR"/>
          <bitfield name="RXORCH" caption="Receive Overrun Channels" mask="0x300"/>
          <bitfield name="TXURCH" caption="Transmit Underrun Channels" mask="0x300000"/>
        </register>
        <register name="IER" offset="0x14" rw="W" size="4" access-size="4" atomic-op="set:IMR" caption="Interrupt Enable Register">
          <bitfield name="RXRDY" caption="Receiver Ready Interrupt Enable" mask="0x2" values="IISC_IER__RXRDY"/>
          <bitfield name="RXOR" caption="Receive Overrun Interrupt Enable" mask="0x4" values="IISC_IER__RXOR"/>
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Enable" mask="0x20" values="IISC_IER__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun Interrupt Enable" mask="0x40" values="IISC_IER__TXUR"/>
        </register>
        <register name="IDR" offset="0x18" rw="W" size="4" access-size="4" atomic-op="clear:IMR" caption="Interrupt Disable Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Disable" mask="0x2" values="IISC_IDR__RXRDY"/>
          <bitfield name="RXOR" caption="Receive Overrun Interrupt Disable" mask="0x4" values="IISC_IDR__RXOR"/>
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Disable" mask="0x20" values="IISC_IDR__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun Interrupt Disable" mask="0x40" values="IISC_IDR__TXUR"/>
        </register>
        <register name="IMR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Mask" mask="0x2" values="IISC_IMR__RXRDY"/>
          <bitfield name="RXOR" caption="Receive Overrun Interrupt Mask" mask="0x4" values="IISC_IMR__RXOR"/>
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Mask" mask="0x20" values="IISC_IMR__TXRDY"/>
          <bitfield name="TXUR" caption="Transmit Underrun Interrupt Mask" mask="0x40" values="IISC_IMR__TXUR"/>
        </register>
        <register name="RHR" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000000" caption="Receive Holding Register">
          <bitfield name="RDAT" caption="Receive Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="THR" offset="0x24" rw="W" size="4" access-size="4" caption="Transmit Holding Register">
          <bitfield name="TDAT" caption="Transmit Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="VERSION" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000100" caption="Version Register">
          <bitfield name="VERSION" caption="Reserved. Value subject to change. No functionality associated. This is the Atmel internal version of the macrocell." mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Reserved. Value subject to change. No functionality associated." mask="0xF0000"/>
        </register>
        <register name="PARAMETER" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00010000" caption="Parameter Register">
          <bitfield name="FORMAT" caption="Data protocol format" mask="0x80" values="IISC_PARAMETER__FORMAT"/>
          <bitfield name="NBCHAN" caption="Maximum number of channels - 1" mask="0x1F0000"/>
        </register>
      </register-group>
      <value-group name="IISC_CR__CKDIS">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Disables clocks" value="1"/>
      </value-group>
      <value-group name="IISC_CR__CKEN">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Enables clocks if CKDIS is not set" value="1"/>
      </value-group>
      <value-group name="IISC_CR__RXDIS">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Disables Data Receive" value="1"/>
      </value-group>
      <value-group name="IISC_CR__RXEN">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Enables Data Receive if RXDIS is not set" value="1"/>
      </value-group>
      <value-group name="IISC_CR__SWRST">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Performs a software reset. Has priority on any other bit in CR" value="1"/>
      </value-group>
      <value-group name="IISC_CR__TXDIS">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Disables Data Transmit" value="1"/>
      </value-group>
      <value-group name="IISC_CR__TXEN">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Enables Data Transmit if TXDIS is not set" value="1"/>
      </value-group>
      <value-group name="IISC_MR__DATALENGTH">
        <value name="32" caption="32 bits" value="0"/>
        <value name="24" caption="24 bits" value="1"/>
        <value name="20" caption="20 bits" value="2"/>
        <value name="18" caption="18 bits" value="3"/>
        <value name="16" caption="16 bits" value="4"/>
        <value name="16C" caption="16 bits compact stereo" value="5"/>
        <value name="8" caption="8 bits" value="6"/>
        <value name="8C" caption="8 bits compact stereo" value="7"/>
      </value-group>
      <value-group name="IISC_MR__IMCKFS">
        <value name="16" caption="16 fs" value="0"/>
        <value name="32" caption="32 fs" value="1"/>
        <value name="64" caption="64 fs" value="3"/>
        <value name="128" caption="128 fs" value="7"/>
        <value name="256" caption="256 fs" value="15"/>
        <value name="384" caption="384 fs" value="23"/>
        <value name="512" caption="512 fs" value="31"/>
        <value name="768" caption="768 fs" value="47"/>
        <value name="1024" caption="1024 fs" value="63"/>
      </value-group>
      <value-group name="IISC_MR__IMCKMODE">
        <value name="NO_IMCK" caption="No IMCK generated" value="0"/>
        <value name="IMCK" caption="IMCK generated" value="1"/>
      </value-group>
      <value-group name="IISC_MR__IWS24">
        <value name="32" caption="IWS Data Slot is 32-bit wide for DATALENGTH=18/20/24-bit" value="0"/>
        <value name="24" caption="IWS Data Slot is 24-bit wide for DATALENGTH=18/20/24-bit" value="1"/>
      </value-group>
      <value-group name="IISC_MR__MODE">
        <value name="SLAVE" caption="Slave mode (only serial data handled, clocks received from external master or controller)" value="0"/>
        <value name="MASTER" caption="Master mode (clocks generated and output by IISC, serial data handled if CR.RXEN and/or CR.TXEN written to 1)" value="1"/>
      </value-group>
      <value-group name="IISC_MR__RXDMA">
        <value name="SINGLE" caption="Single DMA channel" value="0"/>
        <value name="MULTIPLE" caption="One DMA channel per data channel" value="1"/>
      </value-group>
      <value-group name="IISC_MR__RXLOOP">
        <value name="OFF" caption="Normal mode" value="0"/>
        <value name="ON" caption="ISDO internally connected to ISDI" value="1"/>
      </value-group>
      <value-group name="IISC_MR__RXMONO">
        <value name="STEREO" caption="Normal mode" value="0"/>
        <value name="MONO" caption="Left channel data is duplicated to right channel" value="1"/>
      </value-group>
      <value-group name="IISC_MR__TXDMA">
        <value name="SINGLE" caption="Single DMA channel" value="0"/>
        <value name="MULTIPLE" caption="One DMA channel per data channel" value="1"/>
      </value-group>
      <value-group name="IISC_MR__TXMONO">
        <value name="STEREO" caption="Normal mode" value="0"/>
        <value name="MONO" caption="Left channel data is duplicated to right channel" value="1"/>
      </value-group>
      <value-group name="IISC_MR__TXSAME">
        <value name="ZERO" caption="Zero data transmitted in case of underrun" value="0"/>
        <value name="SAME" caption="Last data transmitted in case of underrun" value="1"/>
      </value-group>
      <value-group name="IISC_SR__RXEN">
        <value name="OFF" caption="Receiver is effectively disabled, following a CR.RXDIS or CR.SWRST request" value="0"/>
        <value name="ON" caption="Receiver is effectively enabled, following a CR.RXEN request" value="1"/>
      </value-group>
      <value-group name="IISC_SR__RXOR">
        <value name="NO" caption="No overrun" value="0"/>
        <value name="YES" caption="The previous received data has not been read. This data is lost" value="1"/>
      </value-group>
      <value-group name="IISC_SR__RXORCH">
        <value name="LEFT" caption="Overrun first occurred on left channel" value="0"/>
        <value name="RIGHT" caption="Overrun first occurred on right channel" value="1"/>
      </value-group>
      <value-group name="IISC_SR__RXRDY">
        <value name="EMPTY" caption="The register RHR is empty and can't be read" value="0"/>
        <value name="FULL" caption="The register RHR is full and is ready to be read" value="1"/>
      </value-group>
      <value-group name="IISC_SR__TXEN">
        <value name="OFF" caption="Transmitter is effectively disabled, following a CR.TXDIS or CR.SWRST request" value="0"/>
        <value name="ON" caption="Transmitter is effectively enabled, following a CR.TXEN request" value="1"/>
      </value-group>
      <value-group name="IISC_SR__TXRDY">
        <value name="FULL" caption="The register THR is full and can't be written" value="0"/>
        <value name="EMPTY" caption="The register THR is empty and is ready to be written" value="1"/>
      </value-group>
      <value-group name="IISC_SR__TXUR">
        <value name="NO" caption="No underrun" value="0"/>
        <value name="YES" caption="The last bit of the last data written to the register THR has been set. Until the next write to THR, data will be sent according to MR.TXSAME field" value="1"/>
      </value-group>
      <value-group name="IISC_SR__TXURCH">
        <value name="LEFT" caption="Underrun first occurred on left channel" value="0"/>
        <value name="RIGHT" caption="Underrun first occurred on right channel" value="1"/>
      </value-group>
      <value-group name="IISC_SCR__RXOR">
        <value name="NO" caption="No effect" value="0"/>
        <value name="CLEAR" caption="Clears the corresponding SR bit" value="1"/>
      </value-group>
      <value-group name="IISC_SCR__TXUR">
        <value name="NO" caption="No effect" value="0"/>
        <value name="CLEAR" caption="Clears the corresponding SR bit" value="1"/>
      </value-group>
      <value-group name="IISC_SSR__RXOR">
        <value name="NO" caption="No effect" value="0"/>
        <value name="SET" caption="Sets corresponding SR bit" value="1"/>
      </value-group>
      <value-group name="IISC_SSR__TXUR">
        <value name="NO" caption="No effect" value="0"/>
        <value name="SET" caption="Sets corresponding SR bit" value="1"/>
      </value-group>
      <value-group name="IISC_IER__RXOR">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Enables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="IISC_IER__RXRDY">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Enables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="IISC_IER__TXRDY">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Enables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="IISC_IER__TXUR">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Enables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="IISC_IDR__RXOR">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Disables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="IISC_IDR__RXRDY">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Disables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="IISC_IDR__TXRDY">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Disables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="IISC_IDR__TXUR">
        <value name="OFF" caption="No effect" value="0"/>
        <value name="ON" caption="Disables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="IISC_IMR__RXOR">
        <value name="DISABLED" caption="The corresponding interrupt is disabled" value="0"/>
        <value name="ENABLED" caption="The corresponding interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="IISC_IMR__RXRDY">
        <value name="DISABLED" caption="The corresponding interrupt is disabled" value="0"/>
        <value name="ENABLED" caption="The corresponding interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="IISC_IMR__TXRDY">
        <value name="DISABLED" caption="The corresponding interrupt is disabled" value="0"/>
        <value name="ENABLED" caption="The corresponding interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="IISC_IMR__TXUR">
        <value name="DISABLED" caption="The corresponding interrupt is disabled" value="0"/>
        <value name="ENABLED" caption="The corresponding interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="IISC_PARAMETER__FORMAT">
        <value name="I2S" caption="I2S format, stereo with IWS low for left channel" value="0"/>
      </value-group>
    </module>
    <module name="PARC" id="I7570" version="1.0.0" caption="Parallel Capture">
      <register-group name="PARC" caption="Parallel Capture">
        <register name="CFG" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Configuration Register">
          <bitfield name="DSIZE" caption="Data Size" mask="0x3"/>
          <bitfield name="SMODE" caption="Sampling Mode" mask="0xC"/>
          <bitfield name="EMODE" caption="Events Mode" mask="0x10"/>
          <bitfield name="EDGE" caption="Sampling Edge Select" mask="0x20"/>
          <bitfield name="HALF" caption="Half Capture" mask="0x40"/>
          <bitfield name="ODD" caption="Odd Capture" mask="0x80"/>
        </register>
        <register name="CR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="EN" caption="Enable" mask="0x1"/>
          <bitfield name="DIS" caption="Disable" mask="0x2"/>
          <bitfield name="START" caption="Start Capture" mask="0x4"/>
          <bitfield name="STOP" caption="Stop Capture" mask="0x8"/>
        </register>
        <register name="IER" offset="0x8" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="DRDY" caption="Data Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="OVR" caption="Overrun Interrupt Enable" mask="0x8"/>
        </register>
        <register name="IDR" offset="0xC" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="DRDY" caption="Data Ready Interrupt Disable" mask="0x4"/>
          <bitfield name="OVR" caption="Overrun Interrupt Disable" mask="0x8"/>
        </register>
        <register name="IMR" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DRDY" caption="Data Ready Interrupt Mask" mask="0x4"/>
          <bitfield name="OVR" caption="Overrun Interrupt Mask" mask="0x8"/>
        </register>
        <register name="SR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="EN" caption="Enable Status" mask="0x1"/>
          <bitfield name="CS" caption="Capture Status" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Status" mask="0x4"/>
          <bitfield name="OVR" caption="Overrun Interrupt Status" mask="0x8"/>
        </register>
        <register name="ICR" offset="0x18" rw="W" size="4" access-size="4" atomic-op="clear:SR" initval="0x00000000" caption="Interrupt Status Clear Register">
          <bitfield name="DRDY" caption="Data Ready Interrupt Status Clear" mask="0x4"/>
          <bitfield name="OVR" caption="Overrun Interrupt Status Clear" mask="0x8"/>
        </register>
        <register name="RHR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Receive Holding Register">
          <bitfield name="CDATA" caption="Captured Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="VERSION" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000100" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
    </module>
    <module name="PDCA" id="I7514" version="1.2.4" caption="Peripheral DMA Controller">
      <register-group name="channel" size="0x40">
        <register name="MAR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Memory Address Register">
          <bitfield name="MADDR" caption="Memory Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="PSR" offset="0x4" rw="RW" size="4" access-size="4" caption="Peripheral Select Register">
          <bitfield name="PID" caption="Peripheral Identifier" mask="0xFF"/>
        </register>
        <register name="TCR" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Transfer Counter Register">
          <bitfield name="TCV" caption="Transfer Counter Value" mask="0xFFFF"/>
        </register>
        <register name="MARR" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Memory Address Reload Register">
          <bitfield name="MARV" caption="Memory Address Reload Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="TCRR" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Transfer Counter Reload Register">
          <bitfield name="TCRV" caption="Transfer Counter Reload Value" mask="0xFFFF"/>
        </register>
        <register name="CR" offset="0x14" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="TEN" caption="Transfer Enable" mask="0x1"/>
          <bitfield name="TDIS" caption="Transfer Disable" mask="0x2"/>
          <bitfield name="ECLR" caption="Error Clear" mask="0x100"/>
        </register>
        <register name="MR" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="SIZE" caption="Transfer size" mask="0x3" values="PDCA_MR__SIZE"/>
          <bitfield name="ETRIG" caption="Event trigger" mask="0x4"/>
          <bitfield name="RING" caption="Ring Buffer" mask="0x8"/>
        </register>
        <register name="SR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="TEN" caption="Transfer Enabled" mask="0x1"/>
        </register>
        <register name="IER" offset="0x20" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="RCZ" caption="Reload Counter Zero" mask="0x1"/>
          <bitfield name="TRC" caption="Transfer Complete" mask="0x2"/>
          <bitfield name="TERR" caption="Transfer Error" mask="0x4"/>
        </register>
        <register name="IDR" offset="0x24" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="RCZ" caption="Reload Counter Zero" mask="0x1"/>
          <bitfield name="TRC" caption="Transfer Complete" mask="0x2"/>
          <bitfield name="TERR" caption="Transfer Error" mask="0x4"/>
        </register>
        <register name="IMR" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RCZ" caption="Reload Counter Zero" mask="0x1"/>
          <bitfield name="TRC" caption="Transfer Complete" mask="0x2"/>
          <bitfield name="TERR" caption="Transfer Error" mask="0x4"/>
        </register>
        <register name="ISR" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="RCZ" caption="Reload Counter Zero" mask="0x1"/>
          <bitfield name="TRC" caption="Transfer Complete" mask="0x2"/>
          <bitfield name="TERR" caption="Transfer Error" mask="0x4"/>
        </register>
      </register-group>
      <register-group name="PDCA" caption="Peripheral DMA Controller">
        <register-group name="channel" name-in-module="channel" offset="0x000" count="16"/>
        <register name="PCONTROL" offset="0x800" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Performance Control Register">
          <bitfield name="CH0EN" caption="Channel 0 Enabled" mask="0x1"/>
          <bitfield name="CH1EN" caption="Channel 1 Enabled." mask="0x2"/>
          <bitfield name="CH0OF" caption="Channel 0 Overflow Freeze" mask="0x10"/>
          <bitfield name="CH1OF" caption="Channel 1 overflow freeze" mask="0x20"/>
          <bitfield name="CH0RES" caption="Channel 0 counter reset" mask="0x100"/>
          <bitfield name="CH1RES" caption="Channel 1 counter reset" mask="0x200"/>
          <bitfield name="MON0CH" caption="PDCA Channel to monitor with counter 0" mask="0x3F0000"/>
          <bitfield name="MON1CH" caption="PDCA Channel to monitor with counter 1" mask="0x3F000000"/>
        </register>
        <register name="PRDATA0" offset="0x804" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 0 Read Data Cycles">
          <bitfield name="DATA" caption="Data Cycles Counted Since Last reset" mask="0xFFFFFFFF"/>
        </register>
        <register name="PRSTALL0" offset="0x808" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 0 Read Stall Cycles">
          <bitfield name="STALL" caption="Stall Cycles counted since last reset" mask="0xFFFFFFFF"/>
        </register>
        <register name="PRLAT0" offset="0x80C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 0 Read Max Latency">
          <bitfield name="LAT" caption="Maximum Transfer Initiation cycles counted since last reset" mask="0xFFFF"/>
        </register>
        <register name="PWDATA0" offset="0x810" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 0 Write Data Cycles">
          <bitfield name="DATA" caption="Data Cycles Counted since last Reset" mask="0xFFFFFFFF"/>
        </register>
        <register name="PWSTALL0" offset="0x814" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 0 Write Stall Cycles">
          <bitfield name="STALL" caption="Stall cycles counted since last reset" mask="0xFFFFFFFF"/>
        </register>
        <register name="PWLAT0" offset="0x818" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel0 Write Max Latency">
          <bitfield name="LAT" caption="Maximum transfer initiation cycles counted since last reset" mask="0xFFFF"/>
        </register>
        <register name="PRDATA1" offset="0x81C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 1 Read Data Cycles">
          <bitfield name="DATA" caption="Data Cycles Counted Since Last reset" mask="0xFFFFFFFF"/>
        </register>
        <register name="PRSTALL1" offset="0x820" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel Read Stall Cycles">
          <bitfield name="STALL" caption="Stall Cycles Counted since last reset" mask="0xFFFFFFFF"/>
        </register>
        <register name="PRLAT1" offset="0x824" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 1 Read Max Latency">
          <bitfield name="LAT" caption="Maximum Transfer initiation cycles counted since last reset" mask="0xFFFF"/>
        </register>
        <register name="PWDATA1" offset="0x828" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 1 Write Data Cycles">
          <bitfield name="DATA" caption="Data cycles Counted Since last reset" mask="0xFFFFFFFF"/>
        </register>
        <register name="PWSTALL1" offset="0x82C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 1 Write stall Cycles">
          <bitfield name="STALL" caption="Stall cycles counted since last reset" mask="0xFFFFFFFF"/>
        </register>
        <register name="PWLAT1" offset="0x830" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel 1 Read Max Latency">
          <bitfield name="LAT" caption="Maximum transfer initiation cycles counted since last reset" mask="0xFFFF"/>
        </register>
        <register name="VERSION" offset="0x834" rw="R" size="4" access-size="4" initval="0x00000124" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="PDCA_MR__SIZE">
        <value name="Byte" value="0"/>
        <value name="Half_Word" value="1"/>
        <value name="Word" value="2"/>
      </value-group>
    </module>
    <module name="PEVC" id="I7533" version="2.0.0" caption="Peripheral Event Controller">
      <register-group name="PEVC" caption="Peripheral Event Controller">
        <register name="CHSR" offset="0x0" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel Status Register">
          <bitfield name="CHS" caption="Channel Status" mask="0xFFFFFFFF" values="PEVC_CHSR__CHS"/>
        </register>
        <register name="CHER" offset="0x4" rw="W" size="4" access-size="4" atomic-op="set:CHSR" initval="0x00000000" caption="Channel Enable Register">
          <bitfield name="CHE" caption="Channel Enable" mask="0xFFFFFFFF" values="PEVC_CHER__CHE"/>
        </register>
        <register name="CHDR" offset="0x8" rw="W" size="4" access-size="4" atomic-op="clear:CHSR" initval="0x00000000" caption="Channel Disable Register">
          <bitfield name="CHD" caption="Channel Disable" mask="0xFFFFFFFF" values="PEVC_CHDR__CHD"/>
        </register>
        <register name="SEV" offset="0x10" rw="W" size="4" access-size="4" initval="0x00000000" caption="Software Event">
          <bitfield name="SEV" caption="Software Event" mask="0xFFFFFFFF" values="PEVC_SEV__SEV"/>
        </register>
        <register name="BUSY" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel / User Busy">
          <bitfield name="BUSY" caption="Channel Status" mask="0xFFFFFFFF" values="PEVC_BUSY__BUSY"/>
        </register>
        <register name="TRIER" offset="0x20" rw="W" size="4" access-size="4" atomic-op="set:TRIMR" initval="0x00000000" caption="Trigger Interrupt Mask Enable Register">
          <bitfield name="TRIE" caption="Trigger Interrupt Enable" mask="0xFFFFFFFF" values="PEVC_TRIER__TRIE"/>
        </register>
        <register name="TRIDR" offset="0x24" rw="W" size="4" access-size="4" atomic-op="clear:TRIMR" initval="0x00000000" caption="Trigger Interrupt Mask Disable Register">
          <bitfield name="TRID" caption="Trigger Interrupt Disable" mask="0xFFFFFFFF" values="PEVC_TRIDR__TRID"/>
        </register>
        <register name="TRIMR" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="Trigger Interrupt Mask Register">
          <bitfield name="TRIM" caption="Trigger Interrupt Mask" mask="0xFFFFFFFF" values="PEVC_TRIMR__TRIM"/>
        </register>
        <register name="TRSR" offset="0x30" rw="R" size="4" access-size="4" initval="0x00000000" caption="Trigger Status Register">
          <bitfield name="TRS" caption="Trigger Interrupt Status" mask="0xFFFFFFFF" values="PEVC_TRSR__TRS"/>
        </register>
        <register name="TRSCR" offset="0x34" rw="W" size="4" access-size="4" atomic-op="clear:TRSR" initval="0x00000000" caption="Trigger Status Clear Register">
          <bitfield name="TRSC" caption="Trigger Interrupt Status Clear" mask="0xFFFFFFFF" values="PEVC_TRSCR__TRSC"/>
        </register>
        <register name="OVIER" offset="0x40" rw="W" size="4" access-size="4" atomic-op="set:OVIMR" initval="0x00000000" caption="Overrun Interrupt Mask Enable Register">
          <bitfield name="OVIE" caption="Overrun Interrupt Enable" mask="0xFFFFFFFF" values="PEVC_OVIER__OVIE"/>
        </register>
        <register name="OVIDR" offset="0x44" rw="W" size="4" access-size="4" atomic-op="clear:OVIMR" initval="0x00000000" caption="Overrun Interrupt Mask Disable Register">
          <bitfield name="OVID" caption="Overrun Interrupt Disable" mask="0xFFFFFFFF" values="PEVC_OVIDR__OVID"/>
        </register>
        <register name="OVIMR" offset="0x48" rw="R" size="4" access-size="4" initval="0x00000000" caption="Overrun Interrupt Mask Register">
          <bitfield name="OVIM" caption="Overrun Interrupt Mask" mask="0xFFFFFFFF" values="PEVC_OVIMR__OVIM"/>
        </register>
        <register name="OVSR" offset="0x50" rw="R" size="4" access-size="4" initval="0x00000000" caption="Overrun Status Register">
          <bitfield name="OVS" caption="Overrun Interrupt Status" mask="0xFFFFFFFF" values="PEVC_OVSR__OVS"/>
        </register>
        <register name="OVSCR" offset="0x54" rw="W" size="4" access-size="4" atomic-op="clear:OVSR" initval="0x00000000" caption="Overrun Status Clear Register">
          <bitfield name="OVSC" caption="Overrun Interrupt Status Clear" mask="0xFFFFFFFF" values="PEVC_OVSCR__OVSC"/>
        </register>
        <register name="CHMX" offset="0x100" rw="RW" size="4" access-size="4" count="19" initval="0x00000000" caption="Channel Multiplexer">
          <bitfield name="EVMX" caption="Event Multiplexer" mask="0x3F" values="PEVC_CHMX__EVMX"/>
          <bitfield name="SMX" caption="Software Event Multiplexer" mask="0x100" values="PEVC_CHMX__SMX"/>
        </register>
        <register name="EVS" offset="0x200" rw="RW" size="4" access-size="4" count="31" initval="0x00000000" caption="Event Shaper">
          <bitfield name="EN" caption="Event Shaper Enable" mask="0x1" values="PEVC_EVS__EN"/>
          <bitfield name="IGFR" caption="Input Glitch Filter Rise" mask="0x10000" values="PEVC_EVS__IGFR"/>
          <bitfield name="IGFF" caption="Input Glitch Filter Fall" mask="0x20000" values="PEVC_EVS__IGFF"/>
          <bitfield name="IGFON" caption="Input Glitch Filter Status" mask="0x40000"/>
        </register>
        <register name="IGFDR" offset="0x300" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Input Glitch Filter Divider Register">
          <bitfield name="IGFDR" caption="Input Glitch Filter Divider Register" mask="0xF"/>
        </register>
        <register name="PARAMETER" offset="0x3F8" rw="R" size="4" access-size="4" initval="0x14061824" caption="Parameter">
          <bitfield name="IGF_COUNT" caption="Number of Input Glitch Filters" mask="0xFF"/>
          <bitfield name="EVS_COUNT" caption="Number of Event Shapers" mask="0xFF00"/>
          <bitfield name="EVIN" caption="Number of Event Inputs / Generators" mask="0xFF0000"/>
          <bitfield name="TRIGOUT" caption="Number of Trigger Outputs / Channels / Users" mask="0xFF000000"/>
        </register>
        <register name="VERSION" offset="0x3FC" rw="R" size="4" access-size="4" initval="0x00000200" caption="Version">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="PEVC_CHSR__CHS">
        <value name="0" caption="Channel j Disabled" value="0"/>
        <value name="1" caption="Channel j Enabled" value="1"/>
      </value-group>
      <value-group name="PEVC_CHER__CHE">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Enable Channel j" value="1"/>
      </value-group>
      <value-group name="PEVC_CHDR__CHD">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Disable Channel j" value="1"/>
      </value-group>
      <value-group name="PEVC_SEV__SEV">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="CPU forces software event to channel j" value="1"/>
      </value-group>
      <value-group name="PEVC_BUSY__BUSY">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Channel j or User j is Busy" value="1"/>
      </value-group>
      <value-group name="PEVC_TRIER__TRIE">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Enable Trigger j Interrupt" value="1"/>
      </value-group>
      <value-group name="PEVC_TRIDR__TRID">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Disable Trigger j Interrupt" value="1"/>
      </value-group>
      <value-group name="PEVC_TRIMR__TRIM">
        <value name="0" caption="Trigger j Interrupt Disabled" value="0"/>
        <value name="1" caption="Trigger j Interrupt Enabled" value="1"/>
      </value-group>
      <value-group name="PEVC_TRSR__TRS">
        <value name="0" caption="Channel j did not send out an Event in the past" value="0"/>
        <value name="1" caption="Channel j did send out an Event in the past" value="1"/>
      </value-group>
      <value-group name="PEVC_TRSCR__TRSC">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Clear TRSR[j]" value="1"/>
      </value-group>
      <value-group name="PEVC_OVIER__OVIE">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Enable Overrun Interrupt for Channel j" value="1"/>
      </value-group>
      <value-group name="PEVC_OVIDR__OVID">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Enable Overrun Interrupt for Channel j" value="1"/>
      </value-group>
      <value-group name="PEVC_OVIMR__OVIM">
        <value name="0" caption="Overrun Interrupt for Channel j Disabled" value="0"/>
        <value name="1" caption="Overrun Interrupt for Channel j Enabled" value="1"/>
      </value-group>
      <value-group name="PEVC_OVSR__OVS">
        <value name="0" caption="No Overrun occured on Channel j" value="0"/>
        <value name="1" caption="Overrun occured on Channel j" value="1"/>
      </value-group>
      <value-group name="PEVC_OVSCR__OVSC">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Clear Overrun Status Bit j" value="1"/>
      </value-group>
      <value-group name="PEVC_CHMX__EVMX">
        <value name="0x00" caption="Event 0" value="0x00"/>
        <value name="0x01" caption="Event 1" value="0x01"/>
      </value-group>
      <value-group name="PEVC_CHMX__SMX">
        <value name="0" caption="Hardware events" value="0"/>
        <value name="1" caption="Software event" value="1"/>
      </value-group>
      <value-group name="PEVC_EVS__EN">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Event Shaper enable" value="1"/>
      </value-group>
      <value-group name="PEVC_EVS__IGFF">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Input Glitch Filter : a falling edge on event input will raise trigger output" value="1"/>
      </value-group>
      <value-group name="PEVC_EVS__IGFR">
        <value name="0" caption="No Action" value="0"/>
        <value name="1" caption="Input Glitch Filter : a rising edge on event input will raise trigger output" value="1"/>
      </value-group>
    </module>
    <module name="PICOUART" id="I8403" version="1.0.1" caption="Pico UART">
      <register-group name="PICOUART" caption="Pico UART">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="EN" caption="Enable" mask="0x1"/>
          <bitfield name="DIS" caption="Disable" mask="0x2"/>
        </register>
        <register name="CFG" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Configuration Register">
          <bitfield name="SOURCE" caption="Source Enable Mode" mask="0x3"/>
          <bitfield name="ACTION" caption="Action to perform" mask="0x4"/>
          <bitfield name="MATCH" caption="Data Match" mask="0xFF00"/>
        </register>
        <register name="SR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="EN" caption="Enable Interrupt Status" mask="0x1"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Status" mask="0x2"/>
        </register>
        <register name="RHR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Receive Holding Register">
          <bitfield name="CDATA" caption="Received Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="VERSION" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000101" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
      </register-group>
    </module>
    <module name="PM" id="I7146" version="4.4.1" caption="Power Manager">
      <register-group name="PM" caption="Power Manager">
        <register name="MCCTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Main Clock Control">
          <bitfield name="MCSEL" caption="Main Clock Select" mask="0x7"/>
        </register>
        <register name="CPUSEL" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="CPU Clock Select">
          <bitfield name="CPUSEL" caption="CPU Clock Select" mask="0x7" values="PM_CPUSEL__CPUSEL"/>
          <bitfield name="CPUDIV" caption="CPU Division" mask="0x80"/>
        </register>
        <register name="PBASEL" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="PBA Clock Select">
          <bitfield name="PBSEL" caption="PBA Clock Select" mask="0x7"/>
          <bitfield name="PBDIV" caption="PBA Division Select" mask="0x80"/>
        </register>
        <register name="PBBSEL" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="PBB Clock Select">
          <bitfield name="PBSEL" caption="PBB Clock Select" mask="0x7"/>
          <bitfield name="PBDIV" caption="PBB Division Select" mask="0x80"/>
        </register>
        <register name="PBCSEL" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="PBC Clock Select">
          <bitfield name="PBSEL" caption="PBC Clock Select" mask="0x7"/>
          <bitfield name="PBDIV" caption="PBC Division Select" mask="0x80"/>
        </register>
        <register name="PBDSEL" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="PBD Clock Select">
          <bitfield name="PBSEL" caption="PBD Clock Select" mask="0x7"/>
          <bitfield name="PBDIV" caption="PBD Division Select" mask="0x80"/>
        </register>
        <register name="CPUMASK" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000001" caption="CPU Mask">
          <bitfield name="OCD" caption="OCD CPU Clock Mask" mask="0x1"/>
        </register>
        <register name="HSBMASK" offset="0x24" rw="RW" size="4" access-size="4" initval="0x000001E2" caption="HSB Mask">
          <bitfield name="PDCA_" caption="PDCA HSB Clock Mask" mask="0x1"/>
          <bitfield name="HFLASHC_" caption="HFLASHC HSB Clock Mask" mask="0x2"/>
          <bitfield name="HRAMC1_" caption="HRAMC1 HSB Clock Mask" mask="0x4"/>
          <bitfield name="USBC_" caption="USBC HSB Clock Mask" mask="0x8"/>
          <bitfield name="CRCCU_" caption="CRCCU HSB Clock Mask" mask="0x10"/>
          <bitfield name="HTOP0_" caption="HTOP0 HSB Clock Mask" mask="0x20"/>
          <bitfield name="HTOP1_" caption="HTOP1 HSB Clock Mask" mask="0x40"/>
          <bitfield name="HTOP2_" caption="HTOP2 HSB Clock Mask" mask="0x80"/>
          <bitfield name="HTOP3_" caption="HTOP3 HSB Clock Mask" mask="0x100"/>
        </register>
        <register name="PBAMASK" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="PBA Mask">
          <bitfield name="IISC_" caption="IISC APB Clock Enable" mask="0x1"/>
          <bitfield name="SPI_" caption="SPI APB Clock Enable" mask="0x2"/>
          <bitfield name="TC0_" caption="TC0 APB Clock Enable" mask="0x4"/>
          <bitfield name="TC1_" caption="TC1 APB Clock Enable" mask="0x8"/>
          <bitfield name="TWIM0_" caption="TWIM0 APB Clock Enable" mask="0x10"/>
          <bitfield name="TWIS0_" caption="TWIS0 APB Clock Enable" mask="0x20"/>
          <bitfield name="TWIM1_" caption="TWIM1 APB Clock Enable" mask="0x40"/>
          <bitfield name="TWIS1_" caption="TWIS1 APB Clock Enable" mask="0x80"/>
          <bitfield name="USART0_" caption="USART0 APB Clock Enable" mask="0x100"/>
          <bitfield name="USART1_" caption="USART1 APB Clock Enable" mask="0x200"/>
          <bitfield name="USART2_" caption="USART2 APB Clock Enable" mask="0x400"/>
          <bitfield name="USART3_" caption="USART3 APB Clock Enable" mask="0x800"/>
          <bitfield name="ADCIFE_" caption="ADCIFE APB Clock Enable" mask="0x1000"/>
          <bitfield name="DACC_" caption="DACC APB Clock Enable" mask="0x2000"/>
          <bitfield name="ACIFC_" caption="ACIFC APB Clock Enable" mask="0x4000"/>
          <bitfield name="GLOC_" caption="GLOC APB Clock Enable" mask="0x8000"/>
          <bitfield name="ABDACB_" caption="ABDACB APB Clock Enable" mask="0x10000"/>
          <bitfield name="TRNG_" caption="TRNG APB Clock Enable" mask="0x20000"/>
          <bitfield name="PARC_" caption="PARC APB Clock Enable" mask="0x40000"/>
          <bitfield name="CATB_" caption="CATB APB Clock Enable" mask="0x80000"/>
          <bitfield name="TWIM2_" caption="TWIM2 APB Clock Enable" mask="0x200000"/>
          <bitfield name="TWIM3_" caption="TWIM3 APB Clock Enable" mask="0x400000"/>
        </register>
        <register name="PBBMASK" offset="0x2C" rw="RW" size="4" access-size="4" initval="0x00000001" caption="PBB Mask">
          <bitfield name="HFLASHC_" caption="HFLASHC APB Clock Enable" mask="0x1"/>
          <bitfield name="HCACHE_" caption="HCACHE APB Clock Enable" mask="0x2"/>
          <bitfield name="HMATRIX_" caption="HMATRIX APB Clock Enable" mask="0x4"/>
          <bitfield name="PDCA_" caption="PDCA APB Clock Enable" mask="0x8"/>
          <bitfield name="CRCCU_" caption="CRCCU APB Clock Enable" mask="0x10"/>
          <bitfield name="USBC_" caption="USBC APB Clock Enable" mask="0x20"/>
          <bitfield name="PEVC_" caption="PEVC APB Clock Enable" mask="0x40"/>
        </register>
        <register name="PBCMASK" offset="0x30" rw="RW" size="4" access-size="4" initval="0x0000001F" caption="PBC Mask">
          <bitfield name="PM_" caption="PM APB Clock Enable" mask="0x1"/>
          <bitfield name="CHIPID_" caption="CHIPID APB Clock Enable" mask="0x2"/>
          <bitfield name="SCIF_" caption="SCIF APB Clock Enable" mask="0x4"/>
          <bitfield name="FREQM_" caption="FREQM APB Clock Enable" mask="0x8"/>
          <bitfield name="GPIO_" caption="GPIO APB Clock Enable" mask="0x10"/>
        </register>
        <register name="PBDMASK" offset="0x34" rw="RW" size="4" access-size="4" initval="0x0000003F" caption="PBD Mask">
          <bitfield name="BPM_" caption="BPM APB Clock Enable" mask="0x1"/>
          <bitfield name="BSCIF_" caption="BSCIF APB Clock Enable" mask="0x2"/>
          <bitfield name="AST_" caption="AST APB Clock Enable" mask="0x4"/>
          <bitfield name="WDT_" caption="WDT APB Clock Enable" mask="0x8"/>
          <bitfield name="EIC_" caption="EIC APB Clock Enable" mask="0x10"/>
          <bitfield name="PICOUART_" caption="PICOUART APB Clock Enable" mask="0x20"/>
        </register>
        <register name="PBADIVMASK" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="PBA Divided Clock Mask">
        </register>
        <register name="CFDCTRL" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Clock Failure Detector Control">
          <bitfield name="CFDEN" caption="Clock Failure Detection Enable" mask="0x1"/>
          <bitfield name="SFV" caption="Store Final Value" mask="0x80000000"/>
        </register>
        <register name="UNLOCK" offset="0x58" rw="W" size="4" access-size="4" initval="0x00000000" caption="Unlock Register">
          <bitfield name="ADDR" caption="Unlock Address" mask="0x3FF"/>
          <bitfield name="KEY" caption="Unlock Key" mask="0xFF000000"/>
        </register>
        <register name="IER" offset="0xC0" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="CFD" caption="Clock Failure Detected Interrupt Enable" mask="0x1"/>
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable" mask="0x20"/>
          <bitfield name="WAKE" caption="Wake up Interrupt Enable" mask="0x100" values="PM_IER__WAKE"/>
          <bitfield name="AE" caption="Access Error Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="IDR" offset="0xC4" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="CFD" caption="Clock Failure Detected Interrupt Disable" mask="0x1"/>
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Disable" mask="0x20"/>
          <bitfield name="WAKE" caption="Wake up Interrupt Disable" mask="0x100" values="PM_IDR__WAKE"/>
          <bitfield name="AE" caption="Access Error Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="IMR" offset="0xC8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="CFD" caption="Clock Failure Detected Interrupt Mask" mask="0x1"/>
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Mask" mask="0x20"/>
          <bitfield name="WAKE" caption="Wake up Interrupt Mask" mask="0x100" values="PM_IMR__WAKE"/>
          <bitfield name="AE" caption="Access Error Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="ISR" offset="0xCC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="CFD" caption="Clock Failure Detected Interrupt Status" mask="0x1"/>
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Status" mask="0x20"/>
          <bitfield name="WAKE" caption="Wake up Interrupt Status" mask="0x100" values="PM_ISR__WAKE"/>
          <bitfield name="AE" caption="Access Error Interrupt Status" mask="0x80000000"/>
        </register>
        <register name="ICR" offset="0xD0" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Interrupt Clear Register">
          <bitfield name="CFD" caption="Clock Failure Detected Interrupt Status Clear" mask="0x1"/>
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Status Clear" mask="0x20"/>
          <bitfield name="WAKE" caption="Wake up Interrupt Status Clear" mask="0x100"/>
          <bitfield name="AE" caption="Access Error Interrupt Status Clear" mask="0x80000000"/>
        </register>
        <register name="SR" offset="0xD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="CFD" caption="Clock Failure Detected" mask="0x1"/>
          <bitfield name="OCP" caption="Over Clock Detected" mask="0x2"/>
          <bitfield name="CKRDY" caption="Clock Ready" mask="0x20"/>
          <bitfield name="WAKE" caption="Wake up" mask="0x100" values="PM_SR__WAKE"/>
          <bitfield name="PERRDY" caption="Peripheral Ready" mask="0x10000000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="PPCR" offset="0x160" rw="RW" size="4" access-size="4" initval="0x000001FE" caption="Peripheral Power Control Register">
          <bitfield name="RSTPUN" caption="Reset Pullup" mask="0x1"/>
          <bitfield name="CATBRCMASK" caption="CAT Request Clock Mask" mask="0x2"/>
          <bitfield name="ACIFCRCMASK" caption="ACIFC Request Clock Mask" mask="0x4"/>
          <bitfield name="ASTRCMASK" caption="AST Request Clock Mask" mask="0x8"/>
          <bitfield name="TWIS0RCMASK" caption="TWIS0 Request Clock Mask" mask="0x10"/>
          <bitfield name="TWIS1RCMASK" caption="TWIS1 Request Clock Mask" mask="0x20"/>
          <bitfield name="PEVCRCMASK" caption="PEVC Request Clock Mask" mask="0x40"/>
          <bitfield name="ADCIFERCMASK" caption="ADCIFE Request Clock Mask" mask="0x80"/>
          <bitfield name="VREGRCMASK" caption="VREG Request Clock Mask" mask="0x100"/>
          <bitfield name="FWBGREF" caption="Flash Wait BGREF" mask="0x200"/>
          <bitfield name="FWBOD18" caption="Flash Wait BOD18" mask="0x400"/>
        </register>
        <register name="RCAUSE" offset="0x180" rw="R" size="4" access-size="4" initval="0x00000000" caption="Reset Cause Register">
          <bitfield name="POR" caption="Power-on Reset" mask="0x1"/>
          <bitfield name="BOD" caption="Brown-out Reset" mask="0x2"/>
          <bitfield name="EXT" caption="External Reset Pin" mask="0x4"/>
          <bitfield name="WDT" caption="Watchdog Reset" mask="0x8"/>
          <bitfield name="OCDRST" caption="OCD Reset" mask="0x100"/>
          <bitfield name="POR33" caption="Power-on Reset" mask="0x400"/>
          <bitfield name="BOD33" caption="Brown-out 3.3V Reset" mask="0x2000"/>
        </register>
        <register name="WCAUSE" offset="0x184" rw="R" size="4" access-size="4" initval="0x00000000" caption="Wake Cause Register">
          <bitfield name="TWI_SLAVE_0" caption="Two-wire Slave Interface 0" mask="0x1"/>
          <bitfield name="TWI_SLAVE_1" caption="Two-wire Slave Interface 1" mask="0x2"/>
          <bitfield name="USBC" caption="USB Device and Embedded Host Interface" mask="0x4"/>
          <bitfield name="PSOK" caption="Power Scaling OK" mask="0x8"/>
          <bitfield name="BOD18_IRQ" caption="BOD18 Interrupt" mask="0x10"/>
          <bitfield name="BOD33_IRQ" caption="BOD33 Interrupt" mask="0x20"/>
          <bitfield name="PICOUART" caption="Picopower UART" mask="0x40"/>
          <bitfield name="LCDCA" caption="LCD Controller" mask="0x80"/>
          <bitfield name="EIC" caption="External Interrupt Controller" mask="0x10000"/>
          <bitfield name="AST" caption="Asynchronous Timer" mask="0x20000"/>
        </register>
        <register name="AWEN" offset="0x188" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Asynchronous Wake Enable">
          <bitfield name="AWEN" caption="Asynchronous Wake Up" mask="0xFFFFFFFF"/>
        </register>
        <register name="OBS" offset="0x190" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Obsvervability">
        </register>
        <register name="FASTSLEEP" offset="0x194" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Fast Sleep Register">
          <bitfield name="OSC" caption="Oscillator" mask="0x1"/>
          <bitfield name="PLL" caption="PLL" mask="0x100"/>
          <bitfield name="FASTRCOSC" caption="RC80 or FLO" mask="0x1F0000"/>
          <bitfield name="DFLL" caption="DFLL" mask="0x1000000"/>
        </register>
        <register name="CONFIG" offset="0x3F8" rw="R" size="4" access-size="4" initval="0x0000000F" caption="Configuration Register">
          <bitfield name="PBA" caption="APBA Implemented" mask="0x1"/>
          <bitfield name="PBB" caption="APBB Implemented" mask="0x2"/>
          <bitfield name="PBC" caption="APBC Implemented" mask="0x4"/>
          <bitfield name="PBD" caption="APBD Implemented" mask="0x8"/>
          <bitfield name="HSBPEVC" caption="HSB PEVC Clock Implemented" mask="0x80"/>
        </register>
        <register name="VERSION" offset="0x3FC" rw="R" size="4" access-size="4" initval="0x00000441" caption="Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="PM_CPUSEL__CPUSEL">
        <value name="0" caption="FCPU:fmain. CPUDIV:" value="0"/>
        <value name="1" caption="FCPU:fmain / 2^(CPUSEL+1)" value="1"/>
      </value-group>
      <value-group name="PM_IER__WAKE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="PM_IDR__WAKE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="PM_IMR__WAKE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="PM_ISR__WAKE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
      <value-group name="PM_SR__WAKE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable Interrupt." value="1"/>
      </value-group>
    </module>
    <module name="SCIF" id="I7149" version="1.3.0" caption="System Control Interface">
      <register-group name="SCIF" caption="System Control Interface">
        <register name="IER" offset="0x0" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="OSC0RDY" caption="OSC0 Ready" mask="0x1"/>
          <bitfield name="DFLL0LOCKC" caption="DFLL0 Lock Coarse" mask="0x2"/>
          <bitfield name="DFLL0LOCKF" caption="DFLL0 Lock Fine" mask="0x4"/>
          <bitfield name="DFLL0RDY" caption="DFLL0 Ready" mask="0x8"/>
          <bitfield name="DFLL0RCS" caption="DFLL0 Reference Clock Stopped" mask="0x10"/>
          <bitfield name="DFLL0OOB" caption="DFLL0 Out Of Bounds" mask="0x20"/>
          <bitfield name="PLL0LOCK" caption="PLL0 Lock" mask="0x40"/>
          <bitfield name="PLL0LOCKLOST" caption="PLL0 Lock Lost" mask="0x80"/>
          <bitfield name="RCFASTLOCK" caption="RCFAST Lock" mask="0x2000"/>
          <bitfield name="RCFASTLOCKLOST" caption="RCFAST Lock Lost" mask="0x4000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="IDR" offset="0x4" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="OSC0RDY" caption="OSC0 Ready" mask="0x1"/>
          <bitfield name="DFLL0LOCKC" caption="DFLL0 Lock Coarse" mask="0x2"/>
          <bitfield name="DFLL0LOCKF" caption="DFLL0 Lock Fine" mask="0x4"/>
          <bitfield name="DFLL0RDY" caption="DFLL0 Ready" mask="0x8"/>
          <bitfield name="DFLL0RCS" caption="DFLL0 Reference Clock Stopped" mask="0x10"/>
          <bitfield name="DFLL0OOB" caption="DFLL0 Out Of Bounds" mask="0x20"/>
          <bitfield name="PLL0LOCK" caption="PLL0 Lock" mask="0x40"/>
          <bitfield name="PLL0LOCKLOST" caption="PLL0 Lock Lost" mask="0x80"/>
          <bitfield name="RCFASTLOCK" caption="RCFAST Lock" mask="0x2000"/>
          <bitfield name="RCFASTLOCKLOST" caption="RCFAST Lock Lost" mask="0x4000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="IMR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="OSC0RDY" caption="OSC0 Ready" mask="0x1"/>
          <bitfield name="DFLL0LOCKC" caption="DFLL0 Lock Coarse" mask="0x2"/>
          <bitfield name="DFLL0LOCKF" caption="DFLL0 Lock Fine" mask="0x4"/>
          <bitfield name="DFLL0RDY" caption="DFLL0 Ready" mask="0x8"/>
          <bitfield name="DFLL0RCS" caption="DFLL0 Reference Clock Stopped" mask="0x10"/>
          <bitfield name="DFLL0OOB" caption="DFLL0 Out Of Bounds" mask="0x20"/>
          <bitfield name="PLL0LOCK" caption="PLL0 Lock" mask="0x40"/>
          <bitfield name="PLL0LOCKLOST" caption="PLL0 Lock Lost" mask="0x80"/>
          <bitfield name="RCFASTLOCK" caption="RCFAST Lock" mask="0x2000"/>
          <bitfield name="RCFASTLOCKLOST" caption="RCFAST Lock Lost" mask="0x4000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="ISR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="OSC0RDY" caption="OSC0 Ready" mask="0x1"/>
          <bitfield name="DFLL0LOCKC" caption="DFLL0 Lock Coarse" mask="0x2"/>
          <bitfield name="DFLL0LOCKF" caption="DFLL0 Lock Fine" mask="0x4"/>
          <bitfield name="DFLL0RDY" caption="DFLL0 Ready" mask="0x8"/>
          <bitfield name="DFLL0RCS" caption="DFLL0 Reference Clock Stopped" mask="0x10"/>
          <bitfield name="DFLL0OOB" caption="DFLL0 Out Of Bounds" mask="0x20"/>
          <bitfield name="PLL0LOCK" caption="PLL0 Lock" mask="0x40"/>
          <bitfield name="PLL0LOCKLOST" caption="PLL0 Lock Lost" mask="0x80"/>
          <bitfield name="RCFASTLOCK" caption="RCFAST Lock" mask="0x2000"/>
          <bitfield name="RCFASTLOCKLOST" caption="RCFAST Lock Lost" mask="0x4000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="ICR" offset="0x10" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Interrupt Clear Register">
          <bitfield name="OSC0RDY" caption="OSC0 Ready" mask="0x1"/>
          <bitfield name="DFLL0LOCKC" caption="DFLL0 Lock Coarse" mask="0x2"/>
          <bitfield name="DFLL0LOCKF" caption="DFLL0 Lock Fine" mask="0x4"/>
          <bitfield name="DFLL0RDY" caption="DFLL0 Ready" mask="0x8"/>
          <bitfield name="DFLL0RCS" caption="DFLL0 Reference Clock Stopped" mask="0x10"/>
          <bitfield name="DFLL0OOB" caption="DFLL0 Out Of Bounds" mask="0x20"/>
          <bitfield name="PLL0LOCK" caption="PLL0 Lock" mask="0x40"/>
          <bitfield name="PLL0LOCKLOST" caption="PLL0 Lock Lost" mask="0x80"/>
          <bitfield name="RCFASTLOCK" caption="RCFAST Lock" mask="0x2000"/>
          <bitfield name="RCFASTLOCKLOST" caption="RCFAST Lock Lost" mask="0x4000"/>
          <bitfield name="AE" caption="Access Error" mask="0x80000000"/>
        </register>
        <register name="PCLKSR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Power and Clocks Status Register">
          <bitfield name="OSC0RDY" caption="OSC0 Ready" mask="0x1"/>
          <bitfield name="DFLL0LOCKC" caption="DFLL0 Locked on Coarse Value" mask="0x2"/>
          <bitfield name="DFLL0LOCKF" caption="DFLL0 Locked on Fine Value" mask="0x4"/>
          <bitfield name="DFLL0RDY" caption="DFLL0 Synchronization Ready" mask="0x8"/>
          <bitfield name="DFLL0RCS" caption="DFLL0 Reference Clock Stopped" mask="0x10"/>
          <bitfield name="DFLL0OOB" caption="DFLL0 Track Out Of Bounds" mask="0x20"/>
          <bitfield name="PLL0LOCK" caption="PLL0 Locked on Accurate value" mask="0x40"/>
          <bitfield name="PLL0LOCKLOST" caption="PLL0 lock lost value" mask="0x80"/>
          <bitfield name="RCFASTLOCK" caption="RCFAST Locked on Accurate value" mask="0x2000"/>
          <bitfield name="RCFASTLOCKLOST" caption="RCFAST lock lost value" mask="0x4000"/>
        </register>
        <register name="UNLOCK" offset="0x18" rw="W" size="4" access-size="4" initval="0x00000000" caption="Unlock Register">
          <bitfield name="ADDR" caption="Unlock Address" mask="0x3FF"/>
          <bitfield name="KEY" caption="Unlock Key" mask="0xFF000000"/>
        </register>
        <register name="CSCR" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Chip Specific Configuration Register">
        </register>
        <register name="OSCCTRL0" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Oscillator Control Register">
          <bitfield name="MODE" caption="Oscillator Mode" mask="0x1"/>
          <bitfield name="GAIN" caption="Gain" mask="0x6"/>
          <bitfield name="AGC" caption="Automatic Gain Control" mask="0x8"/>
          <bitfield name="STARTUP" caption="Oscillator Start-up Time" mask="0xF00"/>
          <bitfield name="OSCEN" caption="Oscillator Enable" mask="0x10000"/>
        </register>
        <register name="PLL" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="PLL0 Control Register">
          <bitfield name="PLLEN" caption="PLL Enable" mask="0x1"/>
          <bitfield name="PLLOSC" caption="PLL Oscillator Select" mask="0x6"/>
          <bitfield name="PLLOPT" caption="PLL Option" mask="0x38"/>
          <bitfield name="PLLDIV" caption="PLL Division Factor" mask="0xF00"/>
          <bitfield name="PLLMUL" caption="PLL Multiply Factor" mask="0xF0000"/>
          <bitfield name="PLLCOUNT" caption="PLL Count" mask="0x3F000000"/>
        </register>
        <register name="DFLL0CONF" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="DFLL0 Config Register">
          <bitfield name="EN" caption="Enable" mask="0x1"/>
          <bitfield name="MODE" caption="Mode Selection" mask="0x2"/>
          <bitfield name="STABLE" caption="Stable DFLL Frequency" mask="0x4"/>
          <bitfield name="LLAW" caption="Lose Lock After Wake" mask="0x8"/>
          <bitfield name="CCDIS" caption="Chill Cycle Disable" mask="0x20"/>
          <bitfield name="QLDIS" caption="Quick Lock Disable" mask="0x40"/>
          <bitfield name="RANGE" caption="Range Value" mask="0x30000"/>
          <bitfield name="FCD" caption="Fuse Calibration Done" mask="0x800000"/>
          <bitfield name="CALIB" caption="Calibration Value" mask="0xF000000"/>
        </register>
        <register name="DFLL0VAL" offset="0x2C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="DFLL Value Register">
          <bitfield name="FINE" caption="Fine Value" mask="0xFF"/>
          <bitfield name="COARSE" caption="Coarse Value" mask="0x1F0000"/>
        </register>
        <register name="DFLL0MUL" offset="0x30" rw="RW" size="4" access-size="4" initval="0x00000000" caption="DFLL0 Multiplier Register">
          <bitfield name="MUL" caption="DFLL Multiply Factor" mask="0xFFFF"/>
        </register>
        <register name="DFLL0STEP" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption="DFLL0 Step Register">
          <bitfield name="FSTEP" caption="Fine Maximum Step" mask="0xFF"/>
          <bitfield name="CSTEP" caption="Coarse Maximum Step" mask="0x1F0000"/>
        </register>
        <register name="DFLL0SSG" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption="DFLL0 Spread Spectrum Generator Control Register">
          <bitfield name="EN" caption="Enable" mask="0x1"/>
          <bitfield name="PRBS" caption="Pseudo Random Bit Sequence" mask="0x2"/>
          <bitfield name="AMPLITUDE" caption="SSG Amplitude" mask="0x1F00"/>
          <bitfield name="STEPSIZE" caption="SSG Step Size" mask="0x1F0000"/>
        </register>
        <register name="DFLL0RATIO" offset="0x3C" rw="R" size="4" access-size="4" initval="0x00000000" caption="DFLL0 Ratio Registe">
          <bitfield name="RATIODIFF" caption="Multiplication Ratio Difference" mask="0xFFFF"/>
        </register>
        <register name="DFLL0SYNC" offset="0x40" rw="W" size="4" access-size="4" initval="0x00000000" caption="DFLL0 Synchronization Register">
          <bitfield name="SYNC" caption="Synchronization" mask="0x1"/>
        </register>
        <register name="RCCR" offset="0x44" rw="RW" size="4" access-size="4" caption="System RC Oscillator Calibration Register">
          <bitfield name="CALIB" caption="Calibration Value" mask="0x3FF"/>
          <bitfield name="FCD" caption="Flash Calibration Done" mask="0x10000"/>
        </register>
        <register name="RCFASTCFG" offset="0x48" rw="RW" size="4" access-size="4" initval="0x00000000" caption="4/8/12 MHz RC Oscillator Configuration Register">
          <bitfield name="EN" caption="Oscillator Enable" mask="0x1"/>
          <bitfield name="TUNEEN" caption="Tuner Enable" mask="0x2"/>
          <bitfield name="JITMODE" caption="Jitter Mode" mask="0x4"/>
          <bitfield name="NBPERIODS" caption="Number of 32kHz Periods" mask="0x70"/>
          <bitfield name="FCD" caption="RCFAST Fuse Calibration Done" mask="0x80"/>
          <bitfield name="FRANGE" caption="Frequency Range" mask="0x300"/>
          <bitfield name="LOCKMARGIN" caption="Accepted Count Error for Lock" mask="0xF000"/>
          <bitfield name="CALIB" caption="Oscillator Calibration Value" mask="0x7F0000"/>
        </register>
        <register name="RCFASTSR" offset="0x4C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="4/8/12 MHz RC Oscillator Status Register">
          <bitfield name="CURTRIM" caption="Current Trim Value" mask="0x7F"/>
          <bitfield name="CNTERR" caption="Current Count Error" mask="0x1F0000"/>
          <bitfield name="SIGN" caption="Sign of Current Count Error" mask="0x200000"/>
          <bitfield name="LOCK" caption="Lock" mask="0x1000000"/>
          <bitfield name="LOCKLOST" caption="Lock Lost" mask="0x2000000"/>
          <bitfield name="UPDATED" caption="Current Trim Value Updated" mask="0x80000000"/>
        </register>
        <register name="RC80MCR" offset="0x50" rw="RW" size="4" access-size="4" initval="0x00000000" caption="80 MHz RC Oscillator Register">
          <bitfield name="EN" caption="Enable" mask="0x1"/>
          <bitfield name="FCD" caption="Flash Calibration Done" mask="0x80"/>
          <bitfield name="CALIB" caption="Calibration Value" mask="0x30000"/>
        </register>
        <register name="HRPCR" offset="0x64" rw="RW" size="4" access-size="4" caption="High Resolution Prescaler Control Register">
          <bitfield name="HRPEN" caption="High Resolution Prescaler Enable" mask="0x1"/>
          <bitfield name="CKSEL" caption="Clock Input Selection" mask="0xE"/>
          <bitfield name="HRCOUNT" caption="High Resolution Counter" mask="0xFFFFFF00"/>
        </register>
        <register name="FPCR" offset="0x68" rw="RW" size="4" access-size="4" caption="Fractional Prescaler Control Register">
          <bitfield name="FPEN" caption="High Resolution Prescaler Enable" mask="0x1"/>
          <bitfield name="CKSEL" caption="Clock Input Selection" mask="0xE"/>
        </register>
        <register name="FPMUL" offset="0x6C" rw="RW" size="4" access-size="4" caption="Fractional Prescaler Multiplier Register">
          <bitfield name="FPMUL" caption="Fractional Prescaler Multiplication Factor" mask="0xFFFF"/>
        </register>
        <register name="FPDIV" offset="0x70" rw="RW" size="4" access-size="4" caption="Fractional Prescaler DIVIDER Register">
          <bitfield name="FPDIV" caption="Fractional Prescaler Division Factor" mask="0xFFFF"/>
        </register>
        <register name="GCCTRL" offset="0x74" rw="RW" size="4" access-size="4" count="12" initval="0x00000000" caption="Generic Clock Control">
          <bitfield name="CEN" caption="Clock Enable" mask="0x1"/>
          <bitfield name="DIVEN" caption="Divide Enable" mask="0x2"/>
          <bitfield name="OSCSEL" caption="Clock Select" mask="0x1F00"/>
          <bitfield name="DIV" caption="Division Factor" mask="0xFFFF0000"/>
        </register>
        <register name="RCFASTVERSION" offset="0x3D8" rw="R" size="4" access-size="4" caption="4/8/12 MHz RC Oscillator Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="GCLKPRESCVERSION" offset="0x3DC" rw="R" size="4" access-size="4" caption="Generic Clock Prescaler Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="PLLIFAVERSION" offset="0x3E0" rw="R" size="4" access-size="4" caption="PLL Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant nubmer" mask="0xF0000"/>
        </register>
        <register name="OSCIFAVERSION" offset="0x3E4" rw="R" size="4" access-size="4" caption="Oscillator 0 Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant nubmer" mask="0xF0000"/>
        </register>
        <register name="DFLLIFBVERSION" offset="0x3E8" rw="R" size="4" access-size="4" caption="DFLL Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="RCOSCIFAVERSION" offset="0x3EC" rw="R" size="4" access-size="4" caption="System RC Oscillator Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="FLOVERSION" offset="0x3F0" rw="R" size="4" access-size="4" caption="Frequency Locked Oscillator Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="RC80MVERSION" offset="0x3F4" rw="R" size="4" access-size="4" caption="80MHz RC Oscillator Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="GCLKIFVERSION" offset="0x3F8" rw="R" size="4" access-size="4" caption="Generic Clock Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="VERSION" offset="0x3FC" rw="R" size="4" access-size="4" initval="0x00000130" caption="SCIF Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
      </register-group>
    </module>
    <module name="SMAP" id="I8321" version="1.0.0" caption="System Manager Access Port">
      <register-group name="SMAP" caption="System Manager Access Port">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="EN" caption="Enable" mask="0x1"/>
          <bitfield name="DIS" caption="Disable" mask="0x2"/>
          <bitfield name="CRC" caption="User Page Read" mask="0x4"/>
          <bitfield name="FSPR" caption="Flash Supplementary Page Read" mask="0x8"/>
          <bitfield name="CE" caption="Chip Erase" mask="0x10"/>
        </register>
        <register name="SR" offset="0x4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="DONE" caption="Operation done" mask="0x1"/>
          <bitfield name="HCR" caption="Hold Core reset" mask="0x2"/>
          <bitfield name="BERR" caption="Bus error" mask="0x4"/>
          <bitfield name="FAIL" caption="Failure" mask="0x8"/>
          <bitfield name="LCK" caption="Lock" mask="0x10"/>
          <bitfield name="EN" caption="Enabled" mask="0x100"/>
          <bitfield name="PROT" caption="Protected" mask="0x200"/>
          <bitfield name="DBGP" caption="Debugger Present" mask="0x400"/>
          <bitfield name="STATE" caption="State" mask="0x7000000"/>
        </register>
        <register name="SCR" offset="0x8" rw="W" size="4" access-size="4" atomic-op="clear:SR" initval="0x00000000" caption="Status Clear Register">
          <bitfield name="DONE" caption="Done" mask="0x1"/>
          <bitfield name="HCR" caption="Hold Core Register" mask="0x2"/>
          <bitfield name="BERR" caption="Bus error" mask="0x4"/>
          <bitfield name="FAIL" caption="Failure" mask="0x8"/>
          <bitfield name="LCK" caption="Lock error" mask="0x10"/>
        </register>
        <register name="ADDR" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Address Register">
          <bitfield name="ADDR" caption="Address Value" mask="0xFFFFFFFC"/>
        </register>
        <register name="LENGTH" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Length Register">
          <bitfield name="LENGTH" caption="Length Register" mask="0xFFFFFFFC"/>
        </register>
        <register name="DATA" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Data Register">
          <bitfield name="DATA" caption="Generic data register" mask="0xFFFFFFFF"/>
        </register>
        <register name="VERSION" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000100" caption="VERSION register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="CIDR" offset="0xF0" rw="R" size="4" access-size="4" caption="Chip ID Register">
          <bitfield name="VERSION" caption="Version of the Device" mask="0x1F"/>
          <bitfield name="EPROC" caption="Embedded Processor" mask="0xE0"/>
          <bitfield name="NVPSIZ" caption="Nonvolatile Program Memory Size" mask="0xF00"/>
          <bitfield name="NVPSIZ2" caption="Second Nonvolatile Program Memory Size" mask="0xF000"/>
          <bitfield name="SRAMSIZ" caption="Internal SRAM Size" mask="0x1F0000"/>
          <bitfield name="ARCH" caption="Architecture Identifier" mask="0xFE00000"/>
          <bitfield name="NVPTYP" caption="Nonvolatile Program Memory Type" mask="0x70000000"/>
          <bitfield name="EXT" caption="Extension Flag" mask="0x80000000"/>
        </register>
        <register name="EXID" offset="0xF4" rw="R" size="4" access-size="4" caption="Chip ID Extension Register">
          <bitfield name="EXID" caption="Chip ID Extension" mask="0xFFFFFFFF"/>
        </register>
        <register name="IDR" offset="0xFC" rw="R" size="4" access-size="4" initval="0x003E0000" caption="AP Identification register">
          <bitfield name="APIDV" caption="AP Identification Variant" mask="0xF"/>
          <bitfield name="APID" caption="AP Identification" mask="0xF0"/>
          <bitfield name="CLSS" caption="Class" mask="0x10000"/>
          <bitfield name="IC" caption="JEP-106 Identity Code" mask="0xFE0000"/>
          <bitfield name="CC" caption="JEP-106 Continuation Code" mask="0xF000000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000000"/>
        </register>
      </register-group>
    </module>
    <module name="SPI" id="I7602" version="2.1.1" caption="Serial Peripheral Interface">
      <register-group name="SPI" caption="Serial Peripheral Interface">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="SPIEN" caption="SPI Enable" mask="0x1" values="SPI_CR__SPIEN"/>
          <bitfield name="SPIDIS" caption="SPI Disable" mask="0x2" values="SPI_CR__SPIDIS"/>
          <bitfield name="SWRST" caption="SPI Software Reset" mask="0x80" values="SPI_CR__SWRST"/>
          <bitfield name="FLUSHFIFO" caption="Flush FIFO command" mask="0x100"/>
          <bitfield name="LASTXFER" caption="Last Transfer" mask="0x1000000" values="SPI_CR__LASTXFER"/>
        </register>
        <register name="MR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="MSTR" caption="Master/Slave Mode" mask="0x1" values="SPI_MR__MSTR"/>
          <bitfield name="PS" caption="Peripheral Select" mask="0x2" values="SPI_MR__PS"/>
          <bitfield name="PCSDEC" caption="Chip Select Decode" mask="0x4" values="SPI_MR__PCSDEC"/>
          <bitfield name="MODFDIS" caption="Mode Fault Detection" mask="0x10" values="SPI_MR__MODFDIS"/>
          <bitfield name="WDRBT" caption="wait data read before transfer" mask="0x20"/>
          <bitfield name="RXFIFOEN" caption="FIFO in Reception Enable" mask="0x40"/>
          <bitfield name="LLB" caption="Local Loopback Enable" mask="0x80" values="SPI_MR__LLB"/>
          <bitfield name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
          <bitfield name="DLYBCS" caption="Delay Between Chip Selects" mask="0xFF000000"/>
        </register>
        <register name="RDR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Receive Data Register">
          <bitfield name="RD" caption="Receive Data" mask="0xFFFF"/>
          <bitfield name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
        </register>
        <register name="TDR" offset="0xC" rw="W" size="4" access-size="4" initval="0x00000000" caption="Transmit Data Register">
          <bitfield name="TD" caption="Transmit Data" mask="0xFFFF"/>
          <bitfield name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
          <bitfield name="LASTXFER" caption="Last Transfer" mask="0x1000000" values="SPI_TDR__LASTXFER"/>
        </register>
        <register name="SR" offset="0x10" rw="R" size="4" access-size="4" initval="0x000000F0" caption="Status Register">
          <bitfield name="RDRF" caption="Receive Data Register Full" mask="0x1" values="SPI_SR__RDRF"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty" mask="0x2" values="SPI_SR__TDRE"/>
          <bitfield name="MODF" caption="Mode Fault Error" mask="0x4" values="SPI_SR__MODF"/>
          <bitfield name="OVRES" caption="Overrun Error Status" mask="0x8" values="SPI_SR__OVRES"/>
          <bitfield name="ENDRX" caption="End of RX buffer" mask="0x10" values="SPI_SR__ENDRX"/>
          <bitfield name="ENDTX" caption="End of TX buffer" mask="0x20" values="SPI_SR__ENDTX"/>
          <bitfield name="RXBUFF" caption="RX Buffer Full" mask="0x40" values="SPI_SR__RXBUFF"/>
          <bitfield name="TXBUFE" caption="TX Buffer Empty" mask="0x80" values="SPI_SR__TXBUFE"/>
          <bitfield name="NSSR" caption="NSS Rising" mask="0x100" values="SPI_SR__NSSR"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty" mask="0x200" values="SPI_SR__TXEMPTY"/>
          <bitfield name="UNDES" caption="Underrun Error Status (Slave Mode Only)" mask="0x400"/>
          <bitfield name="SPIENS" caption="SPI Enable Status" mask="0x10000" values="SPI_SR__SPIENS"/>
        </register>
        <register name="IER" offset="0x14" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Enable" mask="0x1" values="SPI_IER__RDRF"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Enable" mask="0x2" values="SPI_IER__TDRE"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Enable" mask="0x4" values="SPI_IER__MODF"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Enable" mask="0x8" values="SPI_IER__OVRES"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Enable" mask="0x10" values="SPI_IER__ENDRX"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Enable" mask="0x20" values="SPI_IER__ENDTX"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Enable" mask="0x40" values="SPI_IER__RXBUFF"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Enable" mask="0x80" values="SPI_IER__TXBUFE"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Enable" mask="0x100" values="SPI_IER__NSSR"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Enable" mask="0x200" values="SPI_IER__TXEMPTY"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Enable" mask="0x400"/>
        </register>
        <register name="IDR" offset="0x18" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Disable" mask="0x1" values="SPI_IDR__RDRF"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Disable" mask="0x2" values="SPI_IDR__TDRE"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Disable" mask="0x4" values="SPI_IDR__MODF"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Disable" mask="0x8" values="SPI_IDR__OVRES"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Disable" mask="0x10" values="SPI_IDR__ENDRX"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Disable" mask="0x20" values="SPI_IDR__ENDTX"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Disable" mask="0x40" values="SPI_IDR__RXBUFF"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Disable" mask="0x80" values="SPI_IDR__TXBUFE"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Disable" mask="0x100" values="SPI_IDR__NSSR"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Disable" mask="0x200" values="SPI_IDR__TXEMPTY"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Disable" mask="0x400"/>
        </register>
        <register name="IMR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Mask" mask="0x1" values="SPI_IMR__RDRF"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Mask" mask="0x2" values="SPI_IMR__TDRE"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Mask" mask="0x4" values="SPI_IMR__MODF"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Mask" mask="0x8" values="SPI_IMR__OVRES"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Mask" mask="0x10" values="SPI_IMR__ENDRX"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Mask" mask="0x20" values="SPI_IMR__ENDTX"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Mask" mask="0x40" values="SPI_IMR__RXBUFF"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Mask" mask="0x80" values="SPI_IMR__TXBUFE"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Mask" mask="0x100" values="SPI_IMR__NSSR"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Mask" mask="0x200" values="SPI_IMR__TXEMPTY"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Mask" mask="0x400"/>
        </register>
        <register name="CSR" offset="0x30" rw="RW" size="4" access-size="4" count="4" initval="0x00000000" caption="Chip Select Register">
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x1" values="SPI_CSR__CPOL"/>
          <bitfield name="NCPHA" caption="Clock Phase" mask="0x2" values="SPI_CSR__NCPHA"/>
          <bitfield name="CSNAAT" caption="Chip Select Not Active After Transfer" mask="0x4"/>
          <bitfield name="CSAAT" caption="Chip Select Active After Transfer" mask="0x8" values="SPI_CSR__CSAAT"/>
          <bitfield name="BITS" caption="Bits Per Transfer" mask="0xF0" values="SPI_CSR__BITS"/>
          <bitfield name="SCBR" caption="Serial Clock Baud Rate" mask="0xFF00"/>
          <bitfield name="DLYBS" caption="Delay Before SPCK" mask="0xFF0000"/>
          <bitfield name="DLYBCT" caption="Delay Between Consecutive Transfers" mask="0xFF000000"/>
        </register>
        <register name="WPCR" offset="0xE4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Write Protection control Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1"/>
          <bitfield name="WPKEY" caption="Write Protection Key Password" mask="0xFFFFFF00" values="SPI_WPCR__WPKEY"/>
        </register>
        <register name="WPSR" offset="0xE8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Write Protection status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x7" values="SPI_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
        </register>
        <register name="FEATURES" offset="0xF8" rw="R" size="4" access-size="4" caption="Features Register">
          <bitfield name="NCS" caption="Number of Chip Selects" mask="0xF"/>
          <bitfield name="PCONF" caption="Polarity is Configurable" mask="0x10"/>
          <bitfield name="PPNCONF" caption="Polarity is Positive if Polarity is not Configurable" mask="0x20"/>
          <bitfield name="PHCONF" caption="Phase is Configurable" mask="0x40"/>
          <bitfield name="PHZNCONF" caption="Phase is Zero if Phase is not Configurable" mask="0x80"/>
          <bitfield name="LENCONF" caption="Character Length is Configurable" mask="0x100"/>
          <bitfield name="LENNCONF" caption="Character Length if not Configurable" mask="0xFE00"/>
          <bitfield name="EXTDEC" caption="External Decoder is True" mask="0x10000"/>
          <bitfield name="CSNAATIMPL" caption="CSNAAT Features are Implemented" mask="0x20000"/>
          <bitfield name="BRPBHSB" caption="Bridge Type is PB to HSB" mask="0x40000"/>
          <bitfield name="FIFORIMPL" caption="FIFO in Reception is Implemented" mask="0x80000"/>
          <bitfield name="SWPIMPL" caption="Spurious Write Protection is Implemented" mask="0x100000"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000211" caption="Version Register">
          <bitfield name="VERSION" caption="Version" mask="0xFFF"/>
          <bitfield name="MFN" caption="mfn" mask="0x70000"/>
        </register>
      </register-group>
      <value-group name="SPI_CR__LASTXFER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The current NPCS will be deasserted after the character written in TD has been transferred. When CSAAT is set, thisallows to close the communication with the current serial peripheral by raising the corresponding NPCS line as soon as TDtransfer has completed." value="1"/>
      </value-group>
      <value-group name="SPI_CR__SPIDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the SPI.All pins are set in input mode and no data is received or transmitted.If a transfer is in progress, the transfer is finished before the SPI is disabled.If both SPIEN and SPIDIS are equal to one when the control register is written, the SPI is disabled." value="1"/>
      </value-group>
      <value-group name="SPI_CR__SPIEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the SPI to transfer and receive data." value="1"/>
      </value-group>
      <value-group name="SPI_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Reset the SPI. A software-triggered hardware reset of the SPI interface is performed." value="1"/>
      </value-group>
      <value-group name="SPI_MR__LLB">
        <value name="0" caption="Local loopback path disabled." value="0"/>
        <value name="1" caption="Local loopback path enabled.LLB controls the local loopback on the data serializer for testing in Master Mode only." value="1"/>
      </value-group>
      <value-group name="SPI_MR__MODFDIS">
        <value name="0" caption="Mode fault detection is enabled." value="0"/>
        <value name="1" caption="Mode fault detection is disabled." value="1"/>
      </value-group>
      <value-group name="SPI_MR__MSTR">
        <value name="0" caption="SPI is in Slave mode." value="0"/>
        <value name="1" caption="SPI is in Master mode." value="1"/>
      </value-group>
      <value-group name="SPI_MR__PCSDEC">
        <value name="0" caption="The chip selects are directly connected to a peripheral device." value="0"/>
        <value name="1" caption="The four chip select lines are connected to a 4- to 16-bit decoder.When PCSDEC equals one, up to 15 Chip Select signals can be generated with the four lines using an external 4- to 16-bitdecoder. The Chip Select Registers define the characteristics of the 16 chip selects according to the following rules:CSR0 defines peripheral chip select signals 0 to 3.CSR1 defines peripheral chip select signals 4 to 7.CSR2 defines peripheral chip select signals 8 to 11.CSR3 defines peripheral chip select signals 12 to 15." value="1"/>
      </value-group>
      <value-group name="SPI_MR__PS">
        <value name="0" caption="Fixed Peripheral Select." value="0"/>
        <value name="1" caption="Variable Peripheral Select." value="1"/>
      </value-group>
      <value-group name="SPI_TDR__LASTXFER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The current NPCS will be deasserted after the character written in TD has been transferred. When CSAAT is set, thisallows to close the communication with the current serial peripheral by raising the corresponding NPCS line as soon as TDtransfer has completed." value="1"/>
      </value-group>
      <value-group name="SPI_SR__ENDRX">
        <value name="0" caption="The Receive Counter Register has not reached 0 since the last write in RCR or RNCR." value="0"/>
        <value name="1" caption="The Receive Counter Register has reached 0 since the last write in RCR or RNCR." value="1"/>
      </value-group>
      <value-group name="SPI_SR__ENDTX">
        <value name="0" caption="The Transmit Counter Register has not reached 0 since the last write in TCR or TNCR." value="0"/>
        <value name="1" caption="The Transmit Counter Register has reached 0 since the last write in TCR or TNCR." value="1"/>
      </value-group>
      <value-group name="SPI_SR__MODF">
        <value name="0" caption="No Mode Fault has been detected since the last read of SR." value="0"/>
        <value name="1" caption="A Mode Fault occurred since the last read of the SR." value="1"/>
      </value-group>
      <value-group name="SPI_SR__NSSR">
        <value name="0" caption="No rising edge detected on NSS pin since last read." value="0"/>
        <value name="1" caption="A rising edge occurred on NSS pin since last read." value="1"/>
      </value-group>
      <value-group name="SPI_SR__OVRES">
        <value name="0" caption="No overrun has been detected since the last read of SR." value="0"/>
        <value name="1" caption="An overrun has occurred since the last read of SR." value="1"/>
      </value-group>
      <value-group name="SPI_SR__RDRF">
        <value name="0" caption="No data has been received since the last read of RDR" value="0"/>
        <value name="1" caption="Data has been received and the received data has been transferred from the serializer to RDR since the last readof RDR." value="1"/>
      </value-group>
      <value-group name="SPI_SR__RXBUFF">
        <value name="0" caption="RCR or RNCR has a value other than 0." value="0"/>
        <value name="1" caption="Both RCR and RNCR has a value of 0." value="1"/>
      </value-group>
      <value-group name="SPI_SR__SPIENS">
        <value name="0" caption="SPI is disabled." value="0"/>
        <value name="1" caption="SPI is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_SR__TDRE">
        <value name="0" caption="Data has been written to TDR and not yet transferred to the serializer." value="0"/>
        <value name="1" caption="The last data written in the Transmit Data Register has been transferred to the serializer.TDRE equals zero when the SPI is disabled or at reset. The SPI enable command sets this bit to one." value="1"/>
      </value-group>
      <value-group name="SPI_SR__TXBUFE">
        <value name="0" caption="TCR or TNCR has a value other than 0." value="0"/>
        <value name="1" caption="Both TCR and TNCR has a value of 0." value="1"/>
      </value-group>
      <value-group name="SPI_SR__TXEMPTY">
        <value name="0" caption="As soon as data is written in TDR." value="0"/>
        <value name="1" caption="TDR and internal shifter are empty. If a transfer delay has been defined, TXEMPTY is set after the completion ofsuch delay." value="1"/>
      </value-group>
      <value-group name="SPI_IER__ENDRX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__ENDTX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__MODF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__NSSR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__OVRES">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__RDRF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__RXBUFF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__TDRE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__TXBUFE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IER__TXEMPTY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__ENDRX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__ENDTX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__MODF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__NSSR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__OVRES">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__RDRF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__RXBUFF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__TDRE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__TXBUFE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IDR__TXEMPTY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__ENDRX">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__ENDTX">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__MODF">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__NSSR">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__OVRES">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__RDRF">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__RXBUFF">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__TDRE">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__TXBUFE">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_IMR__TXEMPTY">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SPI_CSR__BITS">
        <value name="8_BPT" caption="8 bits per transfer" value="0"/>
        <value name="9_BPT" caption="9 bits per transfer" value="1"/>
        <value name="10_BPT" caption="10 bits per transfer" value="2"/>
        <value name="11_BPT" caption="11 bits per transfer" value="3"/>
        <value name="12_BPT" caption="12 bits per transfer" value="4"/>
        <value name="13_BPT" caption="13 bits per transfer" value="5"/>
        <value name="14_BPT" caption="14 bits per transfer" value="6"/>
        <value name="15_BPT" caption="15 bits per transfer" value="7"/>
        <value name="16_BPT" caption="16 bits per transfer" value="8"/>
      </value-group>
      <value-group name="SPI_CSR__CPOL">
        <value name="0" caption="The inactive state value of SPCK is logic level zero." value="0"/>
        <value name="1" caption="The inactive state value of SPCK is logic level one.CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with NCPHA to produce therequired clock/data relationship between master and slave devices." value="1"/>
      </value-group>
      <value-group name="SPI_CSR__CSAAT">
        <value name="0" caption="The Peripheral Chip Select Line rises as soon as the last transfer is achieved." value="0"/>
        <value name="1" caption="The Peripheral Chip Select does not rise after the last transfer is achieved. It remains active until a new transfer isrequested on a different chip select." value="1"/>
      </value-group>
      <value-group name="SPI_CSR__NCPHA">
        <value name="0" caption="Data is changed on the leading edge of SPCK and captured on the following edge of SPCK." value="0"/>
        <value name="1" caption="Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.NCPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. NCPHA isused with CPOL to produce the required clock/data relationship between master and slave devices." value="1"/>
      </value-group>
      <value-group name="SPI_WPCR__WPKEY">
        <value name="VALUE" caption="SPI Write Protection Key Password" value="0x00535049"/>
      </value-group>
      <value-group name="SPI_WPSR__WPVS">
        <value name="WRITE_WITH_WP" caption="The Write Protection has blocked a Write access to a protected register (since the last read)." value="1"/>
        <value name="SWRST_WITH_WP" caption="Software Reset has been performed while Write Protection was enabled (since the last read or since the last write access on MR, IER, IDR or CSRx)." value="2"/>
        <value name="UNEXPECTED_WRITE" caption="Write accesses have been detected on MR (while a chip select was active) or on CSRi (while the Chip Select 'i' was active) since the last read." value="4"/>
      </value-group>
    </module>
    <module name="TC" id="I7604" version="4.0.2" caption="Timer/Counter">
      <register-group name="channel" size="0x40">
        <register name="CCR" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Channel Control Register Channel">
          <bitfield name="CLKEN" caption="Counter Clock Enable Command" mask="0x1" values="TC_CCR__CLKEN"/>
          <bitfield name="CLKDIS" caption="Counter Clock Disable Command" mask="0x2" values="TC_CCR__CLKDIS"/>
          <bitfield name="SWTRG" caption="Software Trigger Command" mask="0x4" values="TC_CCR__SWTRG"/>
        </register>
        <register name="CMR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Channel Mode Register Channel">
          <mode name="CAPTURE">
            <bitfield name="TCCLKS" caption="Clock Selection" mask="0x7" values="TC_CMR__TCCLKS"/>
            <bitfield name="CLKI" caption="Clock Invert" mask="0x8" values="TC_CMR__CLKI"/>
            <bitfield name="BURST" caption="Burst Signal Selection" mask="0x30" values="TC_CMR__BURST"/>
            <bitfield name="LDBSTOP" caption="Counter Clock Stopped with RB Loading" mask="0x40" values="TC_CMR__LDBSTOP"/>
            <bitfield name="LDBDIS" caption="Counter Clock Disable with RB Loading" mask="0x80" values="TC_CMR__LDBDIS"/>
            <bitfield name="ETRGEDG" caption="External Trigger Edge Selection" mask="0x300" values="TC_CMR__ETRGEDG"/>
            <bitfield name="ABETRG" caption="TIOA or TIOB External Trigger Selection" mask="0x400" values="TC_CMR__ABETRG"/>
            <bitfield name="CPCTRG" caption="RC Compare Trigger Enable" mask="0x4000" values="TC_CMR__CPCTRG"/>
            <bitfield name="WAVE" caption="Wave" mask="0x8000" values="TC_CMR__WAVE"/>
            <bitfield name="LDRA" caption="RA Loading Selection" mask="0x30000" values="TC_CMR__LDRA"/>
            <bitfield name="LDRB" caption="RB Loading Selection" mask="0xC0000" values="TC_CMR__LDRB"/>
          </mode>
          <mode name="WAVEFORM">
            <bitfield name="TCCLKS" caption="Clock Selection" mask="0x7" values="TC_CMR__TCCLKS"/>
            <bitfield name="CLKI" caption="Clock Invert" mask="0x8" values="TC_CMR__CLKI"/>
            <bitfield name="BURST" caption="Burst Signal Selection" mask="0x30" values="TC_CMR__BURST"/>
            <bitfield name="CPCSTOP" caption="Counter Clock Stopped with RC Compare" mask="0x40" values="TC_CMR__CPCSTOP"/>
            <bitfield name="CPCDIS" caption="Counter Clock Disable with RC Compare" mask="0x80" values="TC_CMR__CPCDIS"/>
            <bitfield name="EEVTEDG" caption="External Event Edge Selection" mask="0x300" values="TC_CMR__EEVTEDG"/>
            <bitfield name="EEVT" caption="External Event Selection" mask="0xC00" values="TC_CMR__EEVT"/>
            <bitfield name="ENETRG" caption="External Event Trigger Enable" mask="0x1000" values="TC_CMR__ENETRG"/>
            <bitfield name="WAVSEL" caption="Waveform Selection" mask="0x6000" values="TC_CMR__WAVSEL"/>
            <bitfield name="WAVE" caption="WAVE" mask="0x8000" values="TC_CMR__WAVE"/>
            <bitfield name="ACPA" caption="RA Compare Effect on TIOA" mask="0x30000" values="TC_CMR__ACPA"/>
            <bitfield name="ACPC" caption="RC Compare Effect on TIOA" mask="0xC0000" values="TC_CMR__ACPC"/>
            <bitfield name="AEEVT" caption="External Event Effect on TIOA" mask="0x300000" values="TC_CMR__AEEVT"/>
            <bitfield name="ASWTRG" caption="Software Trigger Effect on TIOA" mask="0xC00000" values="TC_CMR__ASWTRG"/>
            <bitfield name="BCPB" caption="RB Compare Effect on TIOB" mask="0x3000000" values="TC_CMR__BCPB"/>
            <bitfield name="BCPC" caption="RC Compare Effect on TIOB" mask="0xC000000" values="TC_CMR__BCPC"/>
            <bitfield name="BEEVT" caption="External Event Effect on TIOB" mask="0x30000000" values="TC_CMR__BEEVT"/>
            <bitfield name="BSWTRG" caption="Software Trigger Effect on TIOB" mask="0xC0000000" values="TC_CMR__BSWTRG"/>
          </mode>
        </register>
        <register name="SMMR" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Stepper Motor Mode Register">
          <bitfield name="GCEN" caption="Gray Count Enable" mask="0x1"/>
          <bitfield name="DOWN" caption="Down Count" mask="0x2"/>
        </register>
        <register name="CV" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="Counter Value Channel">
          <bitfield name="CV" caption="Counter Value" mask="0xFFFF" values="TC_CV__CV"/>
        </register>
        <register name="RA" offset="0x14" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Register A Channel">
          <bitfield name="RA" caption="Register A" mask="0xFFFF" values="TC_RA__RA"/>
        </register>
        <register name="RB" offset="0x18" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Register B Channel">
          <bitfield name="RB" caption="Register B" mask="0xFFFF" values="TC_RB__RB"/>
        </register>
        <register name="RC" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Register C Channel">
          <bitfield name="RC" caption="Register C" mask="0xFFFF" values="TC_RC__RC"/>
        </register>
        <register name="SR" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000000" caption="Status Register Channel">
          <bitfield name="COVFS" caption="Counter Overflow Status" mask="0x1" values="TC_SR__COVFS"/>
          <bitfield name="LOVRS" caption="Load Overrun Status" mask="0x2" values="TC_SR__LOVRS"/>
          <bitfield name="CPAS" caption="RA Compare Status" mask="0x4" values="TC_SR__CPAS"/>
          <bitfield name="CPBS" caption="RB Compare Status" mask="0x8" values="TC_SR__CPBS"/>
          <bitfield name="CPCS" caption="RC Compare Status" mask="0x10" values="TC_SR__CPCS"/>
          <bitfield name="LDRAS" caption="RA Loading Status" mask="0x20" values="TC_SR__LDRAS"/>
          <bitfield name="LDRBS" caption="RB Loading Status" mask="0x40" values="TC_SR__LDRBS"/>
          <bitfield name="ETRGS" caption="External Trigger Status" mask="0x80" values="TC_SR__ETRGS"/>
          <bitfield name="CLKSTA" caption="Clock Enabling Status" mask="0x10000" values="TC_SR__CLKSTA"/>
          <bitfield name="MTIOA" caption="TIOA Mirror" mask="0x20000" values="TC_SR__MTIOA"/>
          <bitfield name="MTIOB" caption="TIOB Mirror" mask="0x40000" values="TC_SR__MTIOB"/>
        </register>
        <register name="IER" offset="0x24" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register Channel">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1" values="TC_IER__COVFS"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2" values="TC_IER__LOVRS"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4" values="TC_IER__CPAS"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8" values="TC_IER__CPBS"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10" values="TC_IER__CPCS"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20" values="TC_IER__LDRAS"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40" values="TC_IER__LDRBS"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80" values="TC_IER__ETRGS"/>
        </register>
        <register name="IDR" offset="0x28" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register Channel">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1" values="TC_IDR__COVFS"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2" values="TC_IDR__LOVRS"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4" values="TC_IDR__CPAS"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8" values="TC_IDR__CPBS"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10" values="TC_IDR__CPCS"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20" values="TC_IDR__LDRAS"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40" values="TC_IDR__LDRBS"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80" values="TC_IDR__ETRGS"/>
        </register>
        <register name="IMR" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register Channel">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1" values="TC_IMR__COVFS"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2" values="TC_IMR__LOVRS"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4" values="TC_IMR__CPAS"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8" values="TC_IMR__CPBS"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10" values="TC_IMR__CPCS"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20" values="TC_IMR__LDRAS"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40" values="TC_IMR__LDRBS"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80" values="TC_IMR__ETRGS"/>
        </register>
      </register-group>
      <register-group name="TC" caption="Timer/Counter">
        <register-group name="channel" name-in-module="channel" offset="0x00" count="3"/>
        <register name="BCR" offset="0xC0" rw="W" size="4" access-size="4" initval="0x00000000" caption="TC Block Control Register">
          <bitfield name="SYNC" caption="Synchro Command" mask="0x1" values="TC_BCR__SYNC"/>
        </register>
        <register name="BMR" offset="0xC4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="TC Block Mode Register">
          <bitfield name="TC0XC0S" caption="External Clock Signal 0 Selection" mask="0x3" values="TC_BMR__TC0XC0S"/>
          <bitfield name="TC1XC1S" caption="External Clock Signal 1 Selection" mask="0xC" values="TC_BMR__TC1XC1S"/>
          <bitfield name="TC2XC2S" caption="External Clock Signal 2 Selection" mask="0x30" values="TC_BMR__TC2XC2S"/>
        </register>
        <register name="WPMR" offset="0xE4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Write Protect Mode Register">
          <bitfield name="WPEN" caption="Write Protect Enable" mask="0x1"/>
          <bitfield name="WPKEY" caption="Write Protect Key" mask="0xFFFFFF00"/>
        </register>
        <register name="FEATURES" offset="0xF8" rw="R" size="4" access-size="4" caption="Features Register">
          <bitfield name="CTRSIZE" caption="Counter Size" mask="0xFF"/>
          <bitfield name="UPDNIMPL" caption="Up Down is Implemented" mask="0x100"/>
          <bitfield name="BRPBHSB" caption="Bridge Type is PB to HSB" mask="0x200"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000402" caption="Version Register">
          <bitfield name="VERSION" caption="Reserved. Value subject to change. No functionality associated. This is the Atmel internal version of the macrocell." mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Reserved.  Value subject to change.  No functionality associated." mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="TC_CCR__CLKDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the clock." value="1"/>
      </value-group>
      <value-group name="TC_CCR__CLKEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the clock if CLKDIS is not 1." value="1"/>
      </value-group>
      <value-group name="TC_CCR__SWTRG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A software trigger is performed:the counter is reset and clock is started." value="1"/>
      </value-group>
      <value-group name="TC_CMR__ABETRG">
        <value name="0" caption="TIOB is used as an external trigger." value="0"/>
        <value name="1" caption="TIOA is used as an external trigger." value="1"/>
      </value-group>
      <value-group name="TC_CMR__BURST">
        <value name="NOT_GATED" caption="The clock is not gated by an external signal." value="0"/>
        <value name="CLK_AND_XC0" caption="XC0 is ANDed with the selected clock." value="1"/>
        <value name="CLK_AND_XC1" caption="XC1 is ANDed with the selected clock." value="2"/>
        <value name="CLK_AND_XC2" caption="XC2 is ANDed with the selected clock." value="3"/>
      </value-group>
      <value-group name="TC_CMR__CLKI">
        <value name="0" caption="Counter is incremented on rising edge of the clock." value="0"/>
        <value name="1" caption="Counter is incremented on falling edge of the clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__CPCTRG">
        <value name="0" caption="RC Compare has no effect on the counter and its clock." value="0"/>
        <value name="1" caption="RC Compare resets the counter and starts the counter clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__ETRGEDG">
        <value name="NO_EDGE" caption="None" value="0"/>
        <value name="POS_EDGE" caption="Rising edge" value="1"/>
        <value name="NEG_EDGE" caption="Falling edge" value="2"/>
        <value name="BOTH_EDGES" caption="Each edge" value="3"/>
      </value-group>
      <value-group name="TC_CMR__LDBDIS">
        <value name="0" caption="Counter clock is not disabled when RB loading occurs." value="0"/>
        <value name="1" caption="Counter clock is disabled when RB loading occurs." value="1"/>
      </value-group>
      <value-group name="TC_CMR__LDBSTOP">
        <value name="0" caption="Counter clock is not stopped when RB loading occurs." value="0"/>
        <value name="1" caption="Counter clock is stopped when RB loading occurs." value="1"/>
      </value-group>
      <value-group name="TC_CMR__LDRA">
        <value name="NO_EDGE" caption="None" value="0"/>
        <value name="POS_EDGE_TIOA" caption="Rising edge of TIOA" value="1"/>
        <value name="NEG_EDGE_TIOA" caption="Falling edge of TIOA" value="2"/>
        <value name="BOTH_EDGES_TIOA" caption="Each edge of TIOA" value="3"/>
      </value-group>
      <value-group name="TC_CMR__LDRB">
        <value name="NO_EDGE" caption="None" value="0"/>
        <value name="POS_EDGE_TIOA" caption="Rising edge of TIOA" value="1"/>
        <value name="NEG_EDGE_TIOA" caption="Falling edge of TIOA" value="2"/>
        <value name="BOTH_EDGES_TIOA" caption="Each edge of TIOA" value="3"/>
      </value-group>
      <value-group name="TC_CMR__TCCLKS">
        <value name="TIMER_CLOCK1" caption="TIMER_CLOCK1" value="0"/>
        <value name="TIMER_CLOCK2" caption="TIMER_CLOCK2" value="1"/>
        <value name="TIMER_CLOCK3" caption="TIMER_CLOCK3" value="2"/>
        <value name="TIMER_CLOCK4" caption="TIMER_CLOCK4" value="3"/>
        <value name="TIMER_CLOCK5" caption="TIMER_CLOCK5" value="4"/>
        <value name="XC0" caption="XC0" value="5"/>
        <value name="XC1" caption="XC1" value="6"/>
        <value name="XC2" caption="XC2" value="7"/>
      </value-group>
      <value-group name="TC_CMR__WAVE">
        <value name="0" caption="Capture Mode is enabled." value="0"/>
        <value name="1" caption="Capture Mode is disabled (Waveform Mode is enabled)." value="1"/>
      </value-group>
      <value-group name="TC_CMR__ACPA">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ACPC">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__AEEVT">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ASWTRG">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BCPB">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BCPC">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BEEVT">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BSWTRG">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__CPCDIS">
        <value name="0" caption="Counter clock is not disabled when counter reaches RC." value="0"/>
        <value name="1" caption="Counter clock is disabled when counter reaches RC." value="1"/>
      </value-group>
      <value-group name="TC_CMR__CPCSTOP">
        <value name="0" caption="Counter clock is not stopped when counter reaches RC." value="0"/>
        <value name="1" caption="Counter clock is stopped when counter reaches RC." value="1"/>
      </value-group>
      <value-group name="TC_CMR__EEVT">
        <value name="TIOB_INPUT" caption="TIOB input. If TIOB is chosen as the external event signal, it is configured as an input and no longer generates waveforms." value="0"/>
        <value name="XC0_OUTPUT" caption="XC0 output" value="1"/>
        <value name="XC1_OUTPUT" caption="XC1 output" value="2"/>
        <value name="XC2_OUTPUT" caption="XC2 output" value="3"/>
      </value-group>
      <value-group name="TC_CMR__EEVTEDG">
        <value name="NO_EDGE" caption="None" value="0"/>
        <value name="POS_EDGE" caption="Rising edge" value="1"/>
        <value name="NEG_EDGE" caption="Falling edge" value="2"/>
        <value name="BOTH_EDGES" caption="Each edge" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ENETRG">
        <value name="0" caption="The external event has no effect on the counter and its clock. In this case, the selected external event only controls the TIOA output." value="0"/>
        <value name="1" caption="The external event resets the counter and starts the counter clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__WAVSEL">
        <value name="UP_NO_AUTO" caption="UP mode without automatic trigger on RC Compare" value="0"/>
        <value name="UPDOWN_NO_AUTO" caption="UPDOWN mode without automatic trigger on RC Compare" value="1"/>
        <value name="UP_AUTO" caption="UP mode with automatic trigger on RC Compare" value="2"/>
        <value name="UPDOWN_AUTO" caption="UPDOWN mode with automatic trigger on RC Compare" value="3"/>
      </value-group>
      <value-group name="TC_SR__CLKSTA">
        <value name="0" caption="Clock is disabled." value="0"/>
        <value name="1" caption="Clock is enabled." value="1"/>
      </value-group>
      <value-group name="TC_SR__COVFS">
        <value name="0" caption="No counter overflow has occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="A counter overflow has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPAS">
        <value name="0" caption="RA Compare has not occurred since the last read of the Status Register or WAVE:0." value="0"/>
        <value name="1" caption="RA Compare has occurred since the last read of the Status Register, if WAVE:1." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPBS">
        <value name="0" caption="RB Compare has not occurred since the last read of the Status Register or WAVE:0." value="0"/>
        <value name="1" caption="RB Compare has occurred since the last read of the Status Register, if WAVE:1." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPCS">
        <value name="0" caption="RC Compare has not occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="RC Compare has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__ETRGS">
        <value name="0" caption="External trigger has not occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="External trigger has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__LDRAS">
        <value name="0" caption="RA Load has not occurred since the last read of the Status Register or WAVE:1." value="0"/>
        <value name="1" caption="RA Load has occurred since the last read of the Status Register, if WAVE:0." value="1"/>
      </value-group>
      <value-group name="TC_SR__LDRBS">
        <value name="0" caption="RB Load has not occurred since the last read of the Status Register or WAVE:1." value="0"/>
        <value name="1" caption="RB Load has occurred since the last read of the Status Register, if WAVE:0." value="1"/>
      </value-group>
      <value-group name="TC_SR__LOVRS">
        <value name="0" caption="Load overrun has not occurred since the last read of the Status Register or WAVE:1." value="0"/>
        <value name="1" caption="RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the StatusRegister, if WAVE:0." value="1"/>
      </value-group>
      <value-group name="TC_SR__MTIOA">
        <value name="0" caption="TIOA is low. If WAVE:0, this means that TIOA pin is low. If WAVE:1, this means that TIOA is driven low." value="0"/>
        <value name="1" caption="TIOA is high. If WAVE:0, this means that TIOA pin is high. If WAVE:1, this means that TIOA is driven high." value="1"/>
      </value-group>
      <value-group name="TC_SR__MTIOB">
        <value name="0" caption="TIOB is low. If WAVE:0, this means that TIOB pin is low. If WAVE:1, this means that TIOB is driven low." value="0"/>
        <value name="1" caption="TIOB is high. If WAVE:0, this means that TIOB pin is high. If WAVE:1, this means that TIOB is driven high." value="1"/>
      </value-group>
      <value-group name="TC_IER__COVFS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Counter Overflow Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IER__CPAS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the RA Compare Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IER__CPBS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the RB Compare Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IER__CPCS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the RC Compare Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IER__ETRGS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the External Trigger Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IER__LDRAS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the RA Load Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IER__LDRBS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the RB Load Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IER__LOVRS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Load Overrun Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IDR__COVFS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Counter Overflow Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IDR__CPAS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the RA Compare Interrupt (if WAVE:1)." value="1"/>
      </value-group>
      <value-group name="TC_IDR__CPBS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the RB Compare Interrupt (if WAVE:1)." value="1"/>
      </value-group>
      <value-group name="TC_IDR__CPCS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the RC Compare Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IDR__ETRGS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the External Trigger Interrupt." value="1"/>
      </value-group>
      <value-group name="TC_IDR__LDRAS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the RA Load Interrupt (if WAVE:0)." value="1"/>
      </value-group>
      <value-group name="TC_IDR__LDRBS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the RB Load Interrupt (if WAVE:0)." value="1"/>
      </value-group>
      <value-group name="TC_IDR__LOVRS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Load Overrun Interrupt (if WAVE:0)." value="1"/>
      </value-group>
      <value-group name="TC_IMR__COVFS">
        <value name="0" caption="The Counter Overflow Interrupt is disabled." value="0"/>
        <value name="1" caption="The Counter Overflow Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TC_IMR__CPAS">
        <value name="0" caption="The RA Compare Interrupt is disabled." value="0"/>
        <value name="1" caption="The RA Compare Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TC_IMR__CPBS">
        <value name="0" caption="The RB Compare Interrupt is disabled." value="0"/>
        <value name="1" caption="The RB Compare Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TC_IMR__CPCS">
        <value name="0" caption="The RC Compare Interrupt is disabled." value="0"/>
        <value name="1" caption="The RC Compare Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TC_IMR__ETRGS">
        <value name="0" caption="The External Trigger Interrupt is disabled." value="0"/>
        <value name="1" caption="The External Trigger Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TC_IMR__LDRAS">
        <value name="0" caption="The Load RA Interrupt is disabled." value="0"/>
        <value name="1" caption="The Load RA Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TC_IMR__LDRBS">
        <value name="0" caption="The Load RB Interrupt is disabled." value="0"/>
        <value name="1" caption="The Load RB Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TC_IMR__LOVRS">
        <value name="0" caption="The Load Overrun Interrupt is disabled." value="0"/>
        <value name="1" caption="The Load Overrun Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TC_BCR__SYNC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels." value="1"/>
      </value-group>
      <value-group name="TC_BMR__TC0XC0S">
        <value name="TCLK0" caption="Select TCLK0 as clock signal 0." value="0"/>
        <value name="NO_CLK" caption="Select no clock as clock signal 0." value="1"/>
        <value name="TIOA1" caption="Select TIOA1 as clock signal 0." value="2"/>
        <value name="TIOA2" caption="Select TIOA2 as clock signal 0." value="3"/>
      </value-group>
      <value-group name="TC_BMR__TC1XC1S">
        <value name="TCLK1" caption="Select TCLK1 as clock signal 1." value="0"/>
        <value name="NO_CLK" caption="Select no clock as clock signal 1." value="1"/>
        <value name="TIOA0" caption="Select TIOA0 as clock signal 1." value="2"/>
        <value name="TIOA2" caption="Select TIOA2 as clock signal 1." value="3"/>
      </value-group>
      <value-group name="TC_BMR__TC2XC2S">
        <value name="TCLK2" caption="Select TCLK2 as clock signal 2." value="0"/>
        <value name="NO_CLK" caption="Select no clock as clock signal 2." value="1"/>
        <value name="TIOA0" caption="Select TIOA0 as clock signal 2." value="2"/>
        <value name="TIOA1" caption="Select TIOA1 as clock signal 2." value="3"/>
      </value-group>
    </module>
    <module name="TRNG" id="I7643" version="1.0.3" caption="True Random Number Generator">
      <register-group name="TRNG" caption="True Random Number Generator">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="ENABLE" caption="Enables the TRNG to provide random values" mask="0x1"/>
          <bitfield name="KEY" caption="Security Key" mask="0xFFFFFF00"/>
        </register>
        <register name="IER" offset="0x10" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="IDR" offset="0x14" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1"/>
        </register>
        <register name="IMR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1"/>
        </register>
        <register name="ISR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Status" mask="0x1"/>
        </register>
        <register name="ODATA" offset="0x50" rw="R" size="4" access-size="4" initval="0x00000000" caption="Output Data Register">
          <bitfield name="ODATA" caption="Output Data" mask="0x1"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000103" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0x70000"/>
        </register>
      </register-group>
    </module>
    <module name="TWIM" id="I7535" version="1.2.0" caption="Two-wire Master Interface">
      <register-group name="TWIM" caption="Two-wire Master Interface">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="MEN" caption="Master Enable" mask="0x1"/>
          <bitfield name="MDIS" caption="Master Disable" mask="0x2"/>
          <bitfield name="SMEN" caption="SMBus Enable" mask="0x10"/>
          <bitfield name="SMDIS" caption="SMBus Disable" mask="0x20"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x80"/>
          <bitfield name="STOP" caption="Stop the current transfer" mask="0x100"/>
        </register>
        <register name="CWGR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Clock Waveform Generator Register">
          <bitfield name="LOW" caption="Clock Low Cycles" mask="0xFF"/>
          <bitfield name="HIGH" caption="Clock High Cycles" mask="0xFF00"/>
          <bitfield name="STASTO" caption="START and STOP Cycles" mask="0xFF0000"/>
          <bitfield name="DATA" caption="Data Setup and Hold Cycles" mask="0xF000000"/>
          <bitfield name="EXP" caption="Clock Prescaler" mask="0x70000000"/>
        </register>
        <register name="SMBTR" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="SMBus Timing Register">
          <bitfield name="TLOWS" caption="Slave Clock stretch maximum cycles" mask="0xFF"/>
          <bitfield name="TLOWM" caption="Master Clock stretch maximum cycles" mask="0xFF00"/>
          <bitfield name="THMAX" caption="Clock High maximum cycles" mask="0xFF0000"/>
          <bitfield name="EXP" caption="SMBus Timeout Clock prescaler" mask="0xF0000000"/>
        </register>
        <register name="CMDR" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Command Register">
          <bitfield name="READ" caption="Transfer Direction" mask="0x1"/>
          <bitfield name="SADR" caption="Slave Address" mask="0x7FE"/>
          <bitfield name="TENBIT" caption="Ten Bit Addressing Mode" mask="0x800"/>
          <bitfield name="REPSAME" caption="Transfer is to same address as previous address" mask="0x1000"/>
          <bitfield name="START" caption="Send START condition" mask="0x2000"/>
          <bitfield name="STOP" caption="Send STOP condition" mask="0x4000"/>
          <bitfield name="VALID" caption="CMDR Valid" mask="0x8000"/>
          <bitfield name="NBYTES" caption="Number of data bytes in transfer" mask="0xFF0000"/>
          <bitfield name="PECEN" caption="Packet Error Checking Enable" mask="0x1000000"/>
          <bitfield name="ACKLAST" caption="ACK Last Master RX Byte" mask="0x2000000"/>
          <bitfield name="HS" caption="HS-mode" mask="0x4000000"/>
          <bitfield name="HSMCODE" caption="HS-mode Master Code" mask="0x70000000"/>
        </register>
        <register name="NCMDR" offset="0x10" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Next Command Register">
          <bitfield name="READ" caption="Transfer Direction" mask="0x1"/>
          <bitfield name="SADR" caption="Slave Address" mask="0x7FE"/>
          <bitfield name="TENBIT" caption="Ten Bit Addressing Mode" mask="0x800"/>
          <bitfield name="REPSAME" caption="Transfer is to same address as previous address" mask="0x1000"/>
          <bitfield name="START" caption="Send START condition" mask="0x2000"/>
          <bitfield name="STOP" caption="Send STOP condition" mask="0x4000"/>
          <bitfield name="VALID" caption="CMDR Valid" mask="0x8000"/>
          <bitfield name="NBYTES" caption="Number of data bytes in transfer" mask="0xFF0000"/>
          <bitfield name="PECEN" caption="Packet Error Checking Enable" mask="0x1000000"/>
          <bitfield name="ACKLAST" caption="ACK Last Master RX Byte" mask="0x2000000"/>
          <bitfield name="HS" caption="HS-mode" mask="0x4000000"/>
          <bitfield name="HSMCODE" caption="HS-mode Master Code" mask="0x70000000"/>
        </register>
        <register name="RHR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Receive Holding Register">
          <bitfield name="RXDATA" caption="Received Data" mask="0xFF"/>
        </register>
        <register name="THR" offset="0x18" rw="W" size="4" access-size="4" initval="0x00000000" caption="Transmit Holding Register">
          <bitfield name="TXDATA" caption="Data to Transmit" mask="0xFF"/>
        </register>
        <register name="SR" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000002" caption="Status Register">
          <bitfield name="RXRDY" caption="RHR Data Ready" mask="0x1"/>
          <bitfield name="TXRDY" caption="THR Data Ready" mask="0x2"/>
          <bitfield name="CRDY" caption="Ready for More Commands" mask="0x4"/>
          <bitfield name="CCOMP" caption="Command Complete" mask="0x8"/>
          <bitfield name="IDLE" caption="Master Interface is Idle" mask="0x10"/>
          <bitfield name="BUSFREE" caption="Two-wire Bus is Free" mask="0x20"/>
          <bitfield name="ANAK" caption="NAK in Address Phase Received" mask="0x100"/>
          <bitfield name="DNAK" caption="NAK in Data Phase Received" mask="0x200"/>
          <bitfield name="ARBLST" caption="Arbitration Lost" mask="0x400"/>
          <bitfield name="SMBALERT" caption="SMBus Alert" mask="0x800"/>
          <bitfield name="TOUT" caption="Timeout" mask="0x1000"/>
          <bitfield name="PECERR" caption="PEC Error" mask="0x2000"/>
          <bitfield name="STOP" caption="Stop Request Accepted" mask="0x4000"/>
          <bitfield name="MENB" caption="Master Interface Enable" mask="0x10000"/>
          <bitfield name="HSMCACK" caption="ACK in HS-mode Master Code Phase Received" mask="0x20000"/>
        </register>
        <register name="IER" offset="0x20" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="RXRDY" caption="RHR Data Ready" mask="0x1"/>
          <bitfield name="TXRDY" caption="THR Data Ready" mask="0x2"/>
          <bitfield name="CRDY" caption="Ready for More Commands" mask="0x4"/>
          <bitfield name="CCOMP" caption="Command Complete" mask="0x8"/>
          <bitfield name="IDLE" caption="Master Interface is Idle" mask="0x10"/>
          <bitfield name="BUSFREE" caption="Two-wire Bus is Free" mask="0x20"/>
          <bitfield name="ANAK" caption="NAK in Address Phase Received" mask="0x100"/>
          <bitfield name="DNAK" caption="NAK in Data Phase Received" mask="0x200"/>
          <bitfield name="ARBLST" caption="Arbitration Lost" mask="0x400"/>
          <bitfield name="SMBALERT" caption="SMBus Alert" mask="0x800"/>
          <bitfield name="TOUT" caption="Timeout" mask="0x1000"/>
          <bitfield name="PECERR" caption="PEC Error" mask="0x2000"/>
          <bitfield name="STOP" caption="Stop Request Accepted" mask="0x4000"/>
          <bitfield name="HSMCACK" caption="ACK in HS-mode Master Code Phase Received" mask="0x20000"/>
        </register>
        <register name="IDR" offset="0x24" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="RXRDY" caption="RHR Data Ready" mask="0x1"/>
          <bitfield name="TXRDY" caption="THR Data Ready" mask="0x2"/>
          <bitfield name="CRDY" caption="Ready for More Commands" mask="0x4"/>
          <bitfield name="CCOMP" caption="Command Complete" mask="0x8"/>
          <bitfield name="IDLE" caption="Master Interface is Idle" mask="0x10"/>
          <bitfield name="BUSFREE" caption="Two-wire Bus is Free" mask="0x20"/>
          <bitfield name="ANAK" caption="NAK in Address Phase Received" mask="0x100"/>
          <bitfield name="DNAK" caption="NAK in Data Phase Received" mask="0x200"/>
          <bitfield name="ARBLST" caption="Arbitration Lost" mask="0x400"/>
          <bitfield name="SMBALERT" caption="SMBus Alert" mask="0x800"/>
          <bitfield name="TOUT" caption="Timeout" mask="0x1000"/>
          <bitfield name="PECERR" caption="PEC Error" mask="0x2000"/>
          <bitfield name="STOP" caption="Stop Request Accepted" mask="0x4000"/>
          <bitfield name="HSMCACK" caption="ACK in HS-mode Master Code Phase Received" mask="0x20000"/>
        </register>
        <register name="IMR" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RXRDY" caption="RHR Data Ready" mask="0x1"/>
          <bitfield name="TXRDY" caption="THR Data Ready" mask="0x2"/>
          <bitfield name="CRDY" caption="Ready for More Commands" mask="0x4"/>
          <bitfield name="CCOMP" caption="Command Complete" mask="0x8"/>
          <bitfield name="IDLE" caption="Master Interface is Idle" mask="0x10"/>
          <bitfield name="BUSFREE" caption="Two-wire Bus is Free" mask="0x20"/>
          <bitfield name="ANAK" caption="NAK in Address Phase Received" mask="0x100"/>
          <bitfield name="DNAK" caption="NAK in Data Phase Received" mask="0x200"/>
          <bitfield name="ARBLST" caption="Arbitration Lost" mask="0x400"/>
          <bitfield name="SMBALERT" caption="SMBus Alert" mask="0x800"/>
          <bitfield name="TOUT" caption="Timeout" mask="0x1000"/>
          <bitfield name="PECERR" caption="PEC Error" mask="0x2000"/>
          <bitfield name="STOP" caption="Stop Request Accepted" mask="0x4000"/>
          <bitfield name="HSMCACK" caption="ACK in HS-mode Master Code Phase Received" mask="0x20000"/>
        </register>
        <register name="SCR" offset="0x2C" rw="W" size="4" access-size="4" atomic-op="clear:SR" initval="0x00000000" caption="Status Clear Register">
          <bitfield name="CCOMP" caption="Command Complete" mask="0x8"/>
          <bitfield name="ANAK" caption="NAK in Address Phase Received" mask="0x100"/>
          <bitfield name="DNAK" caption="NAK in Data Phase Received" mask="0x200"/>
          <bitfield name="ARBLST" caption="Arbitration Lost" mask="0x400"/>
          <bitfield name="SMBALERT" caption="SMBus Alert" mask="0x800"/>
          <bitfield name="TOUT" caption="Timeout" mask="0x1000"/>
          <bitfield name="PECERR" caption="PEC Error" mask="0x2000"/>
          <bitfield name="STOP" caption="Stop Request Accepted" mask="0x4000"/>
          <bitfield name="HSMCACK" caption="ACK in HS-mode Master Code Phase Received" mask="0x20000"/>
        </register>
        <register name="PR" offset="0x30" rw="R" size="4" access-size="4" initval="0x00000001" caption="Parameter Register">
          <bitfield name="HS" caption="HS-mode" mask="0x1"/>
        </register>
        <register name="VR" offset="0x34" rw="R" size="4" access-size="4" initval="0x00000120" caption="Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
        <register name="HSCWGR" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption="HS-mode Clock Waveform Generator">
          <bitfield name="LOW" caption="Clock Low Cycles" mask="0xFF"/>
          <bitfield name="HIGH" caption="Clock High Cycles" mask="0xFF00"/>
          <bitfield name="STASTO" caption="START and STOP Cycles" mask="0xFF0000"/>
          <bitfield name="DATA" caption="Data Setup and Hold Cycles" mask="0xF000000"/>
          <bitfield name="EXP" caption="Clock Prescaler" mask="0x70000000"/>
        </register>
        <register name="SRR" offset="0x3C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Slew Rate Register">
          <bitfield name="DADRIVEL" caption="Data Drive Strength LOW" mask="0x7"/>
          <bitfield name="DASLEW" caption="Data Slew Limit" mask="0x300"/>
          <bitfield name="CLDRIVEL" caption="Clock Drive Strength LOW" mask="0x70000"/>
          <bitfield name="CLSLEW" caption="Clock Slew Limit" mask="0x3000000"/>
          <bitfield name="FILTER" caption="Input Spike Filter Control" mask="0x30000000"/>
        </register>
        <register name="HSSRR" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000000" caption="HS-mode Slew Rate Register">
          <bitfield name="DADRIVEL" caption="Data Drive Strength LOW" mask="0x7"/>
          <bitfield name="DASLEW" caption="Data Slew Limit" mask="0x300"/>
          <bitfield name="CLDRIVEL" caption="Clock Drive Strength LOW" mask="0x70000"/>
          <bitfield name="CLDRIVEH" caption="Clock Drive Strength HIGH" mask="0x300000"/>
          <bitfield name="CLSLEW" caption="Clock Slew Limit" mask="0x3000000"/>
          <bitfield name="FILTER" caption="Input Spike Filter Control" mask="0x30000000"/>
        </register>
      </register-group>
    </module>
    <module name="TWIMS" version="1.0.0" caption="Two-wire Interface">
    </module>
    <module name="TWIS" id="I7537" version="1.4.0" caption="Two-wire Slave Interface">
      <register-group name="TWIS" caption="Two-wire Slave Interface">
        <register name="CR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="SEN" caption="Slave Enable" mask="0x1"/>
          <bitfield name="SMEN" caption="SMBus Mode Enable" mask="0x2"/>
          <bitfield name="SMATCH" caption="Slave Address Match" mask="0x4"/>
          <bitfield name="GCMATCH" caption="General Call Address Match" mask="0x8"/>
          <bitfield name="STREN" caption="Clock Stretch Enable" mask="0x10"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x80"/>
          <bitfield name="SMBALERT" caption="SMBus Alert" mask="0x100"/>
          <bitfield name="SMDA" caption="SMBus Default Address" mask="0x200"/>
          <bitfield name="SMHH" caption="SMBus Host Header" mask="0x400"/>
          <bitfield name="PECEN" caption="Packet Error Checking Enable" mask="0x800"/>
          <bitfield name="ACK" caption="Slave Receiver Data Phase ACK Value" mask="0x1000"/>
          <bitfield name="CUP" caption="NBYTES Count Up" mask="0x2000"/>
          <bitfield name="SOAM" caption="Stretch Clock on Address Match" mask="0x4000"/>
          <bitfield name="SODR" caption="Stretch Clock on Data Byte Reception" mask="0x8000"/>
          <bitfield name="ADR" caption="Slave Address" mask="0x3FF0000"/>
          <bitfield name="TENBIT" caption="Ten Bit Address Match" mask="0x4000000"/>
          <bitfield name="BRIDGE" caption="Bridge Control Enable" mask="0x8000000"/>
        </register>
        <register name="NBYTES" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="NBYTES Register">
          <bitfield name="NBYTES" caption="Number of Bytes to Transfer" mask="0xFF"/>
        </register>
        <register name="TR" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Timing Register">
          <bitfield name="TLOWS" caption="SMBus Tlow:sext Cycles" mask="0xFF"/>
          <bitfield name="TTOUT" caption="SMBus Ttimeout Cycles" mask="0xFF00"/>
          <bitfield name="SUDAT" caption="Data Setup Cycles" mask="0xFF0000"/>
          <bitfield name="EXP" caption="Clock Prescaler" mask="0xF0000000"/>
        </register>
        <register name="RHR" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Receive Holding Register">
          <bitfield name="RXDATA" caption="Received Data Byte" mask="0xFF"/>
        </register>
        <register name="THR" offset="0x10" rw="W" size="4" access-size="4" initval="0x00000000" caption="Transmit Holding Register">
          <bitfield name="TXDATA" caption="Data Byte to Transmit" mask="0xFF"/>
        </register>
        <register name="PECR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Packet Error Check Register">
          <bitfield name="PEC" caption="Calculated PEC Value" mask="0xFF"/>
        </register>
        <register name="SR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000002" caption="Status Register">
          <bitfield name="RXRDY" caption="RX Buffer Ready" mask="0x1"/>
          <bitfield name="TXRDY" caption="TX Buffer Ready" mask="0x2"/>
          <bitfield name="SEN" caption="Slave Enabled" mask="0x4"/>
          <bitfield name="TCOMP" caption="Transmission Complete" mask="0x8"/>
          <bitfield name="TRA" caption="Transmitter Mode" mask="0x20"/>
          <bitfield name="URUN" caption="Underrun" mask="0x40"/>
          <bitfield name="ORUN" caption="Overrun" mask="0x80"/>
          <bitfield name="NAK" caption="NAK Received" mask="0x100"/>
          <bitfield name="SMBTOUT" caption="SMBus Timeout" mask="0x1000"/>
          <bitfield name="SMBPECERR" caption="SMBus PEC Error" mask="0x2000"/>
          <bitfield name="BUSERR" caption="Bus Error" mask="0x4000"/>
          <bitfield name="SAM" caption="Slave Address Match" mask="0x10000"/>
          <bitfield name="GCM" caption="General Call Match" mask="0x20000"/>
          <bitfield name="SMBALERTM" caption="SMBus Alert Response Address Match" mask="0x40000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match" mask="0x100000"/>
          <bitfield name="STO" caption="Stop Received" mask="0x200000"/>
          <bitfield name="REP" caption="Repeated Start Received" mask="0x400000"/>
          <bitfield name="BTF" caption="Byte Transfer Finished" mask="0x800000"/>
        </register>
        <register name="IER" offset="0x1C" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="RXRDY" caption="RX Buffer Ready" mask="0x1"/>
          <bitfield name="TXRDY" caption="TX Buffer Ready" mask="0x2"/>
          <bitfield name="TCOMP" caption="Transmission Complete" mask="0x8"/>
          <bitfield name="URUN" caption="Underrun" mask="0x40"/>
          <bitfield name="ORUN" caption="Overrun" mask="0x80"/>
          <bitfield name="NAK" caption="NAK Received" mask="0x100"/>
          <bitfield name="SMBTOUT" caption="SMBus Timeout" mask="0x1000"/>
          <bitfield name="SMBPECERR" caption="SMBus PEC Error" mask="0x2000"/>
          <bitfield name="BUSERR" caption="Bus Error" mask="0x4000"/>
          <bitfield name="SAM" caption="Slave Address Match" mask="0x10000"/>
          <bitfield name="GCM" caption="General Call Match" mask="0x20000"/>
          <bitfield name="SMBALERTM" caption="SMBus Alert Response Address Match" mask="0x40000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match" mask="0x100000"/>
          <bitfield name="STO" caption="Stop Received" mask="0x200000"/>
          <bitfield name="REP" caption="Repeated Start Received" mask="0x400000"/>
          <bitfield name="BTF" caption="Byte Transfer Finished" mask="0x800000"/>
        </register>
        <register name="IDR" offset="0x20" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="RXRDY" caption="RX Buffer Ready" mask="0x1"/>
          <bitfield name="TXRDY" caption="TX Buffer Ready" mask="0x2"/>
          <bitfield name="TCOMP" caption="Transmission Complete" mask="0x8"/>
          <bitfield name="URUN" caption="Underrun" mask="0x40"/>
          <bitfield name="ORUN" caption="Overrun" mask="0x80"/>
          <bitfield name="NAK" caption="NAK Received" mask="0x100"/>
          <bitfield name="SMBTOUT" caption="SMBus Timeout" mask="0x1000"/>
          <bitfield name="SMBPECERR" caption="SMBus PEC Error" mask="0x2000"/>
          <bitfield name="BUSERR" caption="Bus Error" mask="0x4000"/>
          <bitfield name="SAM" caption="Slave Address Match" mask="0x10000"/>
          <bitfield name="GCM" caption="General Call Match" mask="0x20000"/>
          <bitfield name="SMBALERTM" caption="SMBus Alert Response Address Match" mask="0x40000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match" mask="0x100000"/>
          <bitfield name="STO" caption="Stop Received" mask="0x200000"/>
          <bitfield name="REP" caption="Repeated Start Received" mask="0x400000"/>
          <bitfield name="BTF" caption="Byte Transfer Finished" mask="0x800000"/>
        </register>
        <register name="IMR" offset="0x24" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RXRDY" caption="RX Buffer Ready" mask="0x1"/>
          <bitfield name="TXRDY" caption="TX Buffer Ready" mask="0x2"/>
          <bitfield name="TCOMP" caption="Transmission Complete" mask="0x8"/>
          <bitfield name="URUN" caption="Underrun" mask="0x40"/>
          <bitfield name="ORUN" caption="Overrun" mask="0x80"/>
          <bitfield name="NAK" caption="NAK Received" mask="0x100"/>
          <bitfield name="SMBTOUT" caption="SMBus Timeout" mask="0x1000"/>
          <bitfield name="SMBPECERR" caption="SMBus PEC Error" mask="0x2000"/>
          <bitfield name="BUSERR" caption="Bus Error" mask="0x4000"/>
          <bitfield name="SAM" caption="Slave Address Match" mask="0x10000"/>
          <bitfield name="GCM" caption="General Call Match" mask="0x20000"/>
          <bitfield name="SMBALERTM" caption="SMBus Alert Response Address Match" mask="0x40000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match" mask="0x100000"/>
          <bitfield name="STO" caption="Stop Received" mask="0x200000"/>
          <bitfield name="REP" caption="Repeated Start Received" mask="0x400000"/>
          <bitfield name="BTF" caption="Byte Transfer Finished" mask="0x800000"/>
        </register>
        <register name="SCR" offset="0x28" rw="W" size="4" access-size="4" atomic-op="clear:SR" initval="0x00000000" caption="Status Clear Register">
          <bitfield name="TCOMP" caption="Transmission Complete" mask="0x8"/>
          <bitfield name="URUN" caption="Underrun" mask="0x40"/>
          <bitfield name="ORUN" caption="Overrun" mask="0x80"/>
          <bitfield name="NAK" caption="NAK Received" mask="0x100"/>
          <bitfield name="SMBTOUT" caption="SMBus Timeout" mask="0x1000"/>
          <bitfield name="SMBPECERR" caption="SMBus PEC Error" mask="0x2000"/>
          <bitfield name="BUSERR" caption="Bus Error" mask="0x4000"/>
          <bitfield name="SAM" caption="Slave Address Match" mask="0x10000"/>
          <bitfield name="GCM" caption="General Call Match" mask="0x20000"/>
          <bitfield name="SMBALERTM" caption="SMBus Alert Response Address Match" mask="0x40000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match" mask="0x100000"/>
          <bitfield name="STO" caption="Stop Received" mask="0x200000"/>
          <bitfield name="REP" caption="Repeated Start Received" mask="0x400000"/>
          <bitfield name="BTF" caption="Byte Transfer Finished" mask="0x800000"/>
        </register>
        <register name="PR" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00000001" caption="Parameter Register">
          <bitfield name="HS" caption="HS-mode" mask="0x1"/>
        </register>
        <register name="VR" offset="0x30" rw="R" size="4" access-size="4" initval="0x00000140" caption="Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0xF0000"/>
        </register>
        <register name="HSTR" offset="0x34" rw="RW" size="4" access-size="4" initval="0x00000000" caption="HS-mode Timing Register">
          <bitfield name="HDDAT" caption="Data Hold Cycles" mask="0xFF0000"/>
        </register>
        <register name="SRR" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Slew Rate Register">
          <bitfield name="DADRIVEL" caption="Data Drive Strength LOW" mask="0x7"/>
          <bitfield name="DASLEW" caption="Data Slew Limit" mask="0x300"/>
          <bitfield name="FILTER" caption="Input Spike Filter Control" mask="0x30000000"/>
        </register>
        <register name="HSSRR" offset="0x3C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="HS-mode Slew Rate Register">
          <bitfield name="DADRIVEL" caption="Data Drive Strength LOW" mask="0x7"/>
          <bitfield name="DASLEW" caption="Data Slew Limit" mask="0x300"/>
          <bitfield name="FILTER" caption="Input Spike Filter Control" mask="0x30000000"/>
        </register>
      </register-group>
    </module>
    <module name="USART" id="I7601" version="6.0.2.1" caption="Universal Synchronous Asynchronous Receiver Transmitter">
      <register-group name="USART" caption="Universal Synchronous Asynchronous Receiver Transmitter">
        <register name="CR" offset="0x0" rw="W" size="4" access-size="4" caption="Control Register">
          <mode name="LIN_MODE">
            <bitfield name="RSTRX" caption="Reset Receiver" mask="0x4" values="USART_CR__RSTRX"/>
            <bitfield name="RSTTX" caption="Reset Transmitter" mask="0x8" values="USART_CR__RSTTX"/>
            <bitfield name="RXEN" caption="Receiver Enable" mask="0x10" values="USART_CR__RXEN"/>
            <bitfield name="RXDIS" caption="Receiver Disable" mask="0x20" values="USART_CR__RXDIS"/>
            <bitfield name="TXEN" caption="Transmitter Enable" mask="0x40" values="USART_CR__TXEN"/>
            <bitfield name="TXDIS" caption="Transmitter Disable" mask="0x80" values="USART_CR__TXDIS"/>
            <bitfield name="RSTSTA" caption="Reset Status Bits" mask="0x100" values="USART_CR__RSTSTA"/>
            <bitfield name="STTBRK" caption="Start Break" mask="0x200" values="USART_CR__STTBRK"/>
            <bitfield name="STPBRK" caption="Stop Break" mask="0x400" values="USART_CR__STPBRK"/>
            <bitfield name="STTTO" caption="Start Time-out" mask="0x800" values="USART_CR__STTTO"/>
            <bitfield name="SENDA" caption="Send Address" mask="0x1000" values="USART_CR__SENDA"/>
            <bitfield name="RSTIT" caption="Reset Iterations" mask="0x2000" values="USART_CR__RSTIT"/>
            <bitfield name="RSTNACK" caption="Reset Non Acknowledge" mask="0x4000" values="USART_CR__RSTNACK"/>
            <bitfield name="RETTO" caption="Rearm Time-out" mask="0x8000" values="USART_CR__RETTO"/>
            <bitfield name="DTREN" caption="Data Terminal Ready Enable" mask="0x10000" values="USART_CR__DTREN"/>
            <bitfield name="DTRDIS" caption="Data Terminal Ready Disable" mask="0x20000" values="USART_CR__DTRDIS"/>
            <bitfield name="RTSEN" caption="Request to Send Enable" mask="0x40000" values="USART_CR__RTSEN"/>
            <bitfield name="RTSDIS" caption="Request to Send Disable" mask="0x80000" values="USART_CR__RTSDIS"/>
            <bitfield name="LINABT" caption="Abort the current LIN transmission" mask="0x100000"/>
            <bitfield name="LINWKUP" caption="Sends a wakeup signal on the LIN bus" mask="0x200000"/>
          </mode>
          <mode name="SPI_MASTER_MODE">
            <bitfield name="RSTRX" caption="Reset Receiver" mask="0x4" values="USART_CR__RSTRX"/>
            <bitfield name="RSTTX" caption="Reset Transmitter" mask="0x8" values="USART_CR__RSTTX"/>
            <bitfield name="RXEN" caption="Receiver Enable" mask="0x10" values="USART_CR__RXEN"/>
            <bitfield name="RXDIS" caption="Receiver Disable" mask="0x20" values="USART_CR__RXDIS"/>
            <bitfield name="TXEN" caption="Transmitter Enable" mask="0x40" values="USART_CR__TXEN"/>
            <bitfield name="TXDIS" caption="Transmitter Disable" mask="0x80" values="USART_CR__TXDIS"/>
            <bitfield name="RSTSTA" caption="Reset Status Bits" mask="0x100" values="USART_CR__RSTSTA"/>
            <bitfield name="STTBRK" caption="Start Break" mask="0x200" values="USART_CR__STTBRK"/>
            <bitfield name="STPBRK" caption="Stop Break" mask="0x400" values="USART_CR__STPBRK"/>
            <bitfield name="STTTO" caption="Start Time-out" mask="0x800" values="USART_CR__STTTO"/>
            <bitfield name="SENDA" caption="Send Address" mask="0x1000" values="USART_CR__SENDA"/>
            <bitfield name="RSTIT" caption="Reset Iterations" mask="0x2000" values="USART_CR__RSTIT"/>
            <bitfield name="RSTNACK" caption="Reset Non Acknowledge" mask="0x4000" values="USART_CR__RSTNACK"/>
            <bitfield name="RETTO" caption="Rearm Time-out" mask="0x8000" values="USART_CR__RETTO"/>
            <bitfield name="DTREN" caption="Data Terminal Ready Enable" mask="0x10000" values="USART_CR__DTREN"/>
            <bitfield name="DTRDIS" caption="Data Terminal Ready Disable" mask="0x20000" values="USART_CR__DTRDIS"/>
            <bitfield name="FCS" caption="Force SPI Chip Select" mask="0x40000" values="USART_CR__FCS"/>
            <bitfield name="RCS" caption="Release SPI Chip Select" mask="0x80000" values="USART_CR__RCS"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield name="RSTRX" caption="Reset Receiver" mask="0x4" values="USART_CR__RSTRX"/>
            <bitfield name="RSTTX" caption="Reset Transmitter" mask="0x8" values="USART_CR__RSTTX"/>
            <bitfield name="RXEN" caption="Receiver Enable" mask="0x10" values="USART_CR__RXEN"/>
            <bitfield name="RXDIS" caption="Receiver Disable" mask="0x20" values="USART_CR__RXDIS"/>
            <bitfield name="TXEN" caption="Transmitter Enable" mask="0x40" values="USART_CR__TXEN"/>
            <bitfield name="TXDIS" caption="Transmitter Disable" mask="0x80" values="USART_CR__TXDIS"/>
            <bitfield name="RSTSTA" caption="Reset Status Bits" mask="0x100" values="USART_CR__RSTSTA"/>
            <bitfield name="STTBRK" caption="Start Break" mask="0x200" values="USART_CR__STTBRK"/>
            <bitfield name="STPBRK" caption="Stop Break" mask="0x400" values="USART_CR__STPBRK"/>
            <bitfield name="STTTO" caption="Start Time-out" mask="0x800" values="USART_CR__STTTO"/>
            <bitfield name="SENDA" caption="Send Address" mask="0x1000" values="USART_CR__SENDA"/>
            <bitfield name="RSTIT" caption="Reset Iterations" mask="0x2000" values="USART_CR__RSTIT"/>
            <bitfield name="RSTNACK" caption="Reset Non Acknowledge" mask="0x4000" values="USART_CR__RSTNACK"/>
            <bitfield name="RETTO" caption="Rearm Time-out" mask="0x8000" values="USART_CR__RETTO"/>
            <bitfield name="DTREN" caption="Data Terminal Ready Enable" mask="0x10000" values="USART_CR__DTREN"/>
            <bitfield name="DTRDIS" caption="Data Terminal Ready Disable" mask="0x20000" values="USART_CR__DTRDIS"/>
            <bitfield name="RTSEN" caption="Request to Send Enable" mask="0x40000" values="USART_CR__RTSEN"/>
            <bitfield name="RTSDIS" caption="Request to Send Disable" mask="0x80000" values="USART_CR__RTSDIS"/>
          </mode>
        </register>
        <register name="MR" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Mode Register">
          <mode name="SPI_MODE">
            <bitfield name="MODE" caption="Usart Mode" mask="0xF" values="USART_MR__MODE"/>
            <bitfield name="USCLKS" caption="Clock Selection" mask="0x30" values="USART_MR__USCLKS"/>
            <bitfield name="CHRL" caption="Character Length." mask="0xC0" values="USART_MR__CHRL"/>
            <bitfield name="CPHA" caption="SPI CLock Phase" mask="0x100" values="USART_MR__CPHA"/>
            <bitfield name="PAR" caption="Parity Type" mask="0xE00" values="USART_MR__PAR"/>
            <bitfield name="NBSTOP" caption="Number of Stop Bits" mask="0x3000" values="USART_MR__NBSTOP"/>
            <bitfield name="CHMODE" caption="Channel Mode" mask="0xC000" values="USART_MR__CHMODE"/>
            <bitfield name="CPOL" caption="SPI Clock Polarity" mask="0x10000" values="USART_MR__CPOL"/>
            <bitfield name="MODE9" caption="9-bit Character Length" mask="0x20000" values="USART_MR__MODE9"/>
            <bitfield name="CLKO" caption="Clock Output Select" mask="0x40000" values="USART_MR__CLKO"/>
            <bitfield name="OVER" caption="Oversampling Mode" mask="0x80000" values="USART_MR__OVER"/>
            <bitfield name="INACK" caption="Inhibit Non Acknowledge" mask="0x100000" values="USART_MR__INACK"/>
            <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x200000" values="USART_MR__DSNACK"/>
            <bitfield name="INVDATA" caption="Inverted data" mask="0x800000"/>
            <bitfield name="MAX_ITERATION" caption="Max interation" mask="0x7000000"/>
            <bitfield name="FILTER" caption="Infrared Receive Line Filter" mask="0x10000000" values="USART_MR__FILTER"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield name="MODE" caption="Usart Mode" mask="0xF" values="USART_MR__MODE"/>
            <bitfield name="USCLKS" caption="Clock Selection" mask="0x30" values="USART_MR__USCLKS"/>
            <bitfield name="CHRL" caption="Character Length." mask="0xC0" values="USART_MR__CHRL"/>
            <bitfield name="SYNC" caption="Synchronous Mode Select" mask="0x100" values="USART_MR__SYNC"/>
            <bitfield name="PAR" caption="Parity Type" mask="0xE00" values="USART_MR__PAR"/>
            <bitfield name="NBSTOP" caption="Number of Stop Bits" mask="0x3000" values="USART_MR__NBSTOP"/>
            <bitfield name="CHMODE" caption="Channel Mode" mask="0xC000" values="USART_MR__CHMODE"/>
            <bitfield name="MSBF" caption="Bit Order" mask="0x10000" values="USART_MR__MSBF"/>
            <bitfield name="MODE9" caption="9-bit Character Length" mask="0x20000" values="USART_MR__MODE9"/>
            <bitfield name="CLKO" caption="Clock Output Select" mask="0x40000" values="USART_MR__CLKO"/>
            <bitfield name="OVER" caption="Oversampling Mode" mask="0x80000" values="USART_MR__OVER"/>
            <bitfield name="INACK" caption="Inhibit Non Acknowledge" mask="0x100000" values="USART_MR__INACK"/>
            <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x200000" values="USART_MR__DSNACK"/>
            <bitfield name="VAR_SYNC" caption="Variable synchronization of command/data sync Start Frame Delimiter" mask="0x400000" values="USART_MR__VAR_SYNC"/>
            <bitfield name="INVDATA" caption="Inverted data" mask="0x800000"/>
            <bitfield name="MAX_ITERATION" caption="Max interation" mask="0x7000000"/>
            <bitfield name="FILTER" caption="Infrared Receive Line Filter" mask="0x10000000" values="USART_MR__FILTER"/>
            <bitfield name="MAN" caption="Manchester Encoder/Decoder Enable" mask="0x20000000" values="USART_MR__MAN"/>
            <bitfield name="MODSYNC" caption="Manchester Synchronization Mode" mask="0x40000000" values="USART_MR__MODSYNC"/>
            <bitfield name="ONEBIT" caption="Start Frame Delimiter selector" mask="0x80000000" values="USART_MR__ONEBIT"/>
          </mode>
        </register>
        <register name="IER" offset="0x8" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <mode name="LIN_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready Interrupt Enable" mask="0x1" values="USART_IER__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready Interrupt Enable" mask="0x2" values="USART_IER__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Enable" mask="0x4" values="USART_IER__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x20" values="USART_IER__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Enable" mask="0x40" values="USART_IER__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Enable" mask="0x80" values="USART_IER__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Enable" mask="0x100" values="USART_IER__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty Interrupt Enable" mask="0x200" values="USART_IER__TXEMPTY"/>
            <bitfield name="ITER" caption="Iteration Interrupt Enable" mask="0x400" values="USART_IER__ITER"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Enable" mask="0x800" values="USART_IER__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Enable" mask="0x1000" values="USART_IER__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge  or LIN Break Sent or LIN Break Received Interrupt Enable" mask="0x2000" values="USART_IER__NACK"/>
            <bitfield name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable" mask="0x4000"/>
            <bitfield name="LINTC" caption="LIN Transfer Conpleted Interrupt Enable" mask="0x8000"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Enable" mask="0x10000" values="USART_IER__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Enable" mask="0x20000" values="USART_IER__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable" mask="0x40000" values="USART_IER__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Enable" mask="0x80000" values="USART_IER__CTSIC"/>
            <bitfield name="LINBE" caption="LIN Bus Error Interrupt Enable" mask="0x2000000"/>
            <bitfield name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Enable" mask="0x4000000"/>
            <bitfield name="LINIPE" caption="LIN Identifier Parity Interrupt Enable" mask="0x8000000"/>
            <bitfield name="LINCE" caption="LIN Checksum Error Interrupt Enable" mask="0x10000000"/>
            <bitfield name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Enable" mask="0x20000000"/>
            <bitfield name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Enable" mask="0x40000000" values="USART_IER__LINSTE"/>
            <bitfield name="LINHTE" caption="LIN Header Timeout Error Interrupt Enable" mask="0x80000000" values="USART_IER__LINHTE"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready Interrupt Enable" mask="0x1" values="USART_IER__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready Interrupt Enable" mask="0x2" values="USART_IER__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Enable" mask="0x4" values="USART_IER__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x20" values="USART_IER__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Enable" mask="0x40" values="USART_IER__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Enable" mask="0x80" values="USART_IER__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Enable" mask="0x100" values="USART_IER__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty Interrupt Enable" mask="0x200" values="USART_IER__TXEMPTY"/>
            <bitfield name="UNRE" caption="SPI Underrun Error Interrupt Enable" mask="0x400" values="USART_IER__UNRE"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Enable" mask="0x800" values="USART_IER__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Enable" mask="0x1000" values="USART_IER__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge Interrupt Enable" mask="0x2000" values="USART_IER__NACK"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Enable" mask="0x10000" values="USART_IER__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Enable" mask="0x20000" values="USART_IER__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable" mask="0x40000" values="USART_IER__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Enable" mask="0x80000" values="USART_IER__CTSIC"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready Interrupt Enable" mask="0x1" values="USART_IER__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready Interrupt Enable" mask="0x2" values="USART_IER__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Enable" mask="0x4" values="USART_IER__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x20" values="USART_IER__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Enable" mask="0x40" values="USART_IER__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Enable" mask="0x80" values="USART_IER__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Enable" mask="0x100" values="USART_IER__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty Interrupt Enable" mask="0x200" values="USART_IER__TXEMPTY"/>
            <bitfield name="ITER" caption="Iteration Interrupt Enable" mask="0x400" values="USART_IER__ITER"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Enable" mask="0x800" values="USART_IER__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Enable" mask="0x1000" values="USART_IER__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge Interrupt Enable" mask="0x2000" values="USART_IER__NACK"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Enable" mask="0x10000" values="USART_IER__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Enable" mask="0x20000" values="USART_IER__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable" mask="0x40000" values="USART_IER__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Enable" mask="0x80000" values="USART_IER__CTSIC"/>
            <bitfield name="MANE" caption="Manchester Error Interrupt Enable" mask="0x100000"/>
            <bitfield name="MANEA" caption="Manchester Error Interrupt Enable" mask="0x1000000" values="USART_IER__MANEA"/>
          </mode>
        </register>
        <register name="IDR" offset="0xC" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <mode name="LIN_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready Interrupt Disable" mask="0x1" values="USART_IDR__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready Interrupt Disable" mask="0x2" values="USART_IDR__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Disable" mask="0x4" values="USART_IDR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x20" values="USART_IDR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Disable" mask="0x40" values="USART_IDR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Disable" mask="0x80" values="USART_IDR__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Disable" mask="0x100" values="USART_IDR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty Interrupt Disable" mask="0x200" values="USART_IDR__TXEMPTY"/>
            <bitfield name="ITER" caption="Iteration Interrupt Disable" mask="0x400" values="USART_IDR__ITER"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Disable" mask="0x800" values="USART_IDR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Disable" mask="0x1000" values="USART_IDR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge  or LIN Break Sent or LIN Break Received Interrupt Disable" mask="0x2000" values="USART_IDR__NACK"/>
            <bitfield name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable" mask="0x4000"/>
            <bitfield name="LINTC" caption="LIN Transfer Conpleted Interrupt Disable" mask="0x8000"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Disable" mask="0x10000" values="USART_IDR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Disable" mask="0x20000" values="USART_IDR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable" mask="0x40000" values="USART_IDR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Disable" mask="0x80000" values="USART_IDR__CTSIC"/>
            <bitfield name="LINBE" caption="LIN Bus Error Interrupt Disable" mask="0x2000000"/>
            <bitfield name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Disable" mask="0x4000000"/>
            <bitfield name="LINIPE" caption="LIN Identifier Parity Interrupt Disable" mask="0x8000000"/>
            <bitfield name="LINCE" caption="LIN Checksum Error Interrupt Disable" mask="0x10000000"/>
            <bitfield name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Disable" mask="0x20000000"/>
            <bitfield name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Disable" mask="0x40000000" values="USART_IDR__LINSTE"/>
            <bitfield name="LINHTE" caption="LIN Header Timeout Error Interrupt Disable" mask="0x80000000" values="USART_IDR__LINHTE"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready Interrupt Disable" mask="0x1" values="USART_IDR__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready Interrupt Disable" mask="0x2" values="USART_IDR__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Disable" mask="0x4" values="USART_IDR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x20" values="USART_IDR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Disable" mask="0x40" values="USART_IDR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Disable" mask="0x80" values="USART_IDR__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Disable" mask="0x100" values="USART_IDR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty Interrupt Disable" mask="0x200" values="USART_IDR__TXEMPTY"/>
            <bitfield name="UNRE" caption="SPI Underrun Error Interrupt Disable" mask="0x400" values="USART_IDR__UNRE"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Disable" mask="0x800" values="USART_IDR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Disable" mask="0x1000" values="USART_IDR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge Interrupt Disable" mask="0x2000" values="USART_IDR__NACK"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Disable" mask="0x10000" values="USART_IDR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Disable" mask="0x20000" values="USART_IDR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable" mask="0x40000" values="USART_IDR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Disable" mask="0x80000" values="USART_IDR__CTSIC"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready Interrupt Disable" mask="0x1" values="USART_IDR__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready Interrupt Disable" mask="0x2" values="USART_IDR__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Disable" mask="0x4" values="USART_IDR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x20" values="USART_IDR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Disable" mask="0x40" values="USART_IDR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Disable" mask="0x80" values="USART_IDR__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Disable" mask="0x100" values="USART_IDR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty Interrupt Disable" mask="0x200" values="USART_IDR__TXEMPTY"/>
            <bitfield name="ITER" caption="Iteration Interrupt Disable" mask="0x400" values="USART_IDR__ITER"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Disable" mask="0x800" values="USART_IDR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Disable" mask="0x1000" values="USART_IDR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge Interrupt Disable" mask="0x2000" values="USART_IDR__NACK"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Disable" mask="0x10000" values="USART_IDR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Disable" mask="0x20000" values="USART_IDR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable" mask="0x40000" values="USART_IDR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Disable" mask="0x80000" values="USART_IDR__CTSIC"/>
            <bitfield name="MANE" caption="Manchester Error Interrupt Disable" mask="0x100000"/>
            <bitfield name="MANEA" caption="Manchester Error Interrupt Disable" mask="0x1000000" values="USART_IDR__MANEA"/>
          </mode>
        </register>
        <register name="IMR" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <mode name="LIN_MODE">
            <bitfield name="RXRDY" caption="RXRDY Interrupt Mask" mask="0x1" values="USART_IMR__RXRDY"/>
            <bitfield name="TXRDY" caption="TXRDY Interrupt Mask" mask="0x2" values="USART_IMR__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Mask" mask="0x4" values="USART_IMR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x20" values="USART_IMR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Mask" mask="0x40" values="USART_IMR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Mask" mask="0x80" values="USART_IMR__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Mask" mask="0x100" values="USART_IMR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Mask" mask="0x200" values="USART_IMR__TXEMPTY"/>
            <bitfield name="ITER" caption="Iteration Interrupt Mask" mask="0x400" values="USART_IMR__ITER"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Mask" mask="0x800" values="USART_IMR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Mask" mask="0x1000" values="USART_IMR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge  or LIN Break Sent or LIN Break Received Interrupt Mask" mask="0x2000" values="USART_IMR__NACK"/>
            <bitfield name="LINID" caption="LIN Identifier Sent or LIN Received Interrupt Mask" mask="0x4000"/>
            <bitfield name="LINTC" caption="LIN Transfer Conpleted Interrupt Mask" mask="0x8000"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Mask" mask="0x10000" values="USART_IMR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Mask" mask="0x20000" values="USART_IMR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask" mask="0x40000" values="USART_IMR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Mask" mask="0x80000" values="USART_IMR__CTSIC"/>
            <bitfield name="LINBE" caption="LIN Bus Error Interrupt Mask" mask="0x2000000"/>
            <bitfield name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Mask" mask="0x4000000"/>
            <bitfield name="LINIPE" caption="LIN Identifier Parity Interrupt Mask" mask="0x8000000"/>
            <bitfield name="LINCE" caption="LIN Checksum Error Interrupt Mask" mask="0x10000000"/>
            <bitfield name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Mask" mask="0x20000000"/>
            <bitfield name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Mask" mask="0x40000000" values="USART_IMR__LINSTE"/>
            <bitfield name="LINHTE" caption="LIN Header Timeout Error Interrupt Mask" mask="0x80000000" values="USART_IMR__LINHTE"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield name="RXRDY" caption="RXRDY Interrupt Mask" mask="0x1" values="USART_IMR__RXRDY"/>
            <bitfield name="TXRDY" caption="TXRDY Interrupt Mask" mask="0x2" values="USART_IMR__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Mask" mask="0x4" values="USART_IMR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x20" values="USART_IMR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Mask" mask="0x40" values="USART_IMR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Mask" mask="0x80" values="USART_IMR__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Mask" mask="0x100" values="USART_IMR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Mask" mask="0x200" values="USART_IMR__TXEMPTY"/>
            <bitfield name="UNRE" caption="SPI Underrun Error Interrupt Mask" mask="0x400" values="USART_IMR__UNRE"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Mask" mask="0x800" values="USART_IMR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Mask" mask="0x1000" values="USART_IMR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge Interrupt Mask" mask="0x2000" values="USART_IMR__NACK"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Mask" mask="0x10000" values="USART_IMR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Mask" mask="0x20000" values="USART_IMR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask" mask="0x40000" values="USART_IMR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Mask" mask="0x80000" values="USART_IMR__CTSIC"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield name="RXRDY" caption="RXRDY Interrupt Mask" mask="0x1" values="USART_IMR__RXRDY"/>
            <bitfield name="TXRDY" caption="TXRDY Interrupt Mask" mask="0x2" values="USART_IMR__TXRDY"/>
            <bitfield name="RXBRK" caption="Receiver Break Interrupt Mask" mask="0x4" values="USART_IMR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x20" values="USART_IMR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error Interrupt Mask" mask="0x40" values="USART_IMR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error Interrupt Mask" mask="0x80" values="USART_IMR__PARE"/>
            <bitfield name="TIMEOUT" caption="Time-out Interrupt Mask" mask="0x100" values="USART_IMR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Mask" mask="0x200" values="USART_IMR__TXEMPTY"/>
            <bitfield name="ITER" caption="Iteration Interrupt Mask" mask="0x400" values="USART_IMR__ITER"/>
            <bitfield name="TXBUFE" caption="Buffer Empty Interrupt Mask" mask="0x800" values="USART_IMR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Buffer Full Interrupt Mask" mask="0x1000" values="USART_IMR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge Interrupt Mask" mask="0x2000" values="USART_IMR__NACK"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Mask" mask="0x10000" values="USART_IMR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Mask" mask="0x20000" values="USART_IMR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask" mask="0x40000" values="USART_IMR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Interrupt Mask" mask="0x80000" values="USART_IMR__CTSIC"/>
            <bitfield name="MANE" caption="Manchester Error Interrupt Mask" mask="0x100000"/>
            <bitfield name="MANEA" caption="Manchester Error Interrupt Mask" mask="0x1000000" values="USART_IMR__MANEA"/>
          </mode>
        </register>
        <register name="CSR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Channel Status Register">
          <mode name="LIN_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready" mask="0x1" values="USART_CSR__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready" mask="0x2" values="USART_CSR__TXRDY"/>
            <bitfield name="RXBRK" caption="Break Received/End of Break" mask="0x4" values="USART_CSR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error" mask="0x20" values="USART_CSR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error" mask="0x40" values="USART_CSR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error" mask="0x80" values="USART_CSR__PARE"/>
            <bitfield name="TIMEOUT" caption="Receiver Time-out" mask="0x100" values="USART_CSR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty" mask="0x200" values="USART_CSR__TXEMPTY"/>
            <bitfield name="ITER" caption="Max number of Repetitions Reached" mask="0x400" values="USART_CSR__ITER"/>
            <bitfield name="TXBUFE" caption="Transmission Buffer Empty" mask="0x800" values="USART_CSR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Reception Buffer Full" mask="0x1000" values="USART_CSR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received" mask="0x2000" values="USART_CSR__NACK"/>
            <bitfield name="LINID" caption="LIN Identifier Sent or LIN Identifier Received" mask="0x4000"/>
            <bitfield name="LINTC" caption="LIN Transfer Conpleted" mask="0x8000"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Flag" mask="0x10000" values="USART_CSR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Flag" mask="0x20000" values="USART_CSR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Flag" mask="0x40000" values="USART_CSR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Flag" mask="0x80000" values="USART_CSR__CTSIC"/>
            <bitfield name="RI" caption="Image of RI Input" mask="0x100000" values="USART_CSR__RI"/>
            <bitfield name="DSR" caption="Image of DSR Input" mask="0x200000" values="USART_CSR__DSR"/>
            <bitfield name="DCD" caption="Image of DCD Input" mask="0x400000" values="USART_CSR__DCD"/>
            <bitfield name="LINBLS" caption="LIN Bus Line Status" mask="0x800000" values="USART_CSR__LINBLS"/>
            <bitfield name="LINBE" caption="LIN Bit Error" mask="0x2000000"/>
            <bitfield name="LINISFE" caption="LIN Inconsistent Synch Field Error" mask="0x4000000"/>
            <bitfield name="LINIPE" caption="LIN Identifier Parity Error" mask="0x8000000"/>
            <bitfield name="LINCE" caption="LIN Checksum Error" mask="0x10000000"/>
            <bitfield name="LINSNRE" caption="LIN Slave Not Responding Error" mask="0x20000000"/>
            <bitfield name="LINSTE" caption="LIN Synch Tolerance Error" mask="0x40000000" values="USART_CSR__LINSTE"/>
            <bitfield name="LINHTE" caption="LIN Header Timeout Error" mask="0x80000000" values="USART_CSR__LINHTE"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready" mask="0x1" values="USART_CSR__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready" mask="0x2" values="USART_CSR__TXRDY"/>
            <bitfield name="RXBRK" caption="Break Received/End of Break" mask="0x4" values="USART_CSR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error" mask="0x20" values="USART_CSR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error" mask="0x40" values="USART_CSR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error" mask="0x80" values="USART_CSR__PARE"/>
            <bitfield name="TIMEOUT" caption="Receiver Time-out" mask="0x100" values="USART_CSR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty" mask="0x200" values="USART_CSR__TXEMPTY"/>
            <bitfield name="UNRE" caption="SPI Underrun Error" mask="0x400" values="USART_CSR__UNRE"/>
            <bitfield name="TXBUFE" caption="Transmission Buffer Empty" mask="0x800" values="USART_CSR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Reception Buffer Full" mask="0x1000" values="USART_CSR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge" mask="0x2000" values="USART_CSR__NACK"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Flag" mask="0x10000" values="USART_CSR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Flag" mask="0x20000" values="USART_CSR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Flag" mask="0x40000" values="USART_CSR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Flag" mask="0x80000" values="USART_CSR__CTSIC"/>
            <bitfield name="RI" caption="Image of RI Input" mask="0x100000" values="USART_CSR__RI"/>
            <bitfield name="DSR" caption="Image of DSR Input" mask="0x200000" values="USART_CSR__DSR"/>
            <bitfield name="DCD" caption="Image of DCD Input" mask="0x400000" values="USART_CSR__DCD"/>
            <bitfield name="CTS" caption="Image of CTS Input" mask="0x800000" values="USART_CSR__CTS"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield name="RXRDY" caption="Receiver Ready" mask="0x1" values="USART_CSR__RXRDY"/>
            <bitfield name="TXRDY" caption="Transmitter Ready" mask="0x2" values="USART_CSR__TXRDY"/>
            <bitfield name="RXBRK" caption="Break Received/End of Break" mask="0x4" values="USART_CSR__RXBRK"/>
            <bitfield name="OVRE" caption="Overrun Error" mask="0x20" values="USART_CSR__OVRE"/>
            <bitfield name="FRAME" caption="Framing Error" mask="0x40" values="USART_CSR__FRAME"/>
            <bitfield name="PARE" caption="Parity Error" mask="0x80" values="USART_CSR__PARE"/>
            <bitfield name="TIMEOUT" caption="Receiver Time-out" mask="0x100" values="USART_CSR__TIMEOUT"/>
            <bitfield name="TXEMPTY" caption="Transmitter Empty" mask="0x200" values="USART_CSR__TXEMPTY"/>
            <bitfield name="ITER" caption="Max number of Repetitions Reached" mask="0x400" values="USART_CSR__ITER"/>
            <bitfield name="TXBUFE" caption="Transmission Buffer Empty" mask="0x800" values="USART_CSR__TXBUFE"/>
            <bitfield name="RXBUFF" caption="Reception Buffer Full" mask="0x1000" values="USART_CSR__RXBUFF"/>
            <bitfield name="NACK" caption="Non Acknowledge" mask="0x2000" values="USART_CSR__NACK"/>
            <bitfield name="RIIC" caption="Ring Indicator Input Change Flag" mask="0x10000" values="USART_CSR__RIIC"/>
            <bitfield name="DSRIC" caption="Data Set Ready Input Change Flag" mask="0x20000" values="USART_CSR__DSRIC"/>
            <bitfield name="DCDIC" caption="Data Carrier Detect Input Change Flag" mask="0x40000" values="USART_CSR__DCDIC"/>
            <bitfield name="CTSIC" caption="Clear to Send Input Change Flag" mask="0x80000" values="USART_CSR__CTSIC"/>
            <bitfield name="RI" caption="Image of RI Input" mask="0x100000" values="USART_CSR__RI"/>
            <bitfield name="DSR" caption="Image of DSR Input" mask="0x200000" values="USART_CSR__DSR"/>
            <bitfield name="DCD" caption="Image of DCD Input" mask="0x400000" values="USART_CSR__DCD"/>
            <bitfield name="CTS" caption="Image of CTS Input" mask="0x800000" values="USART_CSR__CTS"/>
            <bitfield name="MANERR" caption="Manchester Error" mask="0x1000000" values="USART_CSR__MANERR"/>
          </mode>
        </register>
        <register name="RHR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000000" caption="Receiver Holding Register">
          <bitfield name="RXCHR" caption="Received Character" mask="0x1FF"/>
          <bitfield name="RXSYNH" caption="Received Sync" mask="0x8000" values="USART_RHR__RXSYNH"/>
        </register>
        <register name="THR" offset="0x1C" rw="W" size="4" access-size="4" initval="0x00000000" caption="Transmitter Holding Register">
          <bitfield name="TXCHR" caption="Character to be Transmitted" mask="0x1FF"/>
          <bitfield name="TXSYNH" caption="Sync Field to be transmitted" mask="0x8000" values="USART_THR__TXSYNH"/>
        </register>
        <register name="BRGR" offset="0x20" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Baud Rate Generator Register">
          <bitfield name="CD" caption="Clock Divisor" mask="0xFFFF" values="USART_BRGR__CD"/>
          <bitfield name="FP" caption="Fractional Part" mask="0x70000" values="USART_BRGR__FP"/>
        </register>
        <register name="RTOR" offset="0x24" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Receiver Time-out Register">
          <bitfield name="TO" caption="Time-out Value" mask="0x1FFFF" values="USART_RTOR__TO"/>
        </register>
        <register name="TTGR" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Transmitter Timeguard Register">
          <bitfield name="TG" caption="Timeguard Value" mask="0xFF" values="USART_TTGR__TG"/>
        </register>
        <register name="FIDI" offset="0x40" rw="RW" size="4" access-size="4" initval="0x00000174" caption="FI DI Ratio Register">
          <bitfield name="FI_DI_RATIO" caption="FI Over DI Ratio Value" mask="0x7FF" values="USART_FIDI__FI_DI_RATIO"/>
        </register>
        <register name="NER" offset="0x44" rw="R" size="4" access-size="4" initval="0x00000000" caption="Number of Errors Register">
          <bitfield name="NB_ERRORS" caption="Error number during ISO7816 transfers" mask="0xFF"/>
        </register>
        <register name="IFR" offset="0x4C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="IrDA Filter Register">
          <bitfield name="IRDA_FILTER" caption="Irda filter" mask="0xFF"/>
        </register>
        <register name="MAN" offset="0x50" rw="RW" size="4" access-size="4" initval="0x30011004" caption="Manchester Configuration Register">
          <bitfield name="TX_PL" caption="Transmitter Preamble Length" mask="0xF" values="USART_MAN__TX_PL"/>
          <bitfield name="TX_PP" caption="Transmitter Preamble Pattern" mask="0x300" values="USART_MAN__TX_PP"/>
          <bitfield name="TX_MPOL" caption="Transmitter Manchester Polarity" mask="0x1000" values="USART_MAN__TX_MPOL"/>
          <bitfield name="RX_PL" caption="Receiver Preamble Length" mask="0xF0000" values="USART_MAN__RX_PL"/>
          <bitfield name="RX_PP" caption="Receiver Preamble Pattern detected" mask="0x3000000" values="USART_MAN__RX_PP"/>
          <bitfield name="RX_MPOL" caption="Receiver Manchester Polarity" mask="0x10000000" values="USART_MAN__RX_MPOL"/>
          <bitfield name="DRIFT" caption="Drift compensation" mask="0x40000000" values="USART_MAN__DRIFT"/>
        </register>
        <register name="LINMR" offset="0x54" rw="RW" size="4" access-size="4" initval="0x00000000" caption="LIN Mode Register">
          <bitfield name="NACT" caption="LIN Node Action" mask="0x3" values="USART_LINMR__NACT"/>
          <bitfield name="PARDIS" caption="Parity Disable" mask="0x4"/>
          <bitfield name="CHKDIS" caption="Checksum Disable" mask="0x8"/>
          <bitfield name="CHKTYP" caption="Checksum Type" mask="0x10"/>
          <bitfield name="DLM" caption="Data Length Mode" mask="0x20"/>
          <bitfield name="FSDIS" caption="Frame Slot Mode Disable" mask="0x40"/>
          <bitfield name="WKUPTYP" caption="Wakeup Signal Type" mask="0x80"/>
          <bitfield name="DLC" caption="Data Length Control" mask="0xFF00"/>
          <bitfield name="PDCM" caption="PDC Mode" mask="0x10000"/>
          <bitfield name="SYNCDIS" caption="Synchronization Disable" mask="0x20000"/>
        </register>
        <register name="LINIR" offset="0x58" rw="RW" size="4" access-size="4" initval="0x00000000" caption="LIN Identifier Register">
          <bitfield name="IDCHR" caption="Identifier Character" mask="0xFF"/>
        </register>
        <register name="LINBRR" offset="0x5C" rw="R" size="4" access-size="4" initval="0x00000000" caption="LIN Baud Rate Register">
          <bitfield name="LINCD" caption="Clock Divider after Synchronization" mask="0xFFFF"/>
          <bitfield name="LINFP" caption="Fractional Part after Synchronization" mask="0x70000"/>
        </register>
        <register name="WPMR" offset="0xE4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Write Protect Mode Register">
          <bitfield name="WPEN" caption="Write Protect Enable" mask="0x1" values="USART_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protect Key" mask="0xFFFFFF00"/>
        </register>
        <register name="WPSR" offset="0xE8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Write Protect Status Register">
          <bitfield name="WPV" caption="Write Protect Violation Status" mask="0x1" values="USART_WPSR__WPV"/>
          <bitfield name="WPVSRC" caption="Write Protect Violation Source" mask="0xFFFF00"/>
        </register>
        <register name="VERSION" offset="0xFC" rw="R" size="4" access-size="4" initval="0x00000602" caption="Version Register">
          <bitfield name="VERSION" caption="Version" mask="0xFFF"/>
          <bitfield name="MFN" caption="MFN" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="USART_CR__DTRDIS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Drives the pin DTR to 1" value="1"/>
      </value-group>
      <value-group name="USART_CR__DTREN">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Drives the pin DTR at 0" value="1"/>
      </value-group>
      <value-group name="USART_CR__RETTO">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Restart Time-out" value="1"/>
      </value-group>
      <value-group name="USART_CR__RSTIT">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets ITERATION in CSR. No effect if the ISO7816 is not enabled" value="1"/>
      </value-group>
      <value-group name="USART_CR__RSTNACK">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets NACK in CSR" value="1"/>
      </value-group>
      <value-group name="USART_CR__RSTRX">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets the receiver" value="1"/>
      </value-group>
      <value-group name="USART_CR__RSTSTA">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets the status bits PARE, FRAME, OVRE and RXBRK in the CSR" value="1"/>
      </value-group>
      <value-group name="USART_CR__RSTTX">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets the transmitter" value="1"/>
      </value-group>
      <value-group name="USART_CR__RTSDIS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Drives the pin RTS to 1" value="1"/>
      </value-group>
      <value-group name="USART_CR__RTSEN">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Drives the pin RTS to 0" value="1"/>
      </value-group>
      <value-group name="USART_CR__RXDIS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disables the receiver" value="1"/>
      </value-group>
      <value-group name="USART_CR__RXEN">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enables the receiver, if RXDIS is 0" value="1"/>
      </value-group>
      <value-group name="USART_CR__SENDA">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="In Multi-drop Mode only, the next character written to the THR is sent with the address bit set" value="1"/>
      </value-group>
      <value-group name="USART_CR__STPBRK">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Stops transmission of the break after a minimum of one character length and transmits a high level during 12-bit periods.No effect if no break is being transmitted" value="1"/>
      </value-group>
      <value-group name="USART_CR__STTBRK">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Starts transmission of a break after the characters present in THR and the Transmit Shift Register have been transmitted. No effect if a break is already being transmitted" value="1"/>
      </value-group>
      <value-group name="USART_CR__STTTO">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Starts waiting for a character before clocking the time-out counter" value="1"/>
      </value-group>
      <value-group name="USART_CR__TXDIS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disables the transmitter" value="1"/>
      </value-group>
      <value-group name="USART_CR__TXEN">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enables the transmitter if TXDIS is 0" value="1"/>
      </value-group>
      <value-group name="USART_CR__FCS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Forces the Slave Select Line NSS (RTS pin) to 0, even if USART is no transmitting, in order to address SPI slave devices supporting the CSAAT Mode (Chip Select Active After Transfer)" value="1"/>
      </value-group>
      <value-group name="USART_CR__RCS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Releases the Slave Select Line NSS (RTS pin)" value="1"/>
      </value-group>
      <value-group name="USART_MR__CHMODE">
        <value name="NORMAL" caption="Normal Mode" value="0"/>
        <value name="ECHO" caption="Automatic Echo. Receiver input is connected to the TXD pin" value="1"/>
        <value name="LOCAL_LOOP" caption="Local Loopback. Transmitter output is connected to the Receiver Input" value="2"/>
        <value name="REMOTE_LOOP" caption="Remote Loopback. RXD pin is internally connected to the TXD pin" value="3"/>
      </value-group>
      <value-group name="USART_MR__CHRL">
        <value name="5" caption="5 bits" value="0"/>
        <value name="6" caption="6 bits" value="1"/>
        <value name="7" caption="7 bits" value="2"/>
        <value name="8" caption="8 bits" value="3"/>
      </value-group>
      <value-group name="USART_MR__CLKO">
        <value name="0" caption="The USART does not drive the SCK pin" value="0"/>
        <value name="1" caption="The USART drives the SCK pin if USCLKS does not select the external clock SCK" value="1"/>
      </value-group>
      <value-group name="USART_MR__CPHA">
        <value name="0" caption="Data is changed on the leading edge of SPCK and captured on the following edge of SPCK" value="0"/>
        <value name="1" caption="Data is captured on the leading edge of SPCK and changed on the following edge of SPCK" value="1"/>
      </value-group>
      <value-group name="USART_MR__CPOL">
        <value name="ZERO" caption="The inactive state value of SPCK is logic level zero" value="0"/>
        <value name="ONE" caption="The inactive state value of SPCK is logic level one" value="1"/>
      </value-group>
      <value-group name="USART_MR__DSNACK">
        <value name="0" caption="NACK is sent on the ISO line as soon as a parity error occurs in the received character (unless INACK is set)" value="0"/>
        <value name="1" caption="Successive parity errors are counted up to the value specified in the MAX_ITERATION field. These parity errors generatea NACK on the ISO line. As soon as this value is reached, no additional NACK is sent on the ISO line. The flag ITERATION is asserted" value="1"/>
      </value-group>
      <value-group name="USART_MR__FILTER">
        <value name="0" caption="The USART does not filter the receive line" value="0"/>
        <value name="1" caption="The USART filters the receive line using a three-sample filter (1/16-bit clock) (2 over 3 majority)" value="1"/>
      </value-group>
      <value-group name="USART_MR__INACK">
        <value name="0" caption="The NACK is generated" value="0"/>
        <value name="1" caption="The NACK is not generated" value="1"/>
      </value-group>
      <value-group name="USART_MR__MODE">
        <value name="NORMAL" caption="Normal" value="0"/>
        <value name="RS485" caption="RS485" value="1"/>
        <value name="HARDWARE" caption="Hardware Handshaking" value="2"/>
        <value name="MODEM" caption="Modem" value="3"/>
        <value name="ISO7816_T0" caption="IS07816 Protocol: T = 0" value="4"/>
        <value name="ISO7816_T1" caption="IS07816 Protocol: T = 1" value="6"/>
        <value name="IRDA" caption="IrDA" value="8"/>
        <value name="LIN_Master" caption="LIN Master" value="10"/>
        <value name="LIN_Slave" caption="LIN Slave" value="11"/>
        <value name="SPI_Master" caption="SPI Master" value="14"/>
        <value name="SPI_Slave" caption="SPI Slave" value="15"/>
      </value-group>
      <value-group name="USART_MR__MODE9">
        <value name="0" caption="CHRL defines character length" value="0"/>
        <value name="1" caption="9-bit character length" value="1"/>
      </value-group>
      <value-group name="USART_MR__NBSTOP">
        <value name="1" caption="1 stop bit" value="0"/>
        <value name="1_5" caption="1.5 stop bits (Only valid if SYNC=0)" value="1"/>
        <value name="2" caption="2 stop bits" value="2"/>
      </value-group>
      <value-group name="USART_MR__OVER">
        <value name="X16" caption="16x Oversampling" value="0"/>
        <value name="X8" caption="8x Oversampling" value="1"/>
      </value-group>
      <value-group name="USART_MR__PAR">
        <value name="EVEN" caption="Even parity" value="0"/>
        <value name="ODD" caption="Odd parity" value="1"/>
        <value name="SPACE" caption="Parity forced to 0 (Space)" value="2"/>
        <value name="MARK" caption="Parity forced to 1 (Mark)" value="3"/>
        <value name="NONE" caption="No Parity" value="4"/>
        <value name="5" caption="No Parity" value="5"/>
        <value name="MULTI" caption="Multi-drop mode" value="6"/>
        <value name="7" caption="Multi-drop mode" value="7"/>
      </value-group>
      <value-group name="USART_MR__USCLKS">
        <value name="MCK" caption="MCK" value="0"/>
        <value name="MCK_DIV" caption="MCK / DIV" value="1"/>
        <value name="SCK" caption="SCK" value="3"/>
      </value-group>
      <value-group name="USART_MR__MAN">
        <value name="0" caption="Manchester Encoder/Decoder is disabled" value="0"/>
        <value name="1" caption="Manchester Encoder/Decoder is enabled" value="1"/>
      </value-group>
      <value-group name="USART_MR__MODSYNC">
        <value name="0" caption="The Manchester Start bit is a 0 to 1 transition" value="0"/>
        <value name="1" caption="The Manchester Start bit is a 1 to 0 transition" value="1"/>
      </value-group>
      <value-group name="USART_MR__MSBF">
        <value name="LSBF" caption="Least Significant Bit first" value="0"/>
        <value name="MSBF" caption="Most Significant Bit first" value="1"/>
      </value-group>
      <value-group name="USART_MR__ONEBIT">
        <value name="0" caption="Start Frame delimiter is COMMAND or DATA SYNC" value="0"/>
        <value name="1" caption="Start Frame delimiter is One Bit" value="1"/>
      </value-group>
      <value-group name="USART_MR__SYNC">
        <value name="0" caption="USART operates in Synchronous Mode" value="0"/>
        <value name="1" caption="USART operates in Asynchronous Mode" value="1"/>
      </value-group>
      <value-group name="USART_MR__VAR_SYNC">
        <value name="0" caption="User defined configuration of command or data sync field depending on SYNC value" value="0"/>
        <value name="1" caption="The sync field is updated when a character is written into THR register" value="1"/>
      </value-group>
      <value-group name="USART_IER__CTSIC">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__DCDIC">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__DSRIC">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__FRAME">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__ITER">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__LINHTE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__LINSTE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__NACK">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__OVRE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__PARE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__RIIC">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__RXBRK">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__RXBUFF">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__RXRDY">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__TIMEOUT">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__TXBUFE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__TXEMPTY">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__TXRDY">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__UNRE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IER__MANEA">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__CTSIC">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__DCDIC">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__DSRIC">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__FRAME">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__ITER">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__LINHTE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__LINSTE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__NACK">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__OVRE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__PARE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__RIIC">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__RXBRK">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__RXBUFF">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__RXRDY">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__TIMEOUT">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__TXBUFE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__TXEMPTY">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__TXRDY">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__UNRE">
        <value name="0" caption="No Effect" value="0"/>
        <value name="1" caption="Disables the interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IDR__MANEA">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disables the corresponding interrupt" value="1"/>
      </value-group>
      <value-group name="USART_IMR__CTSIC">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__DCDIC">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__DSRIC">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__FRAME">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__ITER">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__LINHTE">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__LINSTE">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__NACK">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__OVRE">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__PARE">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__RIIC">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__RXBRK">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__RXBUFF">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__RXRDY">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__TIMEOUT">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__TXBUFE">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__TXEMPTY">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__TXRDY">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__UNRE">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_IMR__MANEA">
        <value name="0" caption="The interrupt is disabled" value="0"/>
        <value name="1" caption="The interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="USART_CSR__CTSIC">
        <value name="0" caption="No input change has been detected on the CTS pin since the last read of CSR" value="0"/>
        <value name="1" caption="At least one input change has been detected on the CTS pin since the last read of CSR" value="1"/>
      </value-group>
      <value-group name="USART_CSR__DCD">
        <value name="0" caption="DCD is at 0" value="0"/>
        <value name="1" caption="DCD is at 1" value="1"/>
      </value-group>
      <value-group name="USART_CSR__DCDIC">
        <value name="0" caption="No input change has been detected on the DCD pin since the last read of CSR" value="0"/>
        <value name="1" caption="At least one input change has been detected on the DCD pin since the last read of CSR" value="1"/>
      </value-group>
      <value-group name="USART_CSR__DSR">
        <value name="0" caption="DSR is at 0" value="0"/>
        <value name="1" caption="DSR is at 1" value="1"/>
      </value-group>
      <value-group name="USART_CSR__DSRIC">
        <value name="0" caption="No input change has been detected on the DSR pin since the last read of CSR" value="0"/>
        <value name="1" caption="At least one input change has been detected on the DSR pin since the last read of CSR" value="1"/>
      </value-group>
      <value-group name="USART_CSR__FRAME">
        <value name="0" caption="No stop bit has been detected low since the last RSTSTA" value="0"/>
        <value name="1" caption="At least one stop bit has been detected low since the last RSTSTA" value="1"/>
      </value-group>
      <value-group name="USART_CSR__ITER">
        <value name="0" caption="Maximum number of repetitions has not been reached since the last RSIT" value="0"/>
        <value name="1" caption="Maximum number of repetitions has been reached since the last RSIT" value="1"/>
      </value-group>
      <value-group name="USART_CSR__LINBLS">
        <value name="0" caption="CTS is at 0" value="0"/>
        <value name="1" caption="CTS is at 1" value="1"/>
      </value-group>
      <value-group name="USART_CSR__LINHTE">
        <value name="0" caption="COMM_RX is at 0" value="0"/>
        <value name="1" caption="COMM_RX is at 1" value="1"/>
      </value-group>
      <value-group name="USART_CSR__LINSTE">
        <value name="0" caption="COMM_TX is at 0" value="0"/>
        <value name="1" caption="COMM_TX is at 1" value="1"/>
      </value-group>
      <value-group name="USART_CSR__NACK">
        <value name="0" caption="No Non Acknowledge has not been detected since the last RSTNACK" value="0"/>
        <value name="1" caption="At least one Non Acknowledge has been detected since the last RSTNACK" value="1"/>
      </value-group>
      <value-group name="USART_CSR__OVRE">
        <value name="0" caption="No overrun error has occurred since since the last RSTSTA" value="0"/>
        <value name="1" caption="At least one overrun error has occurred since the last RSTSTA" value="1"/>
      </value-group>
      <value-group name="USART_CSR__PARE">
        <value name="0" caption="No parity error has been detected since the last RSTSTA" value="0"/>
        <value name="1" caption="At least one parity error has been detected since the last RSTSTA" value="1"/>
      </value-group>
      <value-group name="USART_CSR__RI">
        <value name="0" caption="RI is at 0" value="0"/>
        <value name="1" caption="RI is at 1" value="1"/>
      </value-group>
      <value-group name="USART_CSR__RIIC">
        <value name="0" caption="No input change has been detected on the RI pin since the last read of CSR" value="0"/>
        <value name="1" caption="At least one input change has been detected on the RI pin since the last read of CSR" value="1"/>
      </value-group>
      <value-group name="USART_CSR__RXBRK">
        <value name="0" caption="No Break received or End of Break detected since the last RSTSTA" value="0"/>
        <value name="1" caption="Break Received or End of Break detected since the last RSTSTA" value="1"/>
      </value-group>
      <value-group name="USART_CSR__RXBUFF">
        <value name="0" caption="The signal Buffer Full from the Receive PDC channel is inactive" value="0"/>
        <value name="1" caption="The signal Buffer Full from the Receive PDC channel is active" value="1"/>
      </value-group>
      <value-group name="USART_CSR__RXRDY">
        <value name="0" caption="No complete character has been received since the last read of RHR or the receiver is disabled. If characters werebeing received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled" value="0"/>
        <value name="1" caption="At least one complete character has been received and RHR has not yet been read" value="1"/>
      </value-group>
      <value-group name="USART_CSR__TIMEOUT">
        <value name="0" caption="There has not been a time-out since the last Start Time-out command or the Time-out Register is 0" value="0"/>
        <value name="1" caption="There has been a time-out since the last Start Time-out command" value="1"/>
      </value-group>
      <value-group name="USART_CSR__TXBUFE">
        <value name="0" caption="The signal Buffer Empty from the Transmit PDC channel is inactive" value="0"/>
        <value name="1" caption="The signal Buffer Empty from the Transmit PDC channel is active" value="1"/>
      </value-group>
      <value-group name="USART_CSR__TXEMPTY">
        <value name="0" caption="There are characters in either THR or the Transmit Shift Register, or the transmitter is disabled" value="0"/>
        <value name="1" caption="There is at least one character in either THR or the Transmit Shift Register" value="1"/>
      </value-group>
      <value-group name="USART_CSR__TXRDY">
        <value name="0" caption="A character is in the THR waiting to be transferred to the Transmit Shift Register, or an STTBRK command has been requested, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1" value="0"/>
        <value name="1" caption="There is no character in the THR" value="1"/>
      </value-group>
      <value-group name="USART_CSR__CTS">
        <value name="0" caption="CTS is at 0" value="0"/>
        <value name="1" caption="CTS is at 1" value="1"/>
      </value-group>
      <value-group name="USART_CSR__UNRE">
        <value name="0" caption="No SPI underrun error has occurred since the last RSTSTA" value="0"/>
        <value name="1" caption="At least one SPI underrun error has occurred since the last RSTSTA" value="1"/>
      </value-group>
      <value-group name="USART_CSR__MANERR">
        <value name="0" caption="No Manchester error has been detected since the last RSTSTA" value="0"/>
        <value name="1" caption="At least one Manchester error has been detected since the last RSTSTA" value="1"/>
      </value-group>
      <value-group name="USART_RHR__RXSYNH">
        <value name="0" caption="Last character received is a Data" value="0"/>
        <value name="1" caption="Last character received is a Command" value="1"/>
      </value-group>
      <value-group name="USART_THR__TXSYNH">
        <value name="0" caption="The next character sent is encoded as a data. Start Frame Delimiter is DATA SYNC" value="0"/>
        <value name="1" caption="The next character sent is encoded as a command. Start Frame Delimiter is COMMAND SYNC" value="1"/>
      </value-group>
      <value-group name="USART_BRGR__CD">
        <value name="DISABLE" caption="Disables the clock" value="0"/>
        <value name="BYPASS" caption="Clock Divisor Bypass" value="1"/>
        <value name="2" caption="Baud Rate (Asynchronous Mode) = Selected Clock/(16 x CD) or (8 x CD); Baud Rate (Synchronous Mode) = Selected Clock/CD;" value="2"/>
      </value-group>
      <value-group name="USART_BRGR__FP">
        <value name="0" caption="Fractional divider is disabled" value="0"/>
      </value-group>
      <value-group name="USART_RTOR__TO">
        <value name="DISABLE" caption="Disables the RX Time-out function" value="0"/>
      </value-group>
      <value-group name="USART_TTGR__TG">
        <value name="DISABLE" caption="Disables the TX Timeguard function." value="0"/>
      </value-group>
      <value-group name="USART_FIDI__FI_DI_RATIO">
        <value name="DISABLE" caption="Baud Rate = 0" value="0"/>
      </value-group>
      <value-group name="USART_MAN__DRIFT">
        <value name="0" caption="The USART can not recover from an important clock drift" value="0"/>
        <value name="1" caption="The USART can recover from clock drift. The 16X clock mode must be enabled" value="1"/>
      </value-group>
      <value-group name="USART_MAN__RX_MPOL">
        <value name="0" caption="Logic Zero is coded as a zero-to-one transition, Logic One is coded as a one-to-zero transition" value="0"/>
        <value name="1" caption="Logic Zero is coded as a one-to-zero transition, Logic One is coded as a zero-to-one transition" value="1"/>
      </value-group>
      <value-group name="USART_MAN__RX_PL">
        <value name="0" caption="The receiver preamble pattern detection is disabled" value="0"/>
      </value-group>
      <value-group name="USART_MAN__RX_PP">
        <value name="0" caption="ALL_ONE" value="0"/>
        <value name="1" caption="ALL_ZERO" value="1"/>
        <value name="2" caption="ZERO_ONE" value="2"/>
        <value name="3" caption="ONE_ZERO" value="3"/>
      </value-group>
      <value-group name="USART_MAN__TX_MPOL">
        <value name="0" caption="Logic Zero is coded as a zero-to-one transition, Logic One is coded as a one-to-zero transition" value="0"/>
        <value name="1" caption="Logic Zero is coded as a one-to-zero transition, Logic One is coded as a zero-to-one transition" value="1"/>
      </value-group>
      <value-group name="USART_MAN__TX_PL">
        <value name="0" caption="The Transmitter Preamble pattern generation is disabled" value="0"/>
      </value-group>
      <value-group name="USART_MAN__TX_PP">
        <value name="0" caption="ALL_ONE" value="0"/>
        <value name="1" caption="ALL_ZERO" value="1"/>
        <value name="2" caption="ZERO_ONE" value="2"/>
        <value name="3" caption="ONE_ZERO" value="3"/>
      </value-group>
      <value-group name="USART_LINMR__NACT">
        <value name="PUBLISH" caption="The LIN Controller transmits the response" value="0"/>
        <value name="SUBSCRIBE" caption="The LIN Controller receives the response" value="1"/>
        <value name="IGNORE" caption="The LIN Controller doesn't transmit and doesn't receive the response" value="2"/>
      </value-group>
      <value-group name="USART_WPMR__WPEN">
        <value name="0" caption="Disables the Write Protect if WPKEY corresponds to 0x858365 ('USA' in ACII)" value="0"/>
        <value name="1" caption="Enables the Write Protect if WPKEY corresponds to 0x858365 ('USA' in ACII)" value="1"/>
      </value-group>
      <value-group name="USART_WPSR__WPV">
        <value name="0" caption="No Write Protect Violation has occurred since the last read of the WPSR register" value="0"/>
        <value name="1" caption="A Write Protect Violation has occurred since the last read of the WPSR register. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC" value="1"/>
      </value-group>
    </module>
    <module name="USBC" id="I7553" version="3.1.0" caption="USB 2.0 Interface">
      <register-group name="USBC" caption="USB 2.0 Interface">
        <register name="UDCON" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000100" caption="Device General Control Register">
          <bitfield name="UADD" caption="USB Address" mask="0x7F"/>
          <bitfield name="ADDEN" caption="Address Enable" mask="0x80"/>
          <bitfield name="DETACH" caption="Detach" mask="0x100"/>
          <bitfield name="RMWKUP" caption="Remote Wake-Up" mask="0x200"/>
          <bitfield name="SPDCONF" caption="Speed configuration" mask="0xC00"/>
          <bitfield name="LS" caption="Low Speed Mode Force" mask="0x1000"/>
          <bitfield name="TSTJ" caption="Test mode J" mask="0x2000"/>
          <bitfield name="TSTK" caption="Test mode K" mask="0x4000"/>
          <bitfield name="TSTPCKT" caption="Test Packet mode" mask="0x8000"/>
          <bitfield name="OPMODE2" caption="Specific Operational mode" mask="0x10000"/>
          <bitfield name="GNAK" caption="Global NAK" mask="0x20000"/>
        </register>
        <register name="UDINT" offset="0x4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Device Global Interupt Register">
          <bitfield name="SUSP" caption="Suspend Interrupt" mask="0x1"/>
          <bitfield name="MSOF" caption="Micro Start of Frame Interrupt" mask="0x2"/>
          <bitfield name="SOF" caption="Start of Frame Interrupt" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset Interrupt" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake-Up Interrupt" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume Interrupt" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume Interrupt" mask="0x40"/>
          <bitfield name="EP0INT" caption="Endpoint 0 Interrupt" mask="0x1000"/>
          <bitfield name="EP1INT" caption="Endpoint 1 Interrupt" mask="0x2000"/>
          <bitfield name="EP2INT" caption="Endpoint 2 Interrupt" mask="0x4000"/>
          <bitfield name="EP3INT" caption="Endpoint 3 Interrupt" mask="0x8000"/>
          <bitfield name="EP4INT" caption="Endpoint 4 Interrupt" mask="0x10000"/>
          <bitfield name="EP5INT" caption="Endpoint 5 Interrupt" mask="0x20000"/>
          <bitfield name="EP6INT" caption="Endpoint 6 Interrupt" mask="0x40000"/>
          <bitfield name="EP7INT" caption="Endpoint 7 Interrupt" mask="0x80000"/>
        </register>
        <register name="UDINTCLR" offset="0x8" rw="W" size="4" access-size="4" atomic-op="clear:UDINT" initval="0x00000000" caption="Device Global Interrupt Clear Register">
          <bitfield name="SUSPC" caption="SUSP Interrupt Clear" mask="0x1"/>
          <bitfield name="MSOFC" caption="MSOF Interrupt Clear" mask="0x2"/>
          <bitfield name="SOFC" caption="SOF Interrupt Clear" mask="0x4"/>
          <bitfield name="EORSTC" caption="EORST Interrupt Clear" mask="0x8"/>
          <bitfield name="WAKEUPC" caption="WAKEUP Interrupt Clear" mask="0x10"/>
          <bitfield name="EORSMC" caption="EORSM Interrupt Clear" mask="0x20"/>
          <bitfield name="UPRSMC" caption="UPRSM Interrupt Clear" mask="0x40"/>
        </register>
        <register name="UDINTSET" offset="0xC" rw="W" size="4" access-size="4" atomic-op="set:UDINT" initval="0x00000000" caption="Device Global Interrupt Set Regsiter">
          <bitfield name="SUSPS" caption="SUSP Interrupt Set" mask="0x1"/>
          <bitfield name="MSOFS" caption="MSOF Interrupt Set" mask="0x2"/>
          <bitfield name="SOFS" caption="SOF Interrupt Set" mask="0x4"/>
          <bitfield name="EORSTS" caption="EORST Interrupt Set" mask="0x8"/>
          <bitfield name="WAKEUPS" caption="WAKEUP Interrupt Set" mask="0x10"/>
          <bitfield name="EORSMS" caption="EORSM Interrupt Set" mask="0x20"/>
          <bitfield name="UPRSMS" caption="UPRSM Interrupt Set" mask="0x40"/>
        </register>
        <register name="UDINTE" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="Device Global Interrupt Enable Register">
          <bitfield name="SUSPE" caption="SUSP Interrupt Enable" mask="0x1"/>
          <bitfield name="MSOFE" caption="MSOF Interrupt Enable" mask="0x2"/>
          <bitfield name="SOFE" caption="SOF Interrupt Enable" mask="0x4"/>
          <bitfield name="EORSTE" caption="EORST Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUPE" caption="WAKEUP Interrupt Enable" mask="0x10"/>
          <bitfield name="EORSME" caption="EORSM Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSME" caption="UPRSM Interrupt Enable" mask="0x40"/>
          <bitfield name="EP0INTE" caption="EP0INT Interrupt Enable" mask="0x1000"/>
          <bitfield name="EP1INTE" caption="EP1INT Interrupt Enable" mask="0x2000"/>
          <bitfield name="EP2INTE" caption="EP2INT Interrupt Enable" mask="0x4000"/>
          <bitfield name="EP3INTE" caption="EP3INT Interrupt Enable" mask="0x8000"/>
          <bitfield name="EP4INTE" caption="EP4INT Interrupt Enable" mask="0x10000"/>
          <bitfield name="EP5INTE" caption="EP5INT Interrupt Enable" mask="0x20000"/>
          <bitfield name="EP6INTE" caption="EP6INT Interrupt Enable" mask="0x40000"/>
          <bitfield name="EP7INTE" caption="EP7INT Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="UDINTECLR" offset="0x14" rw="W" size="4" access-size="4" atomic-op="clear:UDINTE" initval="0x00000000" caption="Device Global Interrupt Enable Clear Register">
          <bitfield name="SUSPEC" caption="SUSP Interrupt Enable Clear" mask="0x1"/>
          <bitfield name="MSOFEC" caption="MSOF Interrupt Enable Clear" mask="0x2"/>
          <bitfield name="SOFEC" caption="SOF Interrupt Enable Clear" mask="0x4"/>
          <bitfield name="EORSTEC" caption="EORST Interrupt Enable Clear" mask="0x8"/>
          <bitfield name="WAKEUPEC" caption="WAKEUP Interrupt Enable Clear" mask="0x10"/>
          <bitfield name="EORSMEC" caption="EORSM Interrupt Enable Clear" mask="0x20"/>
          <bitfield name="UPRSMEC" caption="UPRSM Interrupt Enable Clear" mask="0x40"/>
          <bitfield name="EP0INTEC" caption="EP0INT Interrupt Enable Clear" mask="0x1000"/>
          <bitfield name="EP1INTEC" caption="EP1INT Interrupt Enable Clear" mask="0x2000"/>
          <bitfield name="EP2INTEC" caption="EP2INT Interrupt Enable Clear" mask="0x4000"/>
          <bitfield name="EP3INTEC" caption="EP3INT Interrupt Enable Clear" mask="0x8000"/>
          <bitfield name="EP4INTEC" caption="EP4INT Interrupt Enable Clear" mask="0x10000"/>
          <bitfield name="EP5INTEC" caption="EP5INT Interrupt Enable Clear" mask="0x20000"/>
          <bitfield name="EP6INTEC" caption="EP6INT Interrupt Enable Clear" mask="0x40000"/>
          <bitfield name="EP7INTEC" caption="EP7INT Interrupt Enable Clear" mask="0x80000"/>
        </register>
        <register name="UDINTESET" offset="0x18" rw="W" size="4" access-size="4" atomic-op="set:UDINTE" initval="0x00000000" caption="Device Global Interrupt Enable Set Register">
          <bitfield name="SUSPES" caption="SUSP Interrupt Enable Set" mask="0x1"/>
          <bitfield name="MSOFES" caption="MSOF Interrupt Enable Set" mask="0x2"/>
          <bitfield name="SOFES" caption="SOF Interrupt Enable Set" mask="0x4"/>
          <bitfield name="EORSTES" caption="EORST Interrupt Enable Set" mask="0x8"/>
          <bitfield name="WAKEUPES" caption="WAKEUP Interrupt Enable Set" mask="0x10"/>
          <bitfield name="EORSMES" caption="EORSM Interrupt Enable Set" mask="0x20"/>
          <bitfield name="UPRSMES" caption="UPRSM Interrupt Enable Set" mask="0x40"/>
          <bitfield name="EP0INTES" caption="EP0INT Interrupt Enable Set" mask="0x1000"/>
          <bitfield name="EP1INTES" caption="EP1INT Interrupt Enable Set" mask="0x2000"/>
          <bitfield name="EP2INTES" caption="EP2INT Interrupt Enable Set" mask="0x4000"/>
          <bitfield name="EP3INTES" caption="EP3INT Interrupt Enable Set" mask="0x8000"/>
          <bitfield name="EP4INTES" caption="EP4INT Interrupt Enable Set" mask="0x10000"/>
          <bitfield name="EP5INTES" caption="EP5INT Interrupt Enable Set" mask="0x20000"/>
          <bitfield name="EP6INTES" caption="EP6INT Interrupt Enable Set" mask="0x40000"/>
          <bitfield name="EP7INTES" caption="EP7INT Interrupt Enable Set" mask="0x80000"/>
        </register>
        <register name="UERST" offset="0x1C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Enable/Reset Register">
          <bitfield name="EPEN0" caption="Endpoint0 Enable" mask="0x1"/>
          <bitfield name="EPEN1" caption="Endpoint1 Enable" mask="0x2"/>
          <bitfield name="EPEN2" caption="Endpoint2 Enable" mask="0x4"/>
          <bitfield name="EPEN3" caption="Endpoint3 Enable" mask="0x8"/>
          <bitfield name="EPEN4" caption="Endpoint4 Enable" mask="0x10"/>
          <bitfield name="EPEN5" caption="Endpoint5 Enable" mask="0x20"/>
          <bitfield name="EPEN6" caption="Endpoint6 Enable" mask="0x40"/>
          <bitfield name="EPEN7" caption="Endpoint7 Enable" mask="0x80"/>
        </register>
        <register name="UDFNUM" offset="0x20" rw="R" size="4" access-size="4" initval="0x00000000" caption="Device Frame Number Register">
          <bitfield name="MFNUM" caption="Micro Frame Number" mask="0x7"/>
          <bitfield name="FNUM" caption="Frame Number" mask="0x3FF8"/>
          <bitfield name="FNCERR" caption="Frame Number CRC Error" mask="0x8000"/>
        </register>
        <register name="UECFG0" offset="0x100" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Configuration Register">
          <bitfield name="EPBK" caption="Endpoint Bank" mask="0x4" values="USBC_UECFG0__EPBK"/>
          <bitfield name="EPSIZE" caption="Endpoint Size" mask="0x70" values="USBC_UECFG0__EPSIZE"/>
          <bitfield name="EPDIR" caption="Endpoint Direction" mask="0x100" values="USBC_UECFG0__EPDIR"/>
          <bitfield name="EPTYPE" caption="Endpoint Type" mask="0x1800" values="USBC_UECFG0__EPTYPE"/>
          <bitfield name="REPNB" caption="Redirected Endpoint Number" mask="0xF0000"/>
        </register>
        <register name="UECFG1" offset="0x104" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Configuration Register">
          <bitfield name="EPBK" caption="Endpoint Bank" mask="0x4" values="USBC_UECFG1__EPBK"/>
          <bitfield name="EPSIZE" caption="Endpoint Size" mask="0x70" values="USBC_UECFG1__EPSIZE"/>
          <bitfield name="EPDIR" caption="Endpoint Direction" mask="0x100" values="USBC_UECFG1__EPDIR"/>
          <bitfield name="EPTYPE" caption="Endpoint Type" mask="0x1800" values="USBC_UECFG1__EPTYPE"/>
          <bitfield name="REPNB" caption="Redirected Endpoint Number" mask="0xF0000"/>
        </register>
        <register name="UECFG2" offset="0x108" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Configuration Register">
          <bitfield name="EPBK" caption="Endpoint Bank" mask="0x4" values="USBC_UECFG2__EPBK"/>
          <bitfield name="EPSIZE" caption="Endpoint Size" mask="0x70" values="USBC_UECFG2__EPSIZE"/>
          <bitfield name="EPDIR" caption="Endpoint Direction" mask="0x100" values="USBC_UECFG2__EPDIR"/>
          <bitfield name="EPTYPE" caption="Endpoint Type" mask="0x1800" values="USBC_UECFG2__EPTYPE"/>
          <bitfield name="REPNB" caption="Redirected Endpoint Number" mask="0xF0000"/>
        </register>
        <register name="UECFG3" offset="0x10C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Configuration Register">
          <bitfield name="EPBK" caption="Endpoint Bank" mask="0x4" values="USBC_UECFG3__EPBK"/>
          <bitfield name="EPSIZE" caption="Endpoint Size" mask="0x70" values="USBC_UECFG3__EPSIZE"/>
          <bitfield name="EPDIR" caption="Endpoint Direction" mask="0x100" values="USBC_UECFG3__EPDIR"/>
          <bitfield name="EPTYPE" caption="Endpoint Type" mask="0x1800" values="USBC_UECFG3__EPTYPE"/>
          <bitfield name="REPNB" caption="Redirected Endpoint Number" mask="0xF0000"/>
        </register>
        <register name="UECFG4" offset="0x110" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Configuration Register">
          <bitfield name="EPBK" caption="Endpoint Bank" mask="0x4" values="USBC_UECFG4__EPBK"/>
          <bitfield name="EPSIZE" caption="Endpoint Size" mask="0x70" values="USBC_UECFG4__EPSIZE"/>
          <bitfield name="EPDIR" caption="Endpoint Direction" mask="0x100" values="USBC_UECFG4__EPDIR"/>
          <bitfield name="EPTYPE" caption="Endpoint Type" mask="0x1800" values="USBC_UECFG4__EPTYPE"/>
          <bitfield name="REPNB" caption="Redirected Endpoint Number" mask="0xF0000"/>
        </register>
        <register name="UECFG5" offset="0x114" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Configuration Register">
          <bitfield name="EPBK" caption="Endpoint Bank" mask="0x4" values="USBC_UECFG5__EPBK"/>
          <bitfield name="EPSIZE" caption="Endpoint Size" mask="0x70" values="USBC_UECFG5__EPSIZE"/>
          <bitfield name="EPDIR" caption="Endpoint Direction" mask="0x100" values="USBC_UECFG5__EPDIR"/>
          <bitfield name="EPTYPE" caption="Endpoint Type" mask="0x1800" values="USBC_UECFG5__EPTYPE"/>
          <bitfield name="REPNB" caption="Redirected Endpoint Number" mask="0xF0000"/>
        </register>
        <register name="UECFG6" offset="0x118" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Configuration Register">
          <bitfield name="EPBK" caption="Endpoint Bank" mask="0x4" values="USBC_UECFG6__EPBK"/>
          <bitfield name="EPSIZE" caption="Endpoint Size" mask="0x70" values="USBC_UECFG6__EPSIZE"/>
          <bitfield name="EPDIR" caption="Endpoint Direction" mask="0x100" values="USBC_UECFG6__EPDIR"/>
          <bitfield name="EPTYPE" caption="Endpoint Type" mask="0x1800" values="USBC_UECFG6__EPTYPE"/>
          <bitfield name="REPNB" caption="Redirected Endpoint Number" mask="0xF0000"/>
        </register>
        <register name="UECFG7" offset="0x11C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint Configuration Register">
          <bitfield name="EPBK" caption="Endpoint Bank" mask="0x4" values="USBC_UECFG7__EPBK"/>
          <bitfield name="EPSIZE" caption="Endpoint Size" mask="0x70" values="USBC_UECFG7__EPSIZE"/>
          <bitfield name="EPDIR" caption="Endpoint Direction" mask="0x100" values="USBC_UECFG7__EPDIR"/>
          <bitfield name="EPTYPE" caption="Endpoint Type" mask="0x1800" values="USBC_UECFG7__EPTYPE"/>
          <bitfield name="REPNB" caption="Redirected Endpoint Number" mask="0xF0000"/>
        </register>
        <register name="UESTA0" offset="0x130" rw="R" size="4" access-size="4" initval="0x00000100" caption="Endpoint Status Register">
          <bitfield name="TXINI" caption="Transmitted IN Data Interrupt" mask="0x1"/>
          <bitfield name="RXOUTI" caption="Received OUT Data Interrupt" mask="0x2"/>
          <bitfield name="RXSTPI" caption="Received SETUP Interrupt" mask="0x4"/>
          <bitfield name="NAKOUTI" caption="NAKed OUT Interrupt" mask="0x8"/>
          <bitfield name="NAKINI" caption="NAKed IN Interrupt" mask="0x10"/>
          <bitfield name="STALLEDI" caption="STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x800"/>
          <bitfield name="NBUSYBK" caption="Number Of Busy Banks" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
          <bitfield name="CTRLDIR" caption="Control Direction" mask="0x20000" values="USBC_UESTA0__CTRLDIR"/>
        </register>
        <register name="UESTA1" offset="0x134" rw="R" size="4" access-size="4" initval="0x00000100" caption="Endpoint Status Register">
          <bitfield name="TXINI" caption="Transmitted IN Data Interrupt" mask="0x1"/>
          <bitfield name="RXOUTI" caption="Received OUT Data Interrupt" mask="0x2"/>
          <bitfield name="RXSTPI" caption="Received SETUP Interrupt" mask="0x4"/>
          <bitfield name="NAKOUTI" caption="NAKed OUT Interrupt" mask="0x8"/>
          <bitfield name="NAKINI" caption="NAKed IN Interrupt" mask="0x10"/>
          <bitfield name="STALLEDI" caption="STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x800"/>
          <bitfield name="NBUSYBK" caption="Number Of Busy Banks" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
          <bitfield name="CTRLDIR" caption="Control Direction" mask="0x20000" values="USBC_UESTA1__CTRLDIR"/>
        </register>
        <register name="UESTA2" offset="0x138" rw="R" size="4" access-size="4" initval="0x00000100" caption="Endpoint Status Register">
          <bitfield name="TXINI" caption="Transmitted IN Data Interrupt" mask="0x1"/>
          <bitfield name="RXOUTI" caption="Received OUT Data Interrupt" mask="0x2"/>
          <bitfield name="RXSTPI" caption="Received SETUP Interrupt" mask="0x4"/>
          <bitfield name="NAKOUTI" caption="NAKed OUT Interrupt" mask="0x8"/>
          <bitfield name="NAKINI" caption="NAKed IN Interrupt" mask="0x10"/>
          <bitfield name="STALLEDI" caption="STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x800"/>
          <bitfield name="NBUSYBK" caption="Number Of Busy Banks" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
          <bitfield name="CTRLDIR" caption="Control Direction" mask="0x20000" values="USBC_UESTA2__CTRLDIR"/>
        </register>
        <register name="UESTA3" offset="0x13C" rw="R" size="4" access-size="4" initval="0x00000100" caption="Endpoint Status Register">
          <bitfield name="TXINI" caption="Transmitted IN Data Interrupt" mask="0x1"/>
          <bitfield name="RXOUTI" caption="Received OUT Data Interrupt" mask="0x2"/>
          <bitfield name="RXSTPI" caption="Received SETUP Interrupt" mask="0x4"/>
          <bitfield name="NAKOUTI" caption="NAKed OUT Interrupt" mask="0x8"/>
          <bitfield name="NAKINI" caption="NAKed IN Interrupt" mask="0x10"/>
          <bitfield name="STALLEDI" caption="STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x800"/>
          <bitfield name="NBUSYBK" caption="Number Of Busy Banks" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
          <bitfield name="CTRLDIR" caption="Control Direction" mask="0x20000" values="USBC_UESTA3__CTRLDIR"/>
        </register>
        <register name="UESTA4" offset="0x140" rw="R" size="4" access-size="4" initval="0x00000100" caption="Endpoint Status Register">
          <bitfield name="TXINI" caption="Transmitted IN Data Interrupt" mask="0x1"/>
          <bitfield name="RXOUTI" caption="Received OUT Data Interrupt" mask="0x2"/>
          <bitfield name="RXSTPI" caption="Received SETUP Interrupt" mask="0x4"/>
          <bitfield name="NAKOUTI" caption="NAKed OUT Interrupt" mask="0x8"/>
          <bitfield name="NAKINI" caption="NAKed IN Interrupt" mask="0x10"/>
          <bitfield name="STALLEDI" caption="STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x800"/>
          <bitfield name="NBUSYBK" caption="Number Of Busy Banks" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
          <bitfield name="CTRLDIR" caption="Control Direction" mask="0x20000" values="USBC_UESTA4__CTRLDIR"/>
        </register>
        <register name="UESTA5" offset="0x144" rw="R" size="4" access-size="4" initval="0x00000100" caption="Endpoint Status Register">
          <bitfield name="TXINI" caption="Transmitted IN Data Interrupt" mask="0x1"/>
          <bitfield name="RXOUTI" caption="Received OUT Data Interrupt" mask="0x2"/>
          <bitfield name="RXSTPI" caption="Received SETUP Interrupt" mask="0x4"/>
          <bitfield name="NAKOUTI" caption="NAKed OUT Interrupt" mask="0x8"/>
          <bitfield name="NAKINI" caption="NAKed IN Interrupt" mask="0x10"/>
          <bitfield name="STALLEDI" caption="STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x800"/>
          <bitfield name="NBUSYBK" caption="Number Of Busy Banks" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
          <bitfield name="CTRLDIR" caption="Control Direction" mask="0x20000" values="USBC_UESTA5__CTRLDIR"/>
        </register>
        <register name="UESTA6" offset="0x148" rw="R" size="4" access-size="4" initval="0x00000100" caption="Endpoint Status Register">
          <bitfield name="TXINI" caption="Transmitted IN Data Interrupt" mask="0x1"/>
          <bitfield name="RXOUTI" caption="Received OUT Data Interrupt" mask="0x2"/>
          <bitfield name="RXSTPI" caption="Received SETUP Interrupt" mask="0x4"/>
          <bitfield name="NAKOUTI" caption="NAKed OUT Interrupt" mask="0x8"/>
          <bitfield name="NAKINI" caption="NAKed IN Interrupt" mask="0x10"/>
          <bitfield name="STALLEDI" caption="STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x800"/>
          <bitfield name="NBUSYBK" caption="Number Of Busy Banks" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
          <bitfield name="CTRLDIR" caption="Control Direction" mask="0x20000" values="USBC_UESTA6__CTRLDIR"/>
        </register>
        <register name="UESTA7" offset="0x14C" rw="R" size="4" access-size="4" initval="0x00000100" caption="Endpoint Status Register">
          <bitfield name="TXINI" caption="Transmitted IN Data Interrupt" mask="0x1"/>
          <bitfield name="RXOUTI" caption="Received OUT Data Interrupt" mask="0x2"/>
          <bitfield name="RXSTPI" caption="Received SETUP Interrupt" mask="0x4"/>
          <bitfield name="NAKOUTI" caption="NAKed OUT Interrupt" mask="0x8"/>
          <bitfield name="NAKINI" caption="NAKed IN Interrupt" mask="0x10"/>
          <bitfield name="STALLEDI" caption="STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x800"/>
          <bitfield name="NBUSYBK" caption="Number Of Busy Banks" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
          <bitfield name="CTRLDIR" caption="Control Direction" mask="0x20000" values="USBC_UESTA7__CTRLDIR"/>
        </register>
        <register name="UESTA0CLR" offset="0x160" rw="W" size="4" access-size="4" atomic-op="clear:UESTA0" initval="0x00000000" caption="Endpoint Status Clear Register">
          <bitfield name="TXINIC" caption="TXINI Clear" mask="0x1"/>
          <bitfield name="RXOUTIC" caption="RXOUTI Clear" mask="0x2"/>
          <bitfield name="RXSTPIC" caption="RXSTPI Clear" mask="0x4"/>
          <bitfield name="NAKOUTIC" caption="NAKOUTI Clear" mask="0x8"/>
          <bitfield name="NAKINIC" caption="NAKINI Clear" mask="0x10"/>
          <bitfield name="STALLEDIC" caption="STALLEDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x800"/>
        </register>
        <register name="UESTA1CLR" offset="0x164" rw="W" size="4" access-size="4" atomic-op="clear:UESTA1" initval="0x00000000" caption="Endpoint Status Clear Register">
          <bitfield name="TXINIC" caption="TXINI Clear" mask="0x1"/>
          <bitfield name="RXOUTIC" caption="RXOUTI Clear" mask="0x2"/>
          <bitfield name="RXSTPIC" caption="RXSTPI Clear" mask="0x4"/>
          <bitfield name="NAKOUTIC" caption="NAKOUTI Clear" mask="0x8"/>
          <bitfield name="NAKINIC" caption="NAKINI Clear" mask="0x10"/>
          <bitfield name="STALLEDIC" caption="STALLEDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x800"/>
        </register>
        <register name="UESTA2CLR" offset="0x168" rw="W" size="4" access-size="4" atomic-op="clear:UESTA2" initval="0x00000000" caption="Endpoint Status Clear Register">
          <bitfield name="TXINIC" caption="TXINI Clear" mask="0x1"/>
          <bitfield name="RXOUTIC" caption="RXOUTI Clear" mask="0x2"/>
          <bitfield name="RXSTPIC" caption="RXSTPI Clear" mask="0x4"/>
          <bitfield name="NAKOUTIC" caption="NAKOUTI Clear" mask="0x8"/>
          <bitfield name="NAKINIC" caption="NAKINI Clear" mask="0x10"/>
          <bitfield name="STALLEDIC" caption="STALLEDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x800"/>
        </register>
        <register name="UESTA3CLR" offset="0x16C" rw="W" size="4" access-size="4" atomic-op="clear:UESTA3" initval="0x00000000" caption="Endpoint Status Clear Register">
          <bitfield name="TXINIC" caption="TXINI Clear" mask="0x1"/>
          <bitfield name="RXOUTIC" caption="RXOUTI Clear" mask="0x2"/>
          <bitfield name="RXSTPIC" caption="RXSTPI Clear" mask="0x4"/>
          <bitfield name="NAKOUTIC" caption="NAKOUTI Clear" mask="0x8"/>
          <bitfield name="NAKINIC" caption="NAKINI Clear" mask="0x10"/>
          <bitfield name="STALLEDIC" caption="STALLEDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x800"/>
        </register>
        <register name="UESTA4CLR" offset="0x170" rw="W" size="4" access-size="4" atomic-op="clear:UESTA4" initval="0x00000000" caption="Endpoint Status Clear Register">
          <bitfield name="TXINIC" caption="TXINI Clear" mask="0x1"/>
          <bitfield name="RXOUTIC" caption="RXOUTI Clear" mask="0x2"/>
          <bitfield name="RXSTPIC" caption="RXSTPI Clear" mask="0x4"/>
          <bitfield name="NAKOUTIC" caption="NAKOUTI Clear" mask="0x8"/>
          <bitfield name="NAKINIC" caption="NAKINI Clear" mask="0x10"/>
          <bitfield name="STALLEDIC" caption="STALLEDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x800"/>
        </register>
        <register name="UESTA5CLR" offset="0x174" rw="W" size="4" access-size="4" atomic-op="clear:UESTA5" initval="0x00000000" caption="Endpoint Status Clear Register">
          <bitfield name="TXINIC" caption="TXINI Clear" mask="0x1"/>
          <bitfield name="RXOUTIC" caption="RXOUTI Clear" mask="0x2"/>
          <bitfield name="RXSTPIC" caption="RXSTPI Clear" mask="0x4"/>
          <bitfield name="NAKOUTIC" caption="NAKOUTI Clear" mask="0x8"/>
          <bitfield name="NAKINIC" caption="NAKINI Clear" mask="0x10"/>
          <bitfield name="STALLEDIC" caption="STALLEDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x800"/>
        </register>
        <register name="UESTA6CLR" offset="0x178" rw="W" size="4" access-size="4" atomic-op="clear:UESTA6" initval="0x00000000" caption="Endpoint Status Clear Register">
          <bitfield name="TXINIC" caption="TXINI Clear" mask="0x1"/>
          <bitfield name="RXOUTIC" caption="RXOUTI Clear" mask="0x2"/>
          <bitfield name="RXSTPIC" caption="RXSTPI Clear" mask="0x4"/>
          <bitfield name="NAKOUTIC" caption="NAKOUTI Clear" mask="0x8"/>
          <bitfield name="NAKINIC" caption="NAKINI Clear" mask="0x10"/>
          <bitfield name="STALLEDIC" caption="STALLEDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x800"/>
        </register>
        <register name="UESTA7CLR" offset="0x17C" rw="W" size="4" access-size="4" atomic-op="clear:UESTA7" initval="0x00000000" caption="Endpoint Status Clear Register">
          <bitfield name="TXINIC" caption="TXINI Clear" mask="0x1"/>
          <bitfield name="RXOUTIC" caption="RXOUTI Clear" mask="0x2"/>
          <bitfield name="RXSTPIC" caption="RXSTPI Clear" mask="0x4"/>
          <bitfield name="NAKOUTIC" caption="NAKOUTI Clear" mask="0x8"/>
          <bitfield name="NAKINIC" caption="NAKINI Clear" mask="0x10"/>
          <bitfield name="STALLEDIC" caption="STALLEDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x800"/>
        </register>
        <register name="UESTA0SET" offset="0x190" rw="W" size="4" access-size="4" atomic-op="set:UESTA0" initval="0x00000000" caption="Endpoint Status Set Register">
          <bitfield name="TXINIS" caption="TXINI Set" mask="0x1"/>
          <bitfield name="RXOUTIS" caption="RXOUTI Set" mask="0x2"/>
          <bitfield name="RXSTPIS" caption="RXSTPI Set" mask="0x4"/>
          <bitfield name="NAKOUTIS" caption="NAKOUTI Set" mask="0x8"/>
          <bitfield name="NAKINIS" caption="NAKINI Set" mask="0x10"/>
          <bitfield name="STALLEDIS" caption="STALLEDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x800"/>
          <bitfield name="NBUSYBKS" caption="NBUSYBK Set" mask="0x1000"/>
        </register>
        <register name="UESTA1SET" offset="0x194" rw="W" size="4" access-size="4" atomic-op="set:UESTA1" initval="0x00000000" caption="Endpoint Status Set Register">
          <bitfield name="TXINIS" caption="TXINI Set" mask="0x1"/>
          <bitfield name="RXOUTIS" caption="RXOUTI Set" mask="0x2"/>
          <bitfield name="RXSTPIS" caption="RXSTPI Set" mask="0x4"/>
          <bitfield name="NAKOUTIS" caption="NAKOUTI Set" mask="0x8"/>
          <bitfield name="NAKINIS" caption="NAKINI Set" mask="0x10"/>
          <bitfield name="STALLEDIS" caption="STALLEDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x800"/>
          <bitfield name="NBUSYBKS" caption="NBUSYBK Set" mask="0x1000"/>
        </register>
        <register name="UESTA2SET" offset="0x198" rw="W" size="4" access-size="4" atomic-op="set:UESTA2" initval="0x00000000" caption="Endpoint Status Set Register">
          <bitfield name="TXINIS" caption="TXINI Set" mask="0x1"/>
          <bitfield name="RXOUTIS" caption="RXOUTI Set" mask="0x2"/>
          <bitfield name="RXSTPIS" caption="RXSTPI Set" mask="0x4"/>
          <bitfield name="NAKOUTIS" caption="NAKOUTI Set" mask="0x8"/>
          <bitfield name="NAKINIS" caption="NAKINI Set" mask="0x10"/>
          <bitfield name="STALLEDIS" caption="STALLEDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x800"/>
          <bitfield name="NBUSYBKS" caption="NBUSYBK Set" mask="0x1000"/>
        </register>
        <register name="UESTA3SET" offset="0x19C" rw="W" size="4" access-size="4" atomic-op="set:UESTA3" initval="0x00000000" caption="Endpoint Status Set Register">
          <bitfield name="TXINIS" caption="TXINI Set" mask="0x1"/>
          <bitfield name="RXOUTIS" caption="RXOUTI Set" mask="0x2"/>
          <bitfield name="RXSTPIS" caption="RXSTPI Set" mask="0x4"/>
          <bitfield name="NAKOUTIS" caption="NAKOUTI Set" mask="0x8"/>
          <bitfield name="NAKINIS" caption="NAKINI Set" mask="0x10"/>
          <bitfield name="STALLEDIS" caption="STALLEDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x800"/>
          <bitfield name="NBUSYBKS" caption="NBUSYBK Set" mask="0x1000"/>
        </register>
        <register name="UESTA4SET" offset="0x1A0" rw="W" size="4" access-size="4" atomic-op="set:UESTA4" initval="0x00000000" caption="Endpoint Status Set Register">
          <bitfield name="TXINIS" caption="TXINI Set" mask="0x1"/>
          <bitfield name="RXOUTIS" caption="RXOUTI Set" mask="0x2"/>
          <bitfield name="RXSTPIS" caption="RXSTPI Set" mask="0x4"/>
          <bitfield name="NAKOUTIS" caption="NAKOUTI Set" mask="0x8"/>
          <bitfield name="NAKINIS" caption="NAKINI Set" mask="0x10"/>
          <bitfield name="STALLEDIS" caption="STALLEDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x800"/>
          <bitfield name="NBUSYBKS" caption="NBUSYBK Set" mask="0x1000"/>
        </register>
        <register name="UESTA5SET" offset="0x1A4" rw="W" size="4" access-size="4" atomic-op="set:UESTA5" initval="0x00000000" caption="Endpoint Status Set Register">
          <bitfield name="TXINIS" caption="TXINI Set" mask="0x1"/>
          <bitfield name="RXOUTIS" caption="RXOUTI Set" mask="0x2"/>
          <bitfield name="RXSTPIS" caption="RXSTPI Set" mask="0x4"/>
          <bitfield name="NAKOUTIS" caption="NAKOUTI Set" mask="0x8"/>
          <bitfield name="NAKINIS" caption="NAKINI Set" mask="0x10"/>
          <bitfield name="STALLEDIS" caption="STALLEDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x800"/>
          <bitfield name="NBUSYBKS" caption="NBUSYBK Set" mask="0x1000"/>
        </register>
        <register name="UESTA6SET" offset="0x1A8" rw="W" size="4" access-size="4" atomic-op="set:UESTA6" initval="0x00000000" caption="Endpoint Status Set Register">
          <bitfield name="TXINIS" caption="TXINI Set" mask="0x1"/>
          <bitfield name="RXOUTIS" caption="RXOUTI Set" mask="0x2"/>
          <bitfield name="RXSTPIS" caption="RXSTPI Set" mask="0x4"/>
          <bitfield name="NAKOUTIS" caption="NAKOUTI Set" mask="0x8"/>
          <bitfield name="NAKINIS" caption="NAKINI Set" mask="0x10"/>
          <bitfield name="STALLEDIS" caption="STALLEDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x800"/>
          <bitfield name="NBUSYBKS" caption="NBUSYBK Set" mask="0x1000"/>
        </register>
        <register name="UESTA7SET" offset="0x1AC" rw="W" size="4" access-size="4" atomic-op="set:UESTA7" initval="0x00000000" caption="Endpoint Status Set Register">
          <bitfield name="TXINIS" caption="TXINI Set" mask="0x1"/>
          <bitfield name="RXOUTIS" caption="RXOUTI Set" mask="0x2"/>
          <bitfield name="RXSTPIS" caption="RXSTPI Set" mask="0x4"/>
          <bitfield name="NAKOUTIS" caption="NAKOUTI Set" mask="0x8"/>
          <bitfield name="NAKINIS" caption="NAKINI Set" mask="0x10"/>
          <bitfield name="STALLEDIS" caption="STALLEDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x800"/>
          <bitfield name="NBUSYBKS" caption="NBUSYBK Set" mask="0x1000"/>
        </register>
        <register name="UECON0" offset="0x1C0" rw="R" size="4" access-size="4" initval="0x00000000" caption="Endpoint Control Register">
          <bitfield name="TXINE" caption="TXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="RXOUTE" caption="RXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="RXSTPE" caption="RXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="NAKOUTE" caption="NAKOUT Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKINE" caption="NAKIN Interrupt Enable" mask="0x10"/>
          <bitfield name="STALLEDE" caption="STALLED Interrupt Enable" mask="0x40"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x100"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x800"/>
          <bitfield name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable" mask="0x1000"/>
          <bitfield name="KILLBK" caption="Kill IN Bank" mask="0x2000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="NYETDIS" caption="NYET token disable" mask="0x20000"/>
          <bitfield name="RSTDT" caption="Reset Data Toggle" mask="0x40000"/>
          <bitfield name="STALLRQ" caption="STALL Request" mask="0x80000"/>
          <bitfield name="BUSY0" caption="Busy Bank1 Enable" mask="0x1000000"/>
          <bitfield name="BUSY1" caption="Busy Bank0 Enable" mask="0x2000000"/>
        </register>
        <register name="UECON1" offset="0x1C4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Endpoint Control Register">
          <bitfield name="TXINE" caption="TXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="RXOUTE" caption="RXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="RXSTPE" caption="RXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="NAKOUTE" caption="NAKOUT Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKINE" caption="NAKIN Interrupt Enable" mask="0x10"/>
          <bitfield name="STALLEDE" caption="STALLED Interrupt Enable" mask="0x40"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x100"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x800"/>
          <bitfield name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable" mask="0x1000"/>
          <bitfield name="KILLBK" caption="Kill IN Bank" mask="0x2000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="NYETDIS" caption="NYET Token Enable" mask="0x20000"/>
          <bitfield name="RSTDT" caption="Reset Data Toggle" mask="0x40000"/>
          <bitfield name="STALLRQ" caption="STALL Request" mask="0x80000"/>
          <bitfield name="BUSY0" caption="Busy Bank1 Enable" mask="0x1000000"/>
          <bitfield name="BUSY1" caption="Busy Bank0 Enable" mask="0x2000000"/>
        </register>
        <register name="UECON2" offset="0x1C8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Endpoint Control Register">
          <bitfield name="TXINE" caption="TXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="RXOUTE" caption="RXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="RXSTPE" caption="RXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="NAKOUTE" caption="NAKOUT Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKINE" caption="NAKIN Interrupt Enable" mask="0x10"/>
          <bitfield name="STALLEDE" caption="STALLED Interrupt Enable" mask="0x40"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x100"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x800"/>
          <bitfield name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable" mask="0x1000"/>
          <bitfield name="KILLBK" caption="Kill IN Bank" mask="0x2000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="NYETDIS" caption="NYET Token Enable" mask="0x20000"/>
          <bitfield name="RSTDT" caption="Reset Data Toggle" mask="0x40000"/>
          <bitfield name="STALLRQ" caption="STALL Request" mask="0x80000"/>
          <bitfield name="BUSY0" caption="Busy Bank1 Enable" mask="0x1000000"/>
          <bitfield name="BUSY1" caption="Busy Bank0 Enable" mask="0x2000000"/>
        </register>
        <register name="UECON3" offset="0x1CC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Endpoint Control Register">
          <bitfield name="TXINE" caption="TXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="RXOUTE" caption="RXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="RXSTPE" caption="RXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="NAKOUTE" caption="NAKOUT Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKINE" caption="NAKIN Interrupt Enable" mask="0x10"/>
          <bitfield name="STALLEDE" caption="STALLED Interrupt Enable" mask="0x40"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x100"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x800"/>
          <bitfield name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable" mask="0x1000"/>
          <bitfield name="KILLBK" caption="Kill IN Bank" mask="0x2000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="NYETDIS" caption="NYET Token Enable" mask="0x20000"/>
          <bitfield name="RSTDT" caption="Reset Data Toggle" mask="0x40000"/>
          <bitfield name="STALLRQ" caption="STALL Request" mask="0x80000"/>
          <bitfield name="BUSY0" caption="Busy Bank1 Enable" mask="0x1000000"/>
          <bitfield name="BUSY1" caption="Busy Bank0 Enable" mask="0x2000000"/>
        </register>
        <register name="UECON4" offset="0x1D0" rw="R" size="4" access-size="4" initval="0x00000000" caption="Endpoint Control Register">
          <bitfield name="TXINE" caption="TXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="RXOUTE" caption="RXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="RXSTPE" caption="RXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="NAKOUTE" caption="NAKOUT Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKINE" caption="NAKIN Interrupt Enable" mask="0x10"/>
          <bitfield name="STALLEDE" caption="STALLED Interrupt Enable" mask="0x40"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x100"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x800"/>
          <bitfield name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable" mask="0x1000"/>
          <bitfield name="KILLBK" caption="Kill IN Bank" mask="0x2000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="NYETDIS" caption="NYET Token Enable" mask="0x20000"/>
          <bitfield name="RSTDT" caption="Reset Data Toggle" mask="0x40000"/>
          <bitfield name="STALLRQ" caption="STALL Request" mask="0x80000"/>
          <bitfield name="BUSY0" caption="Busy Bank1 Enable" mask="0x1000000"/>
          <bitfield name="BUSY1" caption="Busy Bank0 Enable" mask="0x2000000"/>
        </register>
        <register name="UECON5" offset="0x1D4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Endpoint Control Register">
          <bitfield name="TXINE" caption="TXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="RXOUTE" caption="RXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="RXSTPE" caption="RXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="NAKOUTE" caption="NAKOUT Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKINE" caption="NAKIN Interrupt Enable" mask="0x10"/>
          <bitfield name="STALLEDE" caption="STALLED Interrupt Enable" mask="0x40"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x100"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x800"/>
          <bitfield name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable" mask="0x1000"/>
          <bitfield name="KILLBK" caption="Kill IN Bank" mask="0x2000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="NYETDIS" caption="NYET Token Enable" mask="0x20000"/>
          <bitfield name="RSTDT" caption="Reset Data Toggle" mask="0x40000"/>
          <bitfield name="STALLRQ" caption="STALL Request" mask="0x80000"/>
          <bitfield name="BUSY0" caption="Busy Bank1 Enable" mask="0x1000000"/>
          <bitfield name="BUSY1" caption="Busy Bank0 Enable" mask="0x2000000"/>
        </register>
        <register name="UECON6" offset="0x1D8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Endpoint Control Register">
          <bitfield name="TXINE" caption="TXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="RXOUTE" caption="RXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="RXSTPE" caption="RXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="NAKOUTE" caption="NAKOUT Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKINE" caption="NAKIN Interrupt Enable" mask="0x10"/>
          <bitfield name="STALLEDE" caption="STALLED Interrupt Enable" mask="0x40"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x100"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x800"/>
          <bitfield name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable" mask="0x1000"/>
          <bitfield name="KILLBK" caption="Kill IN Bank" mask="0x2000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="NYETDIS" caption="NYET Token Enable" mask="0x20000"/>
          <bitfield name="RSTDT" caption="Reset Data Toggle" mask="0x40000"/>
          <bitfield name="STALLRQ" caption="STALL Request" mask="0x80000"/>
          <bitfield name="BUSY0" caption="Busy Bank1 Enable" mask="0x1000000"/>
          <bitfield name="BUSY1" caption="Busy Bank0 Enable" mask="0x2000000"/>
        </register>
        <register name="UECON7" offset="0x1DC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Endpoint Control Register">
          <bitfield name="TXINE" caption="TXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="RXOUTE" caption="RXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="RXSTPE" caption="RXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="NAKOUTE" caption="NAKOUT Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKINE" caption="NAKIN Interrupt Enable" mask="0x10"/>
          <bitfield name="STALLEDE" caption="STALLED Interrupt Enable" mask="0x40"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x100"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x800"/>
          <bitfield name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable" mask="0x1000"/>
          <bitfield name="KILLBK" caption="Kill IN Bank" mask="0x2000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="NYETDIS" caption="NYET Token Enable" mask="0x20000"/>
          <bitfield name="RSTDT" caption="Reset Data Toggle" mask="0x40000"/>
          <bitfield name="STALLRQ" caption="STALL Request" mask="0x80000"/>
          <bitfield name="BUSY0" caption="Busy Bank1 Enable" mask="0x1000000"/>
          <bitfield name="BUSY1" caption="Busy Bank0 Enable" mask="0x2000000"/>
        </register>
        <register name="UECON0SET" offset="0x1F0" rw="W" size="4" access-size="4" atomic-op="set:UECON0" initval="0x00000000" caption="Endpoint Control Set Register">
          <bitfield name="TXINES" caption="TXINE Set" mask="0x1"/>
          <bitfield name="RXOUTES" caption="RXOUTE Set" mask="0x2"/>
          <bitfield name="RXSTPES" caption="RXSTPE Set" mask="0x4"/>
          <bitfield name="NAKOUTES" caption="NAKOUTE Set" mask="0x8"/>
          <bitfield name="NAKINES" caption="NAKINE Set" mask="0x10"/>
          <bitfield name="STALLEDES" caption="STALLEDE Set" mask="0x40"/>
          <bitfield name="NREPLYS" caption="NREPLY Set" mask="0x100"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x800"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="KILLBKS" caption="KILLBK Set" mask="0x2000"/>
          <bitfield name="NYETDISS" caption="NYETDIS Set" mask="0x20000"/>
          <bitfield name="RSTDTS" caption="RSTDT Set" mask="0x40000"/>
          <bitfield name="STALLRQS" caption="STALLRQ Set" mask="0x80000"/>
          <bitfield name="BUSY0S" caption="BUSY0 Set" mask="0x1000000"/>
          <bitfield name="BUSY1S" caption="BUSY1 Set" mask="0x2000000"/>
        </register>
        <register name="UECON1SET" offset="0x1F4" rw="W" size="4" access-size="4" atomic-op="set:UECON1" initval="0x00000000" caption="Endpoint Control Set Register">
          <bitfield name="TXINES" caption="TXINE Set" mask="0x1"/>
          <bitfield name="RXOUTES" caption="RXOUTE Set" mask="0x2"/>
          <bitfield name="RXSTPES" caption="RXSTPE Set" mask="0x4"/>
          <bitfield name="NAKOUTES" caption="NAKOUTE Set" mask="0x8"/>
          <bitfield name="NAKINES" caption="NAKINE Set" mask="0x10"/>
          <bitfield name="STALLEDES" caption="STALLEDE Set" mask="0x40"/>
          <bitfield name="NREPLYS" caption="NREPLY Set" mask="0x100"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x800"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="KILLBKS" caption="KILLBK Set" mask="0x2000"/>
          <bitfield name="NYETDISS" caption="NYETDIS Set" mask="0x20000"/>
          <bitfield name="RSTDTS" caption="RSTDT Set" mask="0x40000"/>
          <bitfield name="STALLRQS" caption="STALLRQ Set" mask="0x80000"/>
          <bitfield name="BUSY0S" caption="BUSY0 Set" mask="0x1000000"/>
          <bitfield name="BUSY1S" caption="BUSY1 Set" mask="0x2000000"/>
        </register>
        <register name="UECON2SET" offset="0x1F8" rw="W" size="4" access-size="4" atomic-op="set:UECON2" initval="0x00000000" caption="Endpoint Control Set Register">
          <bitfield name="TXINES" caption="TXINE Set" mask="0x1"/>
          <bitfield name="RXOUTES" caption="RXOUTE Set" mask="0x2"/>
          <bitfield name="RXSTPES" caption="RXSTPE Set" mask="0x4"/>
          <bitfield name="NAKOUTES" caption="NAKOUTE Set" mask="0x8"/>
          <bitfield name="NAKINES" caption="NAKINE Set" mask="0x10"/>
          <bitfield name="STALLEDES" caption="STALLEDE Set" mask="0x40"/>
          <bitfield name="NREPLYS" caption="NREPLY Set" mask="0x100"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x800"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="KILLBKS" caption="KILLBK Set" mask="0x2000"/>
          <bitfield name="NYETDISS" caption="NYETDIS Set" mask="0x20000"/>
          <bitfield name="RSTDTS" caption="RSTDT Set" mask="0x40000"/>
          <bitfield name="STALLRQS" caption="STALLRQ Set" mask="0x80000"/>
          <bitfield name="BUSY0S" caption="BUSY0 Set" mask="0x1000000"/>
          <bitfield name="BUSY1S" caption="BUSY1 Set" mask="0x2000000"/>
        </register>
        <register name="UECON3SET" offset="0x1FC" rw="W" size="4" access-size="4" atomic-op="set:UECON3" initval="0x00000000" caption="Endpoint Control Set Register">
          <bitfield name="TXINES" caption="TXINE Set" mask="0x1"/>
          <bitfield name="RXOUTES" caption="RXOUTE Set" mask="0x2"/>
          <bitfield name="RXSTPES" caption="RXSTPE Set" mask="0x4"/>
          <bitfield name="NAKOUTES" caption="NAKOUTE Set" mask="0x8"/>
          <bitfield name="NAKINES" caption="NAKINE Set" mask="0x10"/>
          <bitfield name="STALLEDES" caption="STALLEDE Set" mask="0x40"/>
          <bitfield name="NREPLYS" caption="NREPLY Set" mask="0x100"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x800"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="KILLBKS" caption="KILLBK Set" mask="0x2000"/>
          <bitfield name="NYETDISS" caption="NYETDIS Set" mask="0x20000"/>
          <bitfield name="RSTDTS" caption="RSTDT Set" mask="0x40000"/>
          <bitfield name="STALLRQS" caption="STALLRQ Set" mask="0x80000"/>
          <bitfield name="BUSY0S" caption="BUSY0 Set" mask="0x1000000"/>
          <bitfield name="BUSY1S" caption="BUSY1 Set" mask="0x2000000"/>
        </register>
        <register name="UECON4SET" offset="0x200" rw="W" size="4" access-size="4" atomic-op="set:UECON4" initval="0x00000000" caption="Endpoint Control Set Register">
          <bitfield name="TXINES" caption="TXINE Set" mask="0x1"/>
          <bitfield name="RXOUTES" caption="RXOUTE Set" mask="0x2"/>
          <bitfield name="RXSTPES" caption="RXSTPE Set" mask="0x4"/>
          <bitfield name="NAKOUTES" caption="NAKOUTE Set" mask="0x8"/>
          <bitfield name="NAKINES" caption="NAKINE Set" mask="0x10"/>
          <bitfield name="STALLEDES" caption="STALLEDE Set" mask="0x40"/>
          <bitfield name="NREPLYS" caption="NREPLY Set" mask="0x100"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x800"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="KILLBKS" caption="KILLBK Set" mask="0x2000"/>
          <bitfield name="NYETDISS" caption="NYETDIS Set" mask="0x20000"/>
          <bitfield name="RSTDTS" caption="RSTDT Set" mask="0x40000"/>
          <bitfield name="STALLRQS" caption="STALLRQ Set" mask="0x80000"/>
          <bitfield name="BUSY0S" caption="BUSY0 Set" mask="0x1000000"/>
          <bitfield name="BUSY1S" caption="BUSY1 Set" mask="0x2000000"/>
        </register>
        <register name="UECON5SET" offset="0x204" rw="W" size="4" access-size="4" atomic-op="set:UECON5" initval="0x00000000" caption="Endpoint Control Set Register">
          <bitfield name="TXINES" caption="TXINE Set" mask="0x1"/>
          <bitfield name="RXOUTES" caption="RXOUTE Set" mask="0x2"/>
          <bitfield name="RXSTPES" caption="RXSTPE Set" mask="0x4"/>
          <bitfield name="NAKOUTES" caption="NAKOUTE Set" mask="0x8"/>
          <bitfield name="NAKINES" caption="NAKINE Set" mask="0x10"/>
          <bitfield name="STALLEDES" caption="STALLEDE Set" mask="0x40"/>
          <bitfield name="NREPLYS" caption="NREPLY Set" mask="0x100"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x800"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="KILLBKS" caption="KILLBK Set" mask="0x2000"/>
          <bitfield name="NYETDISS" caption="NYETDIS Set" mask="0x20000"/>
          <bitfield name="RSTDTS" caption="RSTDT Set" mask="0x40000"/>
          <bitfield name="STALLRQS" caption="STALLRQ Set" mask="0x80000"/>
          <bitfield name="BUSY0S" caption="BUSY0 Set" mask="0x1000000"/>
          <bitfield name="BUSY1S" caption="BUSY1 Set" mask="0x2000000"/>
        </register>
        <register name="UECON6SET" offset="0x208" rw="W" size="4" access-size="4" atomic-op="set:UECON6" initval="0x00000000" caption="Endpoint Control Set Register">
          <bitfield name="TXINES" caption="TXINE Set" mask="0x1"/>
          <bitfield name="RXOUTES" caption="RXOUTE Set" mask="0x2"/>
          <bitfield name="RXSTPES" caption="RXSTPE Set" mask="0x4"/>
          <bitfield name="NAKOUTES" caption="NAKOUTE Set" mask="0x8"/>
          <bitfield name="NAKINES" caption="NAKINE Set" mask="0x10"/>
          <bitfield name="STALLEDES" caption="STALLEDE Set" mask="0x40"/>
          <bitfield name="NREPLYS" caption="NREPLY Set" mask="0x100"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x800"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="KILLBKS" caption="KILLBK Set" mask="0x2000"/>
          <bitfield name="NYETDISS" caption="NYETDIS Set" mask="0x20000"/>
          <bitfield name="RSTDTS" caption="RSTDT Set" mask="0x40000"/>
          <bitfield name="STALLRQS" caption="STALLRQ Set" mask="0x80000"/>
          <bitfield name="BUSY0S" caption="BUSY0 Set" mask="0x1000000"/>
          <bitfield name="BUSY1S" caption="BUSY1 Set" mask="0x2000000"/>
        </register>
        <register name="UECON7SET" offset="0x20C" rw="W" size="4" access-size="4" atomic-op="set:UECON7" initval="0x00000000" caption="Endpoint Control Set Register">
          <bitfield name="TXINES" caption="TXINE Set" mask="0x1"/>
          <bitfield name="RXOUTES" caption="RXOUTE Set" mask="0x2"/>
          <bitfield name="RXSTPES" caption="RXSTPE Set" mask="0x4"/>
          <bitfield name="NAKOUTES" caption="NAKOUTE Set" mask="0x8"/>
          <bitfield name="NAKINES" caption="NAKINE Set" mask="0x10"/>
          <bitfield name="STALLEDES" caption="STALLEDE Set" mask="0x40"/>
          <bitfield name="NREPLYS" caption="NREPLY Set" mask="0x100"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x800"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="KILLBKS" caption="KILLBK Set" mask="0x2000"/>
          <bitfield name="NYETDISS" caption="NYETDIS Set" mask="0x20000"/>
          <bitfield name="RSTDTS" caption="RSTDT Set" mask="0x40000"/>
          <bitfield name="STALLRQS" caption="STALLRQ Set" mask="0x80000"/>
          <bitfield name="BUSY0S" caption="BUSY0 Set" mask="0x1000000"/>
          <bitfield name="BUSY1S" caption="BUSY1 Set" mask="0x2000000"/>
        </register>
        <register name="UECON0CLR" offset="0x220" rw="W" size="4" access-size="4" atomic-op="clear:UECON0" initval="0x00000000" caption="Endpoint Control Clear Register">
          <bitfield name="TXINEC" caption="TXINE Clear" mask="0x1"/>
          <bitfield name="RXOUTEC" caption="RXOUTE Clear" mask="0x2"/>
          <bitfield name="RXSTPEC" caption="RXSTPE Clear" mask="0x4"/>
          <bitfield name="NAKOUTEC" caption="NAKOUTE Clear" mask="0x8"/>
          <bitfield name="NAKINEC" caption="NAKINE Clear" mask="0x10"/>
          <bitfield name="STALLEDEC" caption="STALLEDE Clear" mask="0x40"/>
          <bitfield name="NREPLYC" caption="NREPLY Clear" mask="0x100"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x800"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="NYETDISC" caption="NYETDIS Clear" mask="0x20000"/>
          <bitfield name="STALLRQC" caption="STALLRQ Clear" mask="0x80000"/>
          <bitfield name="BUSY0C" caption="BUSY0 Clear" mask="0x1000000"/>
          <bitfield name="BUSY1C" caption="BUSY1 Clear" mask="0x2000000"/>
        </register>
        <register name="UECON1CLR" offset="0x224" rw="W" size="4" access-size="4" atomic-op="clear:UECON1" initval="0x00000000" caption="TXINE Clear">
          <bitfield name="TXINEC" caption="TXINE Clear" mask="0x1"/>
          <bitfield name="RXOUTEC" caption="RXOUTE Clear" mask="0x2"/>
          <bitfield name="RXSTPEC" caption="RXOUTE Clear" mask="0x4"/>
          <bitfield name="NAKOUTEC" caption="NAKOUTE Clear" mask="0x8"/>
          <bitfield name="NAKINEC" caption="NAKINE Clear" mask="0x10"/>
          <bitfield name="STALLEDEC" caption="RXSTPE Clear" mask="0x40"/>
          <bitfield name="NREPLYC" caption="NREPLY Clear" mask="0x100"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x800"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="NYETDISC" caption="NYETDIS Clear" mask="0x20000"/>
          <bitfield name="STALLRQC" caption="STALLEDE Clear" mask="0x80000"/>
          <bitfield name="BUSY0C" caption="BUSY0 Clear" mask="0x1000000"/>
          <bitfield name="BUSY1C" caption="BUSY1 Clear" mask="0x2000000"/>
        </register>
        <register name="UECON2CLR" offset="0x228" rw="W" size="4" access-size="4" atomic-op="clear:UECON2" initval="0x00000000" caption="TXINE Clear">
          <bitfield name="TXINEC" caption="TXINE Clear" mask="0x1"/>
          <bitfield name="RXOUTEC" caption="RXOUTE Clear" mask="0x2"/>
          <bitfield name="RXSTPEC" caption="RXOUTE Clear" mask="0x4"/>
          <bitfield name="NAKOUTEC" caption="NAKOUTE Clear" mask="0x8"/>
          <bitfield name="NAKINEC" caption="NAKINE Clear" mask="0x10"/>
          <bitfield name="STALLEDEC" caption="RXSTPE Clear" mask="0x40"/>
          <bitfield name="NREPLYC" caption="NREPLY Clear" mask="0x100"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x800"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="NYETDISC" caption="NYETDIS Clear" mask="0x20000"/>
          <bitfield name="STALLRQC" caption="STALLEDE Clear" mask="0x80000"/>
          <bitfield name="BUSY0C" caption="BUSY0 Clear" mask="0x1000000"/>
          <bitfield name="BUSY1C" caption="BUSY1 Clear" mask="0x2000000"/>
        </register>
        <register name="UECON3CLR" offset="0x22C" rw="W" size="4" access-size="4" atomic-op="clear:UECON3" initval="0x00000000" caption="TXINE Clear">
          <bitfield name="TXINEC" caption="TXINE Clear" mask="0x1"/>
          <bitfield name="RXOUTEC" caption="RXOUTE Clear" mask="0x2"/>
          <bitfield name="RXSTPEC" caption="RXOUTE Clear" mask="0x4"/>
          <bitfield name="NAKOUTEC" caption="NAKOUTE Clear" mask="0x8"/>
          <bitfield name="NAKINEC" caption="NAKINE Clear" mask="0x10"/>
          <bitfield name="STALLEDEC" caption="RXSTPE Clear" mask="0x40"/>
          <bitfield name="NREPLYC" caption="NREPLY Clear" mask="0x100"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x800"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="NYETDISC" caption="NYETDIS Clear" mask="0x20000"/>
          <bitfield name="STALLRQC" caption="STALLEDE Clear" mask="0x80000"/>
          <bitfield name="BUSY0C" caption="BUSY0 Clear" mask="0x1000000"/>
          <bitfield name="BUSY1C" caption="BUSY1 Clear" mask="0x2000000"/>
        </register>
        <register name="UECON4CLR" offset="0x230" rw="W" size="4" access-size="4" atomic-op="clear:UECON4" initval="0x00000000" caption="TXINE Clear">
          <bitfield name="TXINEC" caption="TXINE Clear" mask="0x1"/>
          <bitfield name="RXOUTEC" caption="RXOUTE Clear" mask="0x2"/>
          <bitfield name="RXSTPEC" caption="RXOUTE Clear" mask="0x4"/>
          <bitfield name="NAKOUTEC" caption="NAKOUTE Clear" mask="0x8"/>
          <bitfield name="NAKINEC" caption="NAKINE Clear" mask="0x10"/>
          <bitfield name="STALLEDEC" caption="RXSTPE Clear" mask="0x40"/>
          <bitfield name="NREPLYC" caption="NREPLY Clear" mask="0x100"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x800"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="NYETDISC" caption="NYETDIS Clear" mask="0x20000"/>
          <bitfield name="STALLRQC" caption="STALLEDE Clear" mask="0x80000"/>
          <bitfield name="BUSY0C" caption="BUSY0 Clear" mask="0x1000000"/>
          <bitfield name="BUSY1C" caption="BUSY1 Clear" mask="0x2000000"/>
        </register>
        <register name="UECON5CLR" offset="0x234" rw="W" size="4" access-size="4" atomic-op="clear:UECON5" initval="0x00000000" caption="TXINE Clear">
          <bitfield name="TXINEC" caption="TXINE Clear" mask="0x1"/>
          <bitfield name="RXOUTEC" caption="RXOUTE Clear" mask="0x2"/>
          <bitfield name="RXSTPEC" caption="RXOUTE Clear" mask="0x4"/>
          <bitfield name="NAKOUTEC" caption="NAKOUTE Clear" mask="0x8"/>
          <bitfield name="NAKINEC" caption="NAKINE Clear" mask="0x10"/>
          <bitfield name="STALLEDEC" caption="RXSTPE Clear" mask="0x40"/>
          <bitfield name="NREPLYC" caption="NREPLY Clear" mask="0x100"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x800"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="NYETDISC" caption="NYETDIS Clear" mask="0x20000"/>
          <bitfield name="STALLRQC" caption="STALLEDE Clear" mask="0x80000"/>
          <bitfield name="BUSY0C" caption="BUSY0 Clear" mask="0x1000000"/>
          <bitfield name="BUSY1C" caption="BUSY1 Clear" mask="0x2000000"/>
        </register>
        <register name="UECON6CLR" offset="0x238" rw="W" size="4" access-size="4" atomic-op="clear:UECON6" initval="0x00000000" caption="TXINE Clear">
          <bitfield name="TXINEC" caption="TXINE Clear" mask="0x1"/>
          <bitfield name="RXOUTEC" caption="RXOUTE Clear" mask="0x2"/>
          <bitfield name="RXSTPEC" caption="RXOUTE Clear" mask="0x4"/>
          <bitfield name="NAKOUTEC" caption="NAKOUTE Clear" mask="0x8"/>
          <bitfield name="NAKINEC" caption="NAKINE Clear" mask="0x10"/>
          <bitfield name="STALLEDEC" caption="RXSTPE Clear" mask="0x40"/>
          <bitfield name="NREPLYC" caption="NREPLY Clear" mask="0x100"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x800"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="NYETDISC" caption="NYETDIS Clear" mask="0x20000"/>
          <bitfield name="STALLRQC" caption="STALLEDE Clear" mask="0x80000"/>
          <bitfield name="BUSY0C" caption="BUSY0 Clear" mask="0x1000000"/>
          <bitfield name="BUSY1C" caption="BUSY1 Clear" mask="0x2000000"/>
        </register>
        <register name="UECON7CLR" offset="0x23C" rw="W" size="4" access-size="4" atomic-op="clear:UECON7" initval="0x00000000" caption="TXINE Clear">
          <bitfield name="TXINEC" caption="TXINE Clear" mask="0x1"/>
          <bitfield name="RXOUTEC" caption="RXOUTE Clear" mask="0x2"/>
          <bitfield name="RXSTPEC" caption="RXOUTE Clear" mask="0x4"/>
          <bitfield name="NAKOUTEC" caption="NAKOUTE Clear" mask="0x8"/>
          <bitfield name="NAKINEC" caption="NAKINE Clear" mask="0x10"/>
          <bitfield name="STALLEDEC" caption="RXSTPE Clear" mask="0x40"/>
          <bitfield name="NREPLYC" caption="NREPLY Clear" mask="0x100"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x800"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="NYETDISC" caption="NYETDIS Clear" mask="0x20000"/>
          <bitfield name="STALLRQC" caption="STALLEDE Clear" mask="0x80000"/>
          <bitfield name="BUSY0C" caption="BUSY0 Clear" mask="0x1000000"/>
          <bitfield name="BUSY1C" caption="BUSY1 Clear" mask="0x2000000"/>
        </register>
        <register name="UHCON" offset="0x400" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Host General Control Register">
          <bitfield name="SOFE" caption="SOF Enable" mask="0x100"/>
          <bitfield name="RESET" caption="Send USB Reset" mask="0x200"/>
          <bitfield name="RESUME" caption="Send USB Resume" mask="0x400"/>
          <bitfield name="SPDCONF" caption="Speed Configuration" mask="0x3000"/>
          <bitfield name="TSTJ" caption="Test J" mask="0x10000"/>
          <bitfield name="TSTK" caption="Test K" mask="0x20000"/>
        </register>
        <register name="UHINT" offset="0x404" rw="R" size="4" access-size="4" initval="0x00000000" caption="Host Global Interrupt Register">
          <bitfield name="DCONNI" caption="Device Connection Interrupt" mask="0x1"/>
          <bitfield name="DDISCI" caption="Device Disconnection Interrupt" mask="0x2"/>
          <bitfield name="RSTI" caption="USB Reset Sent Interrupt" mask="0x4"/>
          <bitfield name="RSMEDI" caption="Downstream Resume Sent Interrupt" mask="0x8"/>
          <bitfield name="RXRSMI" caption="Upstream Resume Received Interrupt" mask="0x10"/>
          <bitfield name="HSOFI" caption="Host SOF Interrupt" mask="0x20"/>
          <bitfield name="HWUPI" caption="Host Wake-Up Interrupt" mask="0x40"/>
          <bitfield name="P0INT" caption="Pipe 0 Interrupt" mask="0x100"/>
          <bitfield name="P1INT" caption="Pipe 1 Interrupt" mask="0x200"/>
          <bitfield name="P2INT" caption="Pipe 2 Interrupt" mask="0x400"/>
          <bitfield name="P3INT" caption="Pipe 3 Interrupt" mask="0x800"/>
          <bitfield name="P4INT" caption="Pipe 4 Interrupt" mask="0x1000"/>
          <bitfield name="P5INT" caption="Pipe 5 Interrupt" mask="0x2000"/>
          <bitfield name="P6INT" caption="Pipe 6 Interrupt" mask="0x4000"/>
        </register>
        <register name="UHINTCLR" offset="0x408" rw="W" size="4" access-size="4" atomic-op="clear:UHINT" initval="0x00000000" caption="Host Global Interrrupt Clear Register">
          <bitfield name="DCONNIC" caption="DCONNI Clear" mask="0x1"/>
          <bitfield name="DDISCIC" caption="DDISCI Clear" mask="0x2"/>
          <bitfield name="RSTIC" caption="RSTI Clear" mask="0x4"/>
          <bitfield name="RSMEDIC" caption="RSMEDI Clear" mask="0x8"/>
          <bitfield name="RXRSMIC" caption="RXRSMI Clear" mask="0x10"/>
          <bitfield name="HSOFIC" caption="HSOFI Clear" mask="0x20"/>
          <bitfield name="HWUPIC" caption="HWUPI Clear" mask="0x40"/>
        </register>
        <register name="UHINTSET" offset="0x40C" rw="W" size="4" access-size="4" atomic-op="set:UHINT" initval="0x00000000" caption="Host Global Interrupt Set Register">
          <bitfield name="DCONNIS" caption="DCONNI Set" mask="0x1"/>
          <bitfield name="DDISCIS" caption="DDISCI Set" mask="0x2"/>
          <bitfield name="RSTIS" caption="RSTI Set" mask="0x4"/>
          <bitfield name="RSMEDIS" caption="RSMEDI Set" mask="0x8"/>
          <bitfield name="RXRSMIS" caption="RXRSMI Set" mask="0x10"/>
          <bitfield name="HSOFIS" caption="HSOFI Set" mask="0x20"/>
          <bitfield name="HWUPIS" caption="HWUPI Set" mask="0x40"/>
        </register>
        <register name="UHINTE" offset="0x410" rw="R" size="4" access-size="4" initval="0x00000000" caption="Host Global Interrupt Enable Register">
          <bitfield name="DCONNIE" caption="DCONNI Enable" mask="0x1"/>
          <bitfield name="DDISCIE" caption="DDISCI Enable" mask="0x2"/>
          <bitfield name="RSTIE" caption="RSTI Enable" mask="0x4"/>
          <bitfield name="RSMEDIE" caption="RSMEDI Enable" mask="0x8"/>
          <bitfield name="RXRSMIE" caption="RXRSMI Enable" mask="0x10"/>
          <bitfield name="HSOFIE" caption="HSOFI Enable" mask="0x20"/>
          <bitfield name="HWUPIE" caption="HWUPI Enable" mask="0x40"/>
          <bitfield name="P0INTE" caption="P0INT Enable" mask="0x100"/>
          <bitfield name="P1INTE" caption="P1INT Enable" mask="0x200"/>
          <bitfield name="P2INTE" caption="P2INT Enable" mask="0x400"/>
          <bitfield name="P3INTE" caption="P3INT Enable" mask="0x800"/>
          <bitfield name="P4INTE" caption="P4INT Enable" mask="0x1000"/>
          <bitfield name="P5INTE" caption="P5INT Enable" mask="0x2000"/>
          <bitfield name="P6INTE" caption="P6INT Enable" mask="0x4000"/>
          <bitfield name="P7INTE" caption="P7INT Enable" mask="0x8000"/>
        </register>
        <register name="UHINTECLR" offset="0x414" rw="W" size="4" access-size="4" atomic-op="clear:UHINTE" initval="0x00000000" caption="Host Global Interrupt Enable Clear Register">
          <bitfield name="DCONNIEC" caption="DCONNIE Clear" mask="0x1"/>
          <bitfield name="DDISCIEC" caption="DDISCIE Clear" mask="0x2"/>
          <bitfield name="RSTIEC" caption="RSTIE Clear" mask="0x4"/>
          <bitfield name="RSMEDIEC" caption="RSMEDIE Clear" mask="0x8"/>
          <bitfield name="RXRSMIEC" caption="RXRSMIE Clear" mask="0x10"/>
          <bitfield name="HSOFIEC" caption="HSOFIE Clear" mask="0x20"/>
          <bitfield name="HWUPIEC" caption="HWUPIE Clear" mask="0x40"/>
          <bitfield name="P0INTEC" caption="P0INTE Clear" mask="0x100"/>
          <bitfield name="P1INTEC" caption="P1INTE Clear" mask="0x200"/>
          <bitfield name="P2INTEC" caption="P2INTE Clear" mask="0x400"/>
          <bitfield name="P3INTEC" caption="P3INTE Clear" mask="0x800"/>
          <bitfield name="P4INTEC" caption="P4INTE Clear" mask="0x1000"/>
          <bitfield name="P5INTEC" caption="P5INTE Clear" mask="0x2000"/>
          <bitfield name="P6INTEC" caption="P6INTE Clear" mask="0x4000"/>
          <bitfield name="P7INTEC" caption="P7INTE Clear" mask="0x8000"/>
        </register>
        <register name="UHINTESET" offset="0x418" rw="W" size="4" access-size="4" atomic-op="set:UHINTE" initval="0x00000000" caption="Host Global Interrupt Enable Set Register">
          <bitfield name="DCONNIES" caption="DCONNIE Set" mask="0x1"/>
          <bitfield name="DDISCIES" caption="DDISCIE Set" mask="0x2"/>
          <bitfield name="RSTIES" caption="RSTIE Set" mask="0x4"/>
          <bitfield name="RSMEDIES" caption="RSMEDIE Set" mask="0x8"/>
          <bitfield name="RXRSMIES" caption="RXRSMIE Set" mask="0x10"/>
          <bitfield name="HSOFIES" caption="HSOFIE Set" mask="0x20"/>
          <bitfield name="HWUPIES" caption="HWUPIE Set" mask="0x40"/>
          <bitfield name="P0INTES" caption="P0INTE Set" mask="0x100"/>
          <bitfield name="P1INTES" caption="P1INTE Set" mask="0x200"/>
          <bitfield name="P2INTES" caption="P2INTE Set" mask="0x400"/>
          <bitfield name="P3INTES" caption="P3INTE Set" mask="0x800"/>
          <bitfield name="P4INTES" caption="P4INTE Set" mask="0x1000"/>
          <bitfield name="P5INTES" caption="P5INTE Set" mask="0x2000"/>
          <bitfield name="P6INTES" caption="P6INTE Set" mask="0x4000"/>
          <bitfield name="P7INTES" caption="P7INTE Set" mask="0x8000"/>
        </register>
        <register name="UPRST" offset="0x41C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Reset Register">
          <bitfield name="PEN0" caption="Pipe0 Enable" mask="0x1"/>
          <bitfield name="PEN1" caption="Pipe1 Enable" mask="0x2"/>
          <bitfield name="PEN2" caption="Pipe2 Enable" mask="0x4"/>
          <bitfield name="PEN3" caption="Pipe3 Enable" mask="0x8"/>
          <bitfield name="PEN4" caption="Pipe4 Enable" mask="0x10"/>
          <bitfield name="PEN5" caption="Pipe5 Enable" mask="0x20"/>
          <bitfield name="PEN6" caption="Pipe6 Enable" mask="0x40"/>
          <bitfield name="PEN7" caption="Pipe7 Enable" mask="0x80"/>
        </register>
        <register name="UHFNUM" offset="0x420" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Host Frame Number Register">
          <bitfield name="MFNUM" caption="Micro Frame Number" mask="0x7"/>
          <bitfield name="FNUM" caption="Frame Number" mask="0x3FF8"/>
          <bitfield name="FLENHIGH" caption="Frame Length" mask="0xFF0000"/>
        </register>
        <register name="UHSOFC" offset="0x424" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Host Start of Frame Control Register">
          <bitfield name="FLENC" caption="Frame Length Control" mask="0x3FFF"/>
          <bitfield name="FLENCE" caption="Frame Length Control Enable" mask="0x10000"/>
        </register>
        <register name="UPCFG0" offset="0x500" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Configuration Register">
          <bitfield name="PBK" caption="Pipe Banks" mask="0x4" values="USBC_UPCFG0__PBK"/>
          <bitfield name="PSIZE" caption="Pipe Size" mask="0x70" values="USBC_UPCFG0__PSIZE"/>
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x300" values="USBC_UPCFG0__PTOKEN"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x3000" values="USBC_UPCFG0__PTYPE"/>
          <bitfield name="PINGEN" caption="Ping Enable" mask="0x100000"/>
          <bitfield name="BINTERVAL" caption="binterval parameter" mask="0xFF000000"/>
        </register>
        <register name="UPCFG1" offset="0x504" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Configuration Register">
          <bitfield name="PBK" caption="Pipe Banks" mask="0x4" values="USBC_UPCFG1__PBK"/>
          <bitfield name="PSIZE" caption="Pipe Size" mask="0x70" values="USBC_UPCFG1__PSIZE"/>
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x300" values="USBC_UPCFG1__PTOKEN"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x3000" values="USBC_UPCFG1__PTYPE"/>
          <bitfield name="PINGEN" caption="Ping Enable" mask="0x100000"/>
          <bitfield name="BINTERVAL" caption="binterval parameter" mask="0xFF000000"/>
        </register>
        <register name="UPCFG2" offset="0x508" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Configuration Register">
          <bitfield name="PBK" caption="Pipe Banks" mask="0x4" values="USBC_UPCFG2__PBK"/>
          <bitfield name="PSIZE" caption="Pipe Size" mask="0x70" values="USBC_UPCFG2__PSIZE"/>
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x300" values="USBC_UPCFG2__PTOKEN"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x3000" values="USBC_UPCFG2__PTYPE"/>
          <bitfield name="PINGEN" caption="Ping Enable" mask="0x100000"/>
          <bitfield name="BINTERVAL" caption="binterval parameter" mask="0xFF000000"/>
        </register>
        <register name="UPCFG3" offset="0x50C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Configuration Register">
          <bitfield name="PBK" caption="Pipe Banks" mask="0x4" values="USBC_UPCFG3__PBK"/>
          <bitfield name="PSIZE" caption="Pipe Size" mask="0x70" values="USBC_UPCFG3__PSIZE"/>
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x300" values="USBC_UPCFG3__PTOKEN"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x3000" values="USBC_UPCFG3__PTYPE"/>
          <bitfield name="PINGEN" caption="Ping Enable" mask="0x100000"/>
          <bitfield name="BINTERVAL" caption="binterval parameter" mask="0xFF000000"/>
        </register>
        <register name="UPCFG4" offset="0x510" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Configuration Register">
          <bitfield name="PBK" caption="Pipe Banks" mask="0x4" values="USBC_UPCFG4__PBK"/>
          <bitfield name="PSIZE" caption="Pipe Size" mask="0x70" values="USBC_UPCFG4__PSIZE"/>
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x300" values="USBC_UPCFG4__PTOKEN"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x3000" values="USBC_UPCFG4__PTYPE"/>
          <bitfield name="PINGEN" caption="Ping Enable" mask="0x100000"/>
          <bitfield name="BINTERVAL" caption="binterval parameter" mask="0xFF000000"/>
        </register>
        <register name="UPCFG5" offset="0x514" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Configuration Register">
          <bitfield name="PBK" caption="Pipe Banks" mask="0x4" values="USBC_UPCFG5__PBK"/>
          <bitfield name="PSIZE" caption="Pipe Size" mask="0x70" values="USBC_UPCFG5__PSIZE"/>
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x300" values="USBC_UPCFG5__PTOKEN"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x3000" values="USBC_UPCFG5__PTYPE"/>
          <bitfield name="PINGEN" caption="Ping Enable" mask="0x100000"/>
          <bitfield name="BINTERVAL" caption="binterval parameter" mask="0xFF000000"/>
        </register>
        <register name="UPCFG6" offset="0x518" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Configuration Register">
          <bitfield name="PBK" caption="Pipe Banks" mask="0x4" values="USBC_UPCFG6__PBK"/>
          <bitfield name="PSIZE" caption="Pipe Size" mask="0x70" values="USBC_UPCFG6__PSIZE"/>
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x300" values="USBC_UPCFG6__PTOKEN"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x3000" values="USBC_UPCFG6__PTYPE"/>
          <bitfield name="PINGEN" caption="Ping Enable" mask="0x100000"/>
          <bitfield name="BINTERVAL" caption="binterval parameter" mask="0xFF000000"/>
        </register>
        <register name="UPCFG7" offset="0x51C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Pipe Configuration Register">
          <bitfield name="PBK" caption="Pipe Banks" mask="0x4" values="USBC_UPCFG7__PBK"/>
          <bitfield name="PSIZE" caption="Pipe Size" mask="0x70" values="USBC_UPCFG7__PSIZE"/>
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x300" values="USBC_UPCFG7__PTOKEN"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x3000" values="USBC_UPCFG7__PTYPE"/>
          <bitfield name="PINGEN" caption="Ping Enable" mask="0x100000"/>
          <bitfield name="BINTERVAL" caption="binterval parameter" mask="0xFF000000"/>
        </register>
        <register name="UPSTA0" offset="0x530" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Status Register">
          <bitfield name="RXINI" caption="Received IN Data Interrupt" mask="0x1"/>
          <bitfield name="TXOUTI" caption="Transmitted OUT Data Interrupt" mask="0x2"/>
          <bitfield name="TXSTPI" caption="Transmitted SETUP Interrupt" mask="0x4"/>
          <bitfield name="PERRI" caption="Pipe Error Interrupt" mask="0x8"/>
          <bitfield name="NAKEDI" caption="NAKed Interrupt" mask="0x10"/>
          <bitfield name="ERRORFI" caption="Errorflow Interrupt" mask="0x20"/>
          <bitfield name="RXSTALLDI" caption="Received STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x400"/>
          <bitfield name="NBUSYBK" caption="Number of Busy Bank" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
        </register>
        <register name="UPSTA1" offset="0x534" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Status Register">
          <bitfield name="RXINI" caption="Received IN Data Interrupt" mask="0x1"/>
          <bitfield name="TXOUTI" caption="Transmitted OUT Data Interrupt" mask="0x2"/>
          <bitfield name="TXSTPI" caption="Transmitted SETUP Interrupt" mask="0x4"/>
          <bitfield name="PERRI" caption="Pipe Error Interrupt" mask="0x8"/>
          <bitfield name="NAKEDI" caption="NAKed Interrupt" mask="0x10"/>
          <bitfield name="ERRORFI" caption="Errorflow Interrupt" mask="0x20"/>
          <bitfield name="RXSTALLDI" caption="Received STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x400"/>
          <bitfield name="NBUSYBK" caption="Number of Busy Bank" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
        </register>
        <register name="UPSTA2" offset="0x538" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Status Register">
          <bitfield name="RXINI" caption="Received IN Data Interrupt" mask="0x1"/>
          <bitfield name="TXOUTI" caption="Transmitted OUT Data Interrupt" mask="0x2"/>
          <bitfield name="TXSTPI" caption="Transmitted SETUP Interrupt" mask="0x4"/>
          <bitfield name="PERRI" caption="Pipe Error Interrupt" mask="0x8"/>
          <bitfield name="NAKEDI" caption="NAKed Interrupt" mask="0x10"/>
          <bitfield name="ERRORFI" caption="Errorflow Interrupt" mask="0x20"/>
          <bitfield name="RXSTALLDI" caption="Received STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x400"/>
          <bitfield name="NBUSYBK" caption="Number of Busy Bank" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
        </register>
        <register name="UPSTA3" offset="0x53C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Status Register">
          <bitfield name="RXINI" caption="Received IN Data Interrupt" mask="0x1"/>
          <bitfield name="TXOUTI" caption="Transmitted OUT Data Interrupt" mask="0x2"/>
          <bitfield name="TXSTPI" caption="Transmitted SETUP Interrupt" mask="0x4"/>
          <bitfield name="PERRI" caption="Pipe Error Interrupt" mask="0x8"/>
          <bitfield name="NAKEDI" caption="NAKed Interrupt" mask="0x10"/>
          <bitfield name="ERRORFI" caption="Errorflow Interrupt" mask="0x20"/>
          <bitfield name="RXSTALLDI" caption="Received STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x400"/>
          <bitfield name="NBUSYBK" caption="Number of Busy Bank" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
        </register>
        <register name="UPSTA4" offset="0x540" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Status Register">
          <bitfield name="RXINI" caption="Received IN Data Interrupt" mask="0x1"/>
          <bitfield name="TXOUTI" caption="Transmitted OUT Data Interrupt" mask="0x2"/>
          <bitfield name="TXSTPI" caption="Transmitted SETUP Interrupt" mask="0x4"/>
          <bitfield name="PERRI" caption="Pipe Error Interrupt" mask="0x8"/>
          <bitfield name="NAKEDI" caption="NAKed Interrupt" mask="0x10"/>
          <bitfield name="ERRORFI" caption="Errorflow Interrupt" mask="0x20"/>
          <bitfield name="RXSTALLDI" caption="Received STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x400"/>
          <bitfield name="NBUSYBK" caption="Number of Busy Bank" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
        </register>
        <register name="UPSTA5" offset="0x544" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Status Register">
          <bitfield name="RXINI" caption="Received IN Data Interrupt" mask="0x1"/>
          <bitfield name="TXOUTI" caption="Transmitted OUT Data Interrupt" mask="0x2"/>
          <bitfield name="TXSTPI" caption="Transmitted SETUP Interrupt" mask="0x4"/>
          <bitfield name="PERRI" caption="Pipe Error Interrupt" mask="0x8"/>
          <bitfield name="NAKEDI" caption="NAKed Interrupt" mask="0x10"/>
          <bitfield name="ERRORFI" caption="Errorflow Interrupt" mask="0x20"/>
          <bitfield name="RXSTALLDI" caption="Received STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x400"/>
          <bitfield name="NBUSYBK" caption="Number of Busy Bank" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
        </register>
        <register name="UPSTA6" offset="0x548" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Status Register">
          <bitfield name="RXINI" caption="Received IN Data Interrupt" mask="0x1"/>
          <bitfield name="TXOUTI" caption="Transmitted OUT Data Interrupt" mask="0x2"/>
          <bitfield name="TXSTPI" caption="Transmitted SETUP Interrupt" mask="0x4"/>
          <bitfield name="PERRI" caption="Pipe Error Interrupt" mask="0x8"/>
          <bitfield name="NAKEDI" caption="NAKed Interrupt" mask="0x10"/>
          <bitfield name="ERRORFI" caption="Errorflow Interrupt" mask="0x20"/>
          <bitfield name="RXSTALLDI" caption="Received STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x400"/>
          <bitfield name="NBUSYBK" caption="Number of Busy Bank" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
        </register>
        <register name="UPSTA7" offset="0x54C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Status Register">
          <bitfield name="RXINI" caption="Received IN Data Interrupt" mask="0x1"/>
          <bitfield name="TXOUTI" caption="Transmitted OUT Data Interrupt" mask="0x2"/>
          <bitfield name="TXSTPI" caption="Transmitted SETUP Interrupt" mask="0x4"/>
          <bitfield name="PERRI" caption="Pipe Error Interrupt" mask="0x8"/>
          <bitfield name="NAKEDI" caption="NAKed Interrupt" mask="0x10"/>
          <bitfield name="ERRORFI" caption="Errorflow Interrupt" mask="0x20"/>
          <bitfield name="RXSTALLDI" caption="Received STALLed Interrupt" mask="0x40"/>
          <bitfield name="DTSEQ" caption="Data Toggle Sequence" mask="0x300"/>
          <bitfield name="RAMACERI" caption="Ram Access Error Interrupt" mask="0x400"/>
          <bitfield name="NBUSYBK" caption="Number of Busy Bank" mask="0x3000"/>
          <bitfield name="CURRBK" caption="Current Bank" mask="0xC000"/>
        </register>
        <register name="UPSTA0CLR" offset="0x560" rw="W" size="4" access-size="4" atomic-op="clear:UPSTA0" initval="0x00000000" caption="Pipe Status Clear Register">
          <bitfield name="RXINIC" caption="RXINI Clear" mask="0x1"/>
          <bitfield name="TXOUTIC" caption="TXOUTI Clear" mask="0x2"/>
          <bitfield name="TXSTPIC" caption="TXSTPI Clear" mask="0x4"/>
          <bitfield name="PERRIC" caption="PERRI Clear" mask="0x8"/>
          <bitfield name="NAKEDIC" caption="NAKEDI Clear" mask="0x10"/>
          <bitfield name="ERRORFIC" caption="ERRORFI Clear" mask="0x20"/>
          <bitfield name="RXSTALLDIC" caption="RXSTALLDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x400"/>
        </register>
        <register name="UPSTA1CLR" offset="0x564" rw="W" size="4" access-size="4" atomic-op="clear:UPSTA1" initval="0x00000000" caption="Pipe Status Clear Register">
          <bitfield name="RXINIC" caption="RXINI Clear" mask="0x1"/>
          <bitfield name="TXOUTIC" caption="TXOUTI Clear" mask="0x2"/>
          <bitfield name="TXSTPIC" caption="TXSTPI Clear" mask="0x4"/>
          <bitfield name="PERRIC" caption="PERRI Clear" mask="0x8"/>
          <bitfield name="NAKEDIC" caption="NAKEDI Clear" mask="0x10"/>
          <bitfield name="ERRORFIC" caption="ERRORFI Clear" mask="0x20"/>
          <bitfield name="RXSTALLDIC" caption="RXSTALLDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x400"/>
        </register>
        <register name="UPSTA2CLR" offset="0x568" rw="W" size="4" access-size="4" atomic-op="clear:UPSTA2" initval="0x00000000" caption="Pipe Status Clear Register">
          <bitfield name="RXINIC" caption="RXINI Clear" mask="0x1"/>
          <bitfield name="TXOUTIC" caption="TXOUTI Clear" mask="0x2"/>
          <bitfield name="TXSTPIC" caption="TXSTPI Clear" mask="0x4"/>
          <bitfield name="PERRIC" caption="PERRI Clear" mask="0x8"/>
          <bitfield name="NAKEDIC" caption="NAKEDI Clear" mask="0x10"/>
          <bitfield name="ERRORFIC" caption="ERRORFI Clear" mask="0x20"/>
          <bitfield name="RXSTALLDIC" caption="RXSTALLDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x400"/>
        </register>
        <register name="UPSTA3CLR" offset="0x56C" rw="W" size="4" access-size="4" atomic-op="clear:UPSTA3" initval="0x00000000" caption="Pipe Status Clear Register">
          <bitfield name="RXINIC" caption="RXINI Clear" mask="0x1"/>
          <bitfield name="TXOUTIC" caption="TXOUTI Clear" mask="0x2"/>
          <bitfield name="TXSTPIC" caption="TXSTPI Clear" mask="0x4"/>
          <bitfield name="PERRIC" caption="PERRI Clear" mask="0x8"/>
          <bitfield name="NAKEDIC" caption="NAKEDI Clear" mask="0x10"/>
          <bitfield name="ERRORFIC" caption="ERRORFI Clear" mask="0x20"/>
          <bitfield name="RXSTALLDIC" caption="RXSTALLDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x400"/>
        </register>
        <register name="UPSTA4CLR" offset="0x570" rw="W" size="4" access-size="4" atomic-op="clear:UPSTA4" initval="0x00000000" caption="Pipe Status Clear Register">
          <bitfield name="RXINIC" caption="RXINI Clear" mask="0x1"/>
          <bitfield name="TXOUTIC" caption="TXOUTI Clear" mask="0x2"/>
          <bitfield name="TXSTPIC" caption="TXSTPI Clear" mask="0x4"/>
          <bitfield name="PERRIC" caption="PERRI Clear" mask="0x8"/>
          <bitfield name="NAKEDIC" caption="NAKEDI Clear" mask="0x10"/>
          <bitfield name="ERRORFIC" caption="ERRORFI Clear" mask="0x20"/>
          <bitfield name="RXSTALLDIC" caption="RXSTALLDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x400"/>
        </register>
        <register name="UPSTA5CLR" offset="0x574" rw="W" size="4" access-size="4" atomic-op="clear:UPSTA5" initval="0x00000000" caption="Pipe Status Clear Register">
          <bitfield name="RXINIC" caption="RXINI Clear" mask="0x1"/>
          <bitfield name="TXOUTIC" caption="TXOUTI Clear" mask="0x2"/>
          <bitfield name="TXSTPIC" caption="TXSTPI Clear" mask="0x4"/>
          <bitfield name="PERRIC" caption="PERRI Clear" mask="0x8"/>
          <bitfield name="NAKEDIC" caption="NAKEDI Clear" mask="0x10"/>
          <bitfield name="ERRORFIC" caption="ERRORFI Clear" mask="0x20"/>
          <bitfield name="RXSTALLDIC" caption="RXSTALLDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x400"/>
        </register>
        <register name="UPSTA6CLR" offset="0x578" rw="W" size="4" access-size="4" atomic-op="clear:UPSTA6" initval="0x00000000" caption="Pipe Status Clear Register">
          <bitfield name="RXINIC" caption="RXINI Clear" mask="0x1"/>
          <bitfield name="TXOUTIC" caption="TXOUTI Clear" mask="0x2"/>
          <bitfield name="TXSTPIC" caption="TXSTPI Clear" mask="0x4"/>
          <bitfield name="PERRIC" caption="PERRI Clear" mask="0x8"/>
          <bitfield name="NAKEDIC" caption="NAKEDI Clear" mask="0x10"/>
          <bitfield name="ERRORFIC" caption="ERRORFI Clear" mask="0x20"/>
          <bitfield name="RXSTALLDIC" caption="RXSTALLDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x400"/>
        </register>
        <register name="UPSTA7CLR" offset="0x57C" rw="W" size="4" access-size="4" atomic-op="clear:UPSTA7" initval="0x00000000" caption="Pipe Status Clear Register">
          <bitfield name="RXINIC" caption="RXINI Clear" mask="0x1"/>
          <bitfield name="TXOUTIC" caption="TXOUTI Clear" mask="0x2"/>
          <bitfield name="TXSTPIC" caption="TXSTPI Clear" mask="0x4"/>
          <bitfield name="PERRIC" caption="PERRI Clear" mask="0x8"/>
          <bitfield name="NAKEDIC" caption="NAKEDI Clear" mask="0x10"/>
          <bitfield name="ERRORFIC" caption="ERRORFI Clear" mask="0x20"/>
          <bitfield name="RXSTALLDIC" caption="RXSTALLDI Clear" mask="0x40"/>
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x400"/>
        </register>
        <register name="UPSTA0SET" offset="0x590" rw="W" size="4" access-size="4" atomic-op="set:UPSTA0" initval="0x00000000" caption="Pipe Status Set Register">
          <bitfield name="RXINIS" caption="RXINI Set" mask="0x1"/>
          <bitfield name="TXOUTIS" caption="TXOUTI Set" mask="0x2"/>
          <bitfield name="TXSTPIS" caption="TXSTPI Set" mask="0x4"/>
          <bitfield name="PERRIS" caption="PERRI Set" mask="0x8"/>
          <bitfield name="NAKEDIS" caption="NAKEDI Set" mask="0x10"/>
          <bitfield name="ERRORFIS" caption="ERRORFI Set" mask="0x20"/>
          <bitfield name="RXSTALLDIS" caption="RXSTALLDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x400"/>
        </register>
        <register name="UPSTA1SET" offset="0x594" rw="W" size="4" access-size="4" atomic-op="set:UPSTA1" initval="0x00000000" caption="Pipe Status Set Register">
          <bitfield name="RXINIS" caption="RXINI Set" mask="0x1"/>
          <bitfield name="TXOUTIS" caption="TXOUTI Set" mask="0x2"/>
          <bitfield name="TXSTPIS" caption="TXSTPI Set" mask="0x4"/>
          <bitfield name="PERRIS" caption="PERRI Set" mask="0x8"/>
          <bitfield name="NAKEDIS" caption="NAKEDI Set" mask="0x10"/>
          <bitfield name="ERRORFIS" caption="ERRORFI Set" mask="0x20"/>
          <bitfield name="RXSTALLDIS" caption="RXSTALLDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x400"/>
        </register>
        <register name="UPSTA2SET" offset="0x598" rw="W" size="4" access-size="4" atomic-op="set:UPSTA2" initval="0x00000000" caption="Pipe Status Set Register">
          <bitfield name="RXINIS" caption="RXINI Set" mask="0x1"/>
          <bitfield name="TXOUTIS" caption="TXOUTI Set" mask="0x2"/>
          <bitfield name="TXSTPIS" caption="TXSTPI Set" mask="0x4"/>
          <bitfield name="PERRIS" caption="PERRI Set" mask="0x8"/>
          <bitfield name="NAKEDIS" caption="NAKEDI Set" mask="0x10"/>
          <bitfield name="ERRORFIS" caption="ERRORFI Set" mask="0x20"/>
          <bitfield name="RXSTALLDIS" caption="RXSTALLDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x400"/>
        </register>
        <register name="UPSTA3SET" offset="0x59C" rw="W" size="4" access-size="4" atomic-op="set:UPSTA3" initval="0x00000000" caption="Pipe Status Set Register">
          <bitfield name="RXINIS" caption="RXINI Set" mask="0x1"/>
          <bitfield name="TXOUTIS" caption="TXOUTI Set" mask="0x2"/>
          <bitfield name="TXSTPIS" caption="TXSTPI Set" mask="0x4"/>
          <bitfield name="PERRIS" caption="PERRI Set" mask="0x8"/>
          <bitfield name="NAKEDIS" caption="NAKEDI Set" mask="0x10"/>
          <bitfield name="ERRORFIS" caption="ERRORFI Set" mask="0x20"/>
          <bitfield name="RXSTALLDIS" caption="RXSTALLDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x400"/>
        </register>
        <register name="UPSTA4SET" offset="0x5A0" rw="W" size="4" access-size="4" atomic-op="set:UPSTA4" initval="0x00000000" caption="Pipe Status Set Register">
          <bitfield name="RXINIS" caption="RXINI Set" mask="0x1"/>
          <bitfield name="TXOUTIS" caption="TXOUTI Set" mask="0x2"/>
          <bitfield name="TXSTPIS" caption="TXSTPI Set" mask="0x4"/>
          <bitfield name="PERRIS" caption="PERRI Set" mask="0x8"/>
          <bitfield name="NAKEDIS" caption="NAKEDI Set" mask="0x10"/>
          <bitfield name="ERRORFIS" caption="ERRORFI Set" mask="0x20"/>
          <bitfield name="RXSTALLDIS" caption="RXSTALLDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x400"/>
        </register>
        <register name="UPSTA5SET" offset="0x5A4" rw="W" size="4" access-size="4" atomic-op="set:UPSTA5" initval="0x00000000" caption="Pipe Status Set Register">
          <bitfield name="RXINIS" caption="RXINI Set" mask="0x1"/>
          <bitfield name="TXOUTIS" caption="TXOUTI Set" mask="0x2"/>
          <bitfield name="TXSTPIS" caption="TXSTPI Set" mask="0x4"/>
          <bitfield name="PERRIS" caption="PERRI Set" mask="0x8"/>
          <bitfield name="NAKEDIS" caption="NAKEDI Set" mask="0x10"/>
          <bitfield name="ERRORFIS" caption="ERRORFI Set" mask="0x20"/>
          <bitfield name="RXSTALLDIS" caption="RXSTALLDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x400"/>
        </register>
        <register name="UPSTA6SET" offset="0x5A8" rw="W" size="4" access-size="4" atomic-op="set:UPSTA6" initval="0x00000000" caption="Pipe Status Set Register">
          <bitfield name="RXINIS" caption="RXINI Set" mask="0x1"/>
          <bitfield name="TXOUTIS" caption="TXOUTI Set" mask="0x2"/>
          <bitfield name="TXSTPIS" caption="TXSTPI Set" mask="0x4"/>
          <bitfield name="PERRIS" caption="PERRI Set" mask="0x8"/>
          <bitfield name="NAKEDIS" caption="NAKEDI Set" mask="0x10"/>
          <bitfield name="ERRORFIS" caption="ERRORFI Set" mask="0x20"/>
          <bitfield name="RXSTALLDIS" caption="RXSTALLDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x400"/>
        </register>
        <register name="UPSTA7SET" offset="0x5AC" rw="W" size="4" access-size="4" atomic-op="set:UPSTA7" initval="0x00000000" caption="Pipe Status Set Register">
          <bitfield name="RXINIS" caption="RXINI Set" mask="0x1"/>
          <bitfield name="TXOUTIS" caption="TXOUTI Set" mask="0x2"/>
          <bitfield name="TXSTPIS" caption="TXSTPI Set" mask="0x4"/>
          <bitfield name="PERRIS" caption="PERRI Set" mask="0x8"/>
          <bitfield name="NAKEDIS" caption="NAKEDI Set" mask="0x10"/>
          <bitfield name="ERRORFIS" caption="ERRORFI Set" mask="0x20"/>
          <bitfield name="RXSTALLDIS" caption="RXSTALLDI Set" mask="0x40"/>
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x400"/>
        </register>
        <register name="UPCON0" offset="0x5C0" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Control Register">
          <bitfield name="RXINE" caption="RXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="TXOUTE" caption="TXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="TXSTPE" caption="TXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="PERRE" caption="PERR Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKEDE" caption="NAKED Interrupt Enable" mask="0x10"/>
          <bitfield name="ERRORFIE" caption="ERRORFI Interrupt Enable" mask="0x20"/>
          <bitfield name="RXSTALLDE" caption="RXTALLD Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x400"/>
          <bitfield name="NBUSYBKE" caption="NBUSYBKInterrupt Enable" mask="0x1000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x20000"/>
          <bitfield name="INITDTGL" caption="Data Toggle Initialization" mask="0x40000"/>
          <bitfield name="INITBK" caption="Bank Initialization" mask="0x80000"/>
        </register>
        <register name="UPCON1" offset="0x5C4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Control Register">
          <bitfield name="RXINE" caption="RXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="TXOUTE" caption="TXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="TXSTPE" caption="TXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="PERRE" caption="PERR Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKEDE" caption="NAKED Interrupt Enable" mask="0x10"/>
          <bitfield name="ERRORFIE" caption="ERRORFI Interrupt Enable" mask="0x20"/>
          <bitfield name="RXSTALLDE" caption="RXTALLD Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x400"/>
          <bitfield name="NBUSYBKE" caption="NBUSYBKInterrupt Enable" mask="0x1000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x20000"/>
          <bitfield name="INITDTGL" caption="Data Toggle Initialization" mask="0x40000"/>
          <bitfield name="INITBK" caption="Bank Initialization" mask="0x80000"/>
        </register>
        <register name="UPCON2" offset="0x5C8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Control Register">
          <bitfield name="RXINE" caption="RXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="TXOUTE" caption="TXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="TXSTPE" caption="TXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="PERRE" caption="PERR Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKEDE" caption="NAKED Interrupt Enable" mask="0x10"/>
          <bitfield name="ERRORFIE" caption="ERRORFI Interrupt Enable" mask="0x20"/>
          <bitfield name="RXSTALLDE" caption="RXTALLD Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x400"/>
          <bitfield name="NBUSYBKE" caption="NBUSYBKInterrupt Enable" mask="0x1000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x20000"/>
          <bitfield name="INITDTGL" caption="Data Toggle Initialization" mask="0x40000"/>
          <bitfield name="INITBK" caption="Bank Initialization" mask="0x80000"/>
        </register>
        <register name="UPCON3" offset="0x5CC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Control Register">
          <bitfield name="RXINE" caption="RXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="TXOUTE" caption="TXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="TXSTPE" caption="TXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="PERRE" caption="PERR Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKEDE" caption="NAKED Interrupt Enable" mask="0x10"/>
          <bitfield name="ERRORFIE" caption="ERRORFI Interrupt Enable" mask="0x20"/>
          <bitfield name="RXSTALLDE" caption="RXTALLD Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x400"/>
          <bitfield name="NBUSYBKE" caption="NBUSYBKInterrupt Enable" mask="0x1000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x20000"/>
          <bitfield name="INITDTGL" caption="Data Toggle Initialization" mask="0x40000"/>
          <bitfield name="INITBK" caption="Bank Initialization" mask="0x80000"/>
        </register>
        <register name="UPCON4" offset="0x5D0" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Control Register">
          <bitfield name="RXINE" caption="RXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="TXOUTE" caption="TXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="TXSTPE" caption="TXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="PERRE" caption="PERR Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKEDE" caption="NAKED Interrupt Enable" mask="0x10"/>
          <bitfield name="ERRORFIE" caption="ERRORFI Interrupt Enable" mask="0x20"/>
          <bitfield name="RXSTALLDE" caption="RXTALLD Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x400"/>
          <bitfield name="NBUSYBKE" caption="NBUSYBKInterrupt Enable" mask="0x1000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x20000"/>
          <bitfield name="INITDTGL" caption="Data Toggle Initialization" mask="0x40000"/>
          <bitfield name="INITBK" caption="Bank Initialization" mask="0x80000"/>
        </register>
        <register name="UPCON5" offset="0x5D4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Control Register">
          <bitfield name="RXINE" caption="RXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="TXOUTE" caption="TXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="TXSTPE" caption="TXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="PERRE" caption="PERR Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKEDE" caption="NAKED Interrupt Enable" mask="0x10"/>
          <bitfield name="ERRORFIE" caption="ERRORFI Interrupt Enable" mask="0x20"/>
          <bitfield name="RXSTALLDE" caption="RXTALLD Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x400"/>
          <bitfield name="NBUSYBKE" caption="NBUSYBKInterrupt Enable" mask="0x1000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x20000"/>
          <bitfield name="INITDTGL" caption="Data Toggle Initialization" mask="0x40000"/>
          <bitfield name="INITBK" caption="Bank Initialization" mask="0x80000"/>
        </register>
        <register name="UPCON6" offset="0x5D8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Control Register">
          <bitfield name="RXINE" caption="RXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="TXOUTE" caption="TXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="TXSTPE" caption="TXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="PERRE" caption="PERR Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKEDE" caption="NAKED Interrupt Enable" mask="0x10"/>
          <bitfield name="ERRORFIE" caption="ERRORFI Interrupt Enable" mask="0x20"/>
          <bitfield name="RXSTALLDE" caption="RXTALLD Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x400"/>
          <bitfield name="NBUSYBKE" caption="NBUSYBKInterrupt Enable" mask="0x1000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x20000"/>
          <bitfield name="INITDTGL" caption="Data Toggle Initialization" mask="0x40000"/>
          <bitfield name="INITBK" caption="Bank Initialization" mask="0x80000"/>
        </register>
        <register name="UPCON7" offset="0x5DC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Pipe Control Register">
          <bitfield name="RXINE" caption="RXIN Interrupt Enable" mask="0x1"/>
          <bitfield name="TXOUTE" caption="TXOUT Interrupt Enable" mask="0x2"/>
          <bitfield name="TXSTPE" caption="TXSTP Interrupt Enable" mask="0x4"/>
          <bitfield name="PERRE" caption="PERR Interrupt Enable" mask="0x8"/>
          <bitfield name="NAKEDE" caption="NAKED Interrupt Enable" mask="0x10"/>
          <bitfield name="ERRORFIE" caption="ERRORFI Interrupt Enable" mask="0x20"/>
          <bitfield name="RXSTALLDE" caption="RXTALLD Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACERE" caption="RAMACER Interrupt Enable" mask="0x400"/>
          <bitfield name="NBUSYBKE" caption="NBUSYBKInterrupt Enable" mask="0x1000"/>
          <bitfield name="FIFOCON" caption="FIFO Control" mask="0x4000"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x20000"/>
          <bitfield name="INITDTGL" caption="Data Toggle Initialization" mask="0x40000"/>
          <bitfield name="INITBK" caption="Bank Initialization" mask="0x80000"/>
        </register>
        <register name="UPCON0SET" offset="0x5F0" rw="W" size="4" access-size="4" atomic-op="set:UPCON0" initval="0x00000000" caption="Pipe Control Set Register">
          <bitfield name="RXINES" caption="RXINE Set" mask="0x1"/>
          <bitfield name="TXOUTES" caption="TXOUTE Set" mask="0x2"/>
          <bitfield name="TXSTPES" caption="TXSTPE Set" mask="0x4"/>
          <bitfield name="PERRES" caption="PERRE Set" mask="0x8"/>
          <bitfield name="NAKEDES" caption="NAKEDE Set" mask="0x10"/>
          <bitfield name="ERRORFIES" caption="ERRORFIE Set" mask="0x20"/>
          <bitfield name="RXSTALLDES" caption="RXSTALLDE Set" mask="0x40"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x400"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="FIFOCONS" caption="FIFOCON Set" mask="0x4000"/>
          <bitfield name="PFREEZES" caption="PFREEZE Set" mask="0x20000"/>
          <bitfield name="INITDTGLS" caption="INITDTGL Set" mask="0x40000"/>
          <bitfield name="INITBKS" caption="INITBK Set" mask="0x80000"/>
        </register>
        <register name="UPCON1SET" offset="0x5F4" rw="W" size="4" access-size="4" atomic-op="set:UPCON1" initval="0x00000000" caption="Pipe Control Set Register">
          <bitfield name="RXINES" caption="RXINE Set" mask="0x1"/>
          <bitfield name="TXOUTES" caption="TXOUTE Set" mask="0x2"/>
          <bitfield name="TXSTPES" caption="TXSTPE Set" mask="0x4"/>
          <bitfield name="PERRES" caption="PERRE Set" mask="0x8"/>
          <bitfield name="NAKEDES" caption="NAKEDE Set" mask="0x10"/>
          <bitfield name="ERRORFIES" caption="ERRORFIE Set" mask="0x20"/>
          <bitfield name="RXSTALLDES" caption="RXSTALLDE Set" mask="0x40"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x400"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="FIFOCONS" caption="FIFOCON Set" mask="0x4000"/>
          <bitfield name="PFREEZES" caption="PFREEZE Set" mask="0x20000"/>
          <bitfield name="INITDTGLS" caption="INITDTGL Set" mask="0x40000"/>
          <bitfield name="INITBKS" caption="INITBK Set" mask="0x80000"/>
        </register>
        <register name="UPCON2SET" offset="0x5F8" rw="W" size="4" access-size="4" atomic-op="set:UPCON2" initval="0x00000000" caption="Pipe Control Set Register">
          <bitfield name="RXINES" caption="RXINE Set" mask="0x1"/>
          <bitfield name="TXOUTES" caption="TXOUTE Set" mask="0x2"/>
          <bitfield name="TXSTPES" caption="TXSTPE Set" mask="0x4"/>
          <bitfield name="PERRES" caption="PERRE Set" mask="0x8"/>
          <bitfield name="NAKEDES" caption="NAKEDE Set" mask="0x10"/>
          <bitfield name="ERRORFIES" caption="ERRORFIE Set" mask="0x20"/>
          <bitfield name="RXSTALLDES" caption="RXSTALLDE Set" mask="0x40"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x400"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="FIFOCONS" caption="FIFOCON Set" mask="0x4000"/>
          <bitfield name="PFREEZES" caption="PFREEZE Set" mask="0x20000"/>
          <bitfield name="INITDTGLS" caption="INITDTGL Set" mask="0x40000"/>
          <bitfield name="INITBKS" caption="INITBK Set" mask="0x80000"/>
        </register>
        <register name="UPCON3SET" offset="0x5FC" rw="W" size="4" access-size="4" atomic-op="set:UPCON3" initval="0x00000000" caption="Pipe Control Set Register">
          <bitfield name="RXINES" caption="RXINE Set" mask="0x1"/>
          <bitfield name="TXOUTES" caption="TXOUTE Set" mask="0x2"/>
          <bitfield name="TXSTPES" caption="TXSTPE Set" mask="0x4"/>
          <bitfield name="PERRES" caption="PERRE Set" mask="0x8"/>
          <bitfield name="NAKEDES" caption="NAKEDE Set" mask="0x10"/>
          <bitfield name="ERRORFIES" caption="ERRORFIE Set" mask="0x20"/>
          <bitfield name="RXSTALLDES" caption="RXSTALLDE Set" mask="0x40"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x400"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="FIFOCONS" caption="FIFOCON Set" mask="0x4000"/>
          <bitfield name="PFREEZES" caption="PFREEZE Set" mask="0x20000"/>
          <bitfield name="INITDTGLS" caption="INITDTGL Set" mask="0x40000"/>
          <bitfield name="INITBKS" caption="INITBK Set" mask="0x80000"/>
        </register>
        <register name="UPCON4SET" offset="0x600" rw="W" size="4" access-size="4" atomic-op="set:UPCON4" initval="0x00000000" caption="Pipe Control Set Register">
          <bitfield name="RXINES" caption="RXINE Set" mask="0x1"/>
          <bitfield name="TXOUTES" caption="TXOUTE Set" mask="0x2"/>
          <bitfield name="TXSTPES" caption="TXSTPE Set" mask="0x4"/>
          <bitfield name="PERRES" caption="PERRE Set" mask="0x8"/>
          <bitfield name="NAKEDES" caption="NAKEDE Set" mask="0x10"/>
          <bitfield name="ERRORFIES" caption="ERRORFIE Set" mask="0x20"/>
          <bitfield name="RXSTALLDES" caption="RXSTALLDE Set" mask="0x40"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x400"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="FIFOCONS" caption="FIFOCON Set" mask="0x4000"/>
          <bitfield name="PFREEZES" caption="PFREEZE Set" mask="0x20000"/>
          <bitfield name="INITDTGLS" caption="INITDTGL Set" mask="0x40000"/>
          <bitfield name="INITBKS" caption="INITBK Set" mask="0x80000"/>
        </register>
        <register name="UPCON5SET" offset="0x604" rw="W" size="4" access-size="4" atomic-op="set:UPCON5" initval="0x00000000" caption="Pipe Control Set Register">
          <bitfield name="RXINES" caption="RXINE Set" mask="0x1"/>
          <bitfield name="TXOUTES" caption="TXOUTE Set" mask="0x2"/>
          <bitfield name="TXSTPES" caption="TXSTPE Set" mask="0x4"/>
          <bitfield name="PERRES" caption="PERRE Set" mask="0x8"/>
          <bitfield name="NAKEDES" caption="NAKEDE Set" mask="0x10"/>
          <bitfield name="ERRORFIES" caption="ERRORFIE Set" mask="0x20"/>
          <bitfield name="RXSTALLDES" caption="RXSTALLDE Set" mask="0x40"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x400"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="FIFOCONS" caption="FIFOCON Set" mask="0x4000"/>
          <bitfield name="PFREEZES" caption="PFREEZE Set" mask="0x20000"/>
          <bitfield name="INITDTGLS" caption="INITDTGL Set" mask="0x40000"/>
          <bitfield name="INITBKS" caption="INITBK Set" mask="0x80000"/>
        </register>
        <register name="UPCON6SET" offset="0x608" rw="W" size="4" access-size="4" atomic-op="set:UPCON6" initval="0x00000000" caption="Pipe Control Set Register">
          <bitfield name="RXINES" caption="RXINE Set" mask="0x1"/>
          <bitfield name="TXOUTES" caption="TXOUTE Set" mask="0x2"/>
          <bitfield name="TXSTPES" caption="TXSTPE Set" mask="0x4"/>
          <bitfield name="PERRES" caption="PERRE Set" mask="0x8"/>
          <bitfield name="NAKEDES" caption="NAKEDE Set" mask="0x10"/>
          <bitfield name="ERRORFIES" caption="ERRORFIE Set" mask="0x20"/>
          <bitfield name="RXSTALLDES" caption="RXSTALLDE Set" mask="0x40"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x400"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="FIFOCONS" caption="FIFOCON Set" mask="0x4000"/>
          <bitfield name="PFREEZES" caption="PFREEZE Set" mask="0x20000"/>
          <bitfield name="INITDTGLS" caption="INITDTGL Set" mask="0x40000"/>
          <bitfield name="INITBKS" caption="INITBK Set" mask="0x80000"/>
        </register>
        <register name="UPCON7SET" offset="0x60C" rw="W" size="4" access-size="4" atomic-op="set:UPCON7" initval="0x00000000" caption="Pipe Control Set Register">
          <bitfield name="RXINES" caption="RXINE Set" mask="0x1"/>
          <bitfield name="TXOUTES" caption="TXOUTE Set" mask="0x2"/>
          <bitfield name="TXSTPES" caption="TXSTPE Set" mask="0x4"/>
          <bitfield name="PERRES" caption="PERRE Set" mask="0x8"/>
          <bitfield name="NAKEDES" caption="NAKEDE Set" mask="0x10"/>
          <bitfield name="ERRORFIES" caption="ERRORFIE Set" mask="0x20"/>
          <bitfield name="RXSTALLDES" caption="RXSTALLDE Set" mask="0x40"/>
          <bitfield name="RAMACERES" caption="RAMACERE Set" mask="0x400"/>
          <bitfield name="NBUSYBKES" caption="NBUSYBKE Set" mask="0x1000"/>
          <bitfield name="FIFOCONS" caption="FIFOCON Set" mask="0x4000"/>
          <bitfield name="PFREEZES" caption="PFREEZE Set" mask="0x20000"/>
          <bitfield name="INITDTGLS" caption="INITDTGL Set" mask="0x40000"/>
          <bitfield name="INITBKS" caption="INITBK Set" mask="0x80000"/>
        </register>
        <register name="UPCON0CLR" offset="0x620" rw="W" size="4" access-size="4" atomic-op="clear:UPCON0" initval="0x00000000" caption="Pipe Control Clear Register">
          <bitfield name="RXINEC" caption="RXINE Clear" mask="0x1"/>
          <bitfield name="TXOUTEC" caption="TXOUTE Clear" mask="0x2"/>
          <bitfield name="TXSTPEC" caption="TXSTPE Clear" mask="0x4"/>
          <bitfield name="PERREC" caption="PERRE Clear" mask="0x8"/>
          <bitfield name="NAKEDEC" caption="NAKEDE Clear" mask="0x10"/>
          <bitfield name="ERRORFIEC" caption="ERRORFIE Clear" mask="0x20"/>
          <bitfield name="RXSTALLDEC" caption="RXTALLDE Clear" mask="0x40"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x400"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="PFREEZEC" caption="PFREEZE Clear" mask="0x20000"/>
          <bitfield name="INITDTGLC" caption="INITDTGL Clear" mask="0x40000"/>
          <bitfield name="INITBKC" caption="INITBK Clear" mask="0x80000"/>
        </register>
        <register name="UPCON1CLR" offset="0x624" rw="W" size="4" access-size="4" atomic-op="clear:UPCON1" initval="0x00000000" caption="Pipe Control Clear Register">
          <bitfield name="RXINEC" caption="RXINE Clear" mask="0x1"/>
          <bitfield name="TXOUTEC" caption="TXOUTE Clear" mask="0x2"/>
          <bitfield name="TXSTPEC" caption="TXSTPE Clear" mask="0x4"/>
          <bitfield name="PERREC" caption="PERRE Clear" mask="0x8"/>
          <bitfield name="NAKEDEC" caption="NAKEDE Clear" mask="0x10"/>
          <bitfield name="ERRORFIEC" caption="ERRORFIE Clear" mask="0x20"/>
          <bitfield name="RXSTALLDEC" caption="RXTALLDE Clear" mask="0x40"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x400"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="PFREEZEC" caption="PFREEZE Clear" mask="0x20000"/>
          <bitfield name="INITDTGLC" caption="INITDTGL Clear" mask="0x40000"/>
          <bitfield name="INITBKC" caption="INITBK Clear" mask="0x80000"/>
        </register>
        <register name="UPCON2CLR" offset="0x628" rw="W" size="4" access-size="4" atomic-op="clear:UPCON2" initval="0x00000000" caption="Pipe Control Clear Register">
          <bitfield name="RXINEC" caption="RXINE Clear" mask="0x1"/>
          <bitfield name="TXOUTEC" caption="TXOUTE Clear" mask="0x2"/>
          <bitfield name="TXSTPEC" caption="TXSTPE Clear" mask="0x4"/>
          <bitfield name="PERREC" caption="PERRE Clear" mask="0x8"/>
          <bitfield name="NAKEDEC" caption="NAKEDE Clear" mask="0x10"/>
          <bitfield name="ERRORFIEC" caption="ERRORFIE Clear" mask="0x20"/>
          <bitfield name="RXSTALLDEC" caption="RXTALLDE Clear" mask="0x40"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x400"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="PFREEZEC" caption="PFREEZE Clear" mask="0x20000"/>
          <bitfield name="INITDTGLC" caption="INITDTGL Clear" mask="0x40000"/>
          <bitfield name="INITBKC" caption="INITBK Clear" mask="0x80000"/>
        </register>
        <register name="UPCON3CLR" offset="0x62C" rw="W" size="4" access-size="4" atomic-op="clear:UPCON3" initval="0x00000000" caption="Pipe Control Clear Register">
          <bitfield name="RXINEC" caption="RXINE Clear" mask="0x1"/>
          <bitfield name="TXOUTEC" caption="TXOUTE Clear" mask="0x2"/>
          <bitfield name="TXSTPEC" caption="TXSTPE Clear" mask="0x4"/>
          <bitfield name="PERREC" caption="PERRE Clear" mask="0x8"/>
          <bitfield name="NAKEDEC" caption="NAKEDE Clear" mask="0x10"/>
          <bitfield name="ERRORFIEC" caption="ERRORFIE Clear" mask="0x20"/>
          <bitfield name="RXSTALLDEC" caption="RXTALLDE Clear" mask="0x40"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x400"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="PFREEZEC" caption="PFREEZE Clear" mask="0x20000"/>
          <bitfield name="INITDTGLC" caption="INITDTGL Clear" mask="0x40000"/>
          <bitfield name="INITBKC" caption="INITBK Clear" mask="0x80000"/>
        </register>
        <register name="UPCON4CLR" offset="0x630" rw="W" size="4" access-size="4" atomic-op="clear:UPCON4" initval="0x00000000" caption="Pipe Control Clear Register">
          <bitfield name="RXINEC" caption="RXINE Clear" mask="0x1"/>
          <bitfield name="TXOUTEC" caption="TXOUTE Clear" mask="0x2"/>
          <bitfield name="TXSTPEC" caption="TXSTPE Clear" mask="0x4"/>
          <bitfield name="PERREC" caption="PERRE Clear" mask="0x8"/>
          <bitfield name="NAKEDEC" caption="NAKEDE Clear" mask="0x10"/>
          <bitfield name="ERRORFIEC" caption="ERRORFIE Clear" mask="0x20"/>
          <bitfield name="RXSTALLDEC" caption="RXTALLDE Clear" mask="0x40"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x400"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="PFREEZEC" caption="PFREEZE Clear" mask="0x20000"/>
          <bitfield name="INITDTGLC" caption="INITDTGL Clear" mask="0x40000"/>
          <bitfield name="INITBKC" caption="INITBK Clear" mask="0x80000"/>
        </register>
        <register name="UPCON5CLR" offset="0x634" rw="W" size="4" access-size="4" atomic-op="clear:UPCON5" initval="0x00000000" caption="Pipe Control Clear Register">
          <bitfield name="RXINEC" caption="RXINE Clear" mask="0x1"/>
          <bitfield name="TXOUTEC" caption="TXOUTE Clear" mask="0x2"/>
          <bitfield name="TXSTPEC" caption="TXSTPE Clear" mask="0x4"/>
          <bitfield name="PERREC" caption="PERRE Clear" mask="0x8"/>
          <bitfield name="NAKEDEC" caption="NAKEDE Clear" mask="0x10"/>
          <bitfield name="ERRORFIEC" caption="ERRORFIE Clear" mask="0x20"/>
          <bitfield name="RXSTALLDEC" caption="RXTALLDE Clear" mask="0x40"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x400"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="PFREEZEC" caption="PFREEZE Clear" mask="0x20000"/>
          <bitfield name="INITDTGLC" caption="INITDTGL Clear" mask="0x40000"/>
          <bitfield name="INITBKC" caption="INITBK Clear" mask="0x80000"/>
        </register>
        <register name="UPCON6CLR" offset="0x638" rw="W" size="4" access-size="4" atomic-op="clear:UPCON6" initval="0x00000000" caption="Pipe Control Clear Register">
          <bitfield name="RXINEC" caption="RXINE Clear" mask="0x1"/>
          <bitfield name="TXOUTEC" caption="TXOUTE Clear" mask="0x2"/>
          <bitfield name="TXSTPEC" caption="TXSTPE Clear" mask="0x4"/>
          <bitfield name="PERREC" caption="PERRE Clear" mask="0x8"/>
          <bitfield name="NAKEDEC" caption="NAKEDE Clear" mask="0x10"/>
          <bitfield name="ERRORFIEC" caption="ERRORFIE Clear" mask="0x20"/>
          <bitfield name="RXSTALLDEC" caption="RXTALLDE Clear" mask="0x40"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x400"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="PFREEZEC" caption="PFREEZE Clear" mask="0x20000"/>
          <bitfield name="INITDTGLC" caption="INITDTGL Clear" mask="0x40000"/>
          <bitfield name="INITBKC" caption="INITBK Clear" mask="0x80000"/>
        </register>
        <register name="UPCON7CLR" offset="0x63C" rw="W" size="4" access-size="4" atomic-op="clear:UPCON7" initval="0x00000000" caption="Pipe Control Clear Register">
          <bitfield name="RXINEC" caption="RXINE Clear" mask="0x1"/>
          <bitfield name="TXOUTEC" caption="TXOUTE Clear" mask="0x2"/>
          <bitfield name="TXSTPEC" caption="TXSTPE Clear" mask="0x4"/>
          <bitfield name="PERREC" caption="PERRE Clear" mask="0x8"/>
          <bitfield name="NAKEDEC" caption="NAKEDE Clear" mask="0x10"/>
          <bitfield name="ERRORFIEC" caption="ERRORFIE Clear" mask="0x20"/>
          <bitfield name="RXSTALLDEC" caption="RXTALLDE Clear" mask="0x40"/>
          <bitfield name="RAMACEREC" caption="RAMACERE Clear" mask="0x400"/>
          <bitfield name="NBUSYBKEC" caption="NBUSYBKE Clear" mask="0x1000"/>
          <bitfield name="FIFOCONC" caption="FIFOCON Clear" mask="0x4000"/>
          <bitfield name="PFREEZEC" caption="PFREEZE Clear" mask="0x20000"/>
          <bitfield name="INITDTGLC" caption="INITDTGL Clear" mask="0x40000"/>
          <bitfield name="INITBKC" caption="INITBK Clear" mask="0x80000"/>
        </register>
        <register name="UPINRQ0" offset="0x650" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Pipe In Request">
          <bitfield name="INRQ" caption="IN Request Number before Freeze" mask="0xFF"/>
          <bitfield name="INMODE" caption="IN Request Mode" mask="0x100"/>
        </register>
        <register name="UPINRQ1" offset="0x654" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Pipe In Request">
          <bitfield name="INRQ" caption="IN Request Number before Freeze" mask="0xFF"/>
          <bitfield name="INMODE" caption="IN Request Mode" mask="0x100"/>
        </register>
        <register name="UPINRQ2" offset="0x658" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Pipe In Request">
          <bitfield name="INRQ" caption="IN Request Number before Freeze" mask="0xFF"/>
          <bitfield name="INMODE" caption="IN Request Mode" mask="0x100"/>
        </register>
        <register name="UPINRQ3" offset="0x65C" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Pipe In Request">
          <bitfield name="INRQ" caption="IN Request Number before Freeze" mask="0xFF"/>
          <bitfield name="INMODE" caption="IN Request Mode" mask="0x100"/>
        </register>
        <register name="UPINRQ4" offset="0x660" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Pipe In Request">
          <bitfield name="INRQ" caption="IN Request Number before Freeze" mask="0xFF"/>
          <bitfield name="INMODE" caption="IN Request Mode" mask="0x100"/>
        </register>
        <register name="UPINRQ5" offset="0x664" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Pipe In Request">
          <bitfield name="INRQ" caption="IN Request Number before Freeze" mask="0xFF"/>
          <bitfield name="INMODE" caption="IN Request Mode" mask="0x100"/>
        </register>
        <register name="UPINRQ6" offset="0x668" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Pipe In Request">
          <bitfield name="INRQ" caption="IN Request Number before Freeze" mask="0xFF"/>
          <bitfield name="INMODE" caption="IN Request Mode" mask="0x100"/>
        </register>
        <register name="UPINRQ7" offset="0x66C" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Pipe In Request">
          <bitfield name="INRQ" caption="IN Request Number before Freeze" mask="0xFF"/>
          <bitfield name="INMODE" caption="IN Request Mode" mask="0x100"/>
        </register>
        <register name="USBCON" offset="0x800" rw="RW" size="4" access-size="4" initval="0x01004000" caption="General Control Register">
          <bitfield name="FRZCLK" caption="Freeze USB Clock" mask="0x4000"/>
          <bitfield name="USBE" caption="USBC Enable" mask="0x8000"/>
          <bitfield name="UIMOD" caption="USBC Mode" mask="0x1000000"/>
        </register>
        <register name="USBSTA" offset="0x804" rw="R" size="4" access-size="4" initval="0x00010000" caption="General Status Register">
          <bitfield name="VBUSRQ" caption="VBus Request" mask="0x200"/>
          <bitfield name="SPEED" caption="Speed Status" mask="0x3000" values="USBC_USBSTA__SPEED"/>
          <bitfield name="CLKUSABLE" caption="USB Clock Usable" mask="0x4000"/>
          <bitfield name="SUSPEND" caption="Suspend module state" mask="0x10000"/>
        </register>
        <register name="USBSTACLR" offset="0x808" rw="W" size="4" access-size="4" atomic-op="clear:USBSTA" initval="0x00000000" caption="General Status Clear Register">
          <bitfield name="RAMACERIC" caption="RAMACERI Clear" mask="0x100"/>
          <bitfield name="VBUSRQC" caption="VBUSRQ Clear" mask="0x200"/>
        </register>
        <register name="USBSTASET" offset="0x80C" rw="W" size="4" access-size="4" atomic-op="set:USBSTA" initval="0x00000000" caption="General Status Set Register">
          <bitfield name="RAMACERIS" caption="RAMACERI Set" mask="0x100"/>
          <bitfield name="VBUSRQS" caption="VBUSRQ Set" mask="0x200"/>
        </register>
        <register name="UVERS" offset="0x818" rw="R" size="4" access-size="4" initval="0x00000310" caption="IP Version Register">
          <bitfield name="VERSION" caption="Version Number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant Number" mask="0x70000"/>
        </register>
        <register name="UFEATURES" offset="0x81C" rw="R" size="4" access-size="4" initval="0x00000007" caption="IP Features Register">
          <bitfield name="EPTNBRMAX" caption="Maximum Number of Pipes/Endpints" mask="0xF"/>
          <bitfield name="UTMIMODE" caption="UTMI Mode" mask="0x100"/>
        </register>
        <register name="UADDRSIZE" offset="0x820" rw="R" size="4" access-size="4" initval="0x00001000" caption="IP PB address size Register">
          <bitfield name="UADDRSIZE" caption="IP PB Address Size" mask="0xFFFFFFFF"/>
        </register>
        <register name="UNAME1" offset="0x824" rw="R" size="4" access-size="4" initval="0x48555342" caption="IP Name Part One: HUSB">
          <bitfield name="UNAME1" caption="IP Name Part One" mask="0xFFFFFFFF"/>
        </register>
        <register name="UNAME2" offset="0x828" rw="R" size="4" access-size="4" initval="0x484F5354" caption="IP Name Part Two: HOST">
          <bitfield name="UNAME2" caption="IP Name Part Two" mask="0xFFFFFFFF"/>
        </register>
        <register name="USBFSM" offset="0x82C" rw="R" size="4" access-size="4" initval="0x00000009" caption="USB internal finite state machine">
          <bitfield name="DRDSTATE" caption="DualRoleDevice state" mask="0xF" values="USBC_USBFSM__DRDSTATE"/>
        </register>
        <register name="UDESC" offset="0x830" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Endpoint descriptor table">
          <bitfield name="UDESCA" caption="USB Descriptor Address" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="USBC_UECFG0__EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG0__EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG0__EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UECFG0__EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UECFG1__EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG1__EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG1__EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UECFG1__EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UECFG2__EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG2__EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG2__EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UECFG2__EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UECFG3__EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG3__EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG3__EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UECFG3__EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UECFG4__EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG4__EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG4__EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UECFG4__EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UECFG5__EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG5__EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG5__EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UECFG5__EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UECFG6__EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG6__EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG6__EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UECFG6__EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UECFG7__EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG7__EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UECFG7__EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UECFG7__EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UESTA0__CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UESTA1__CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UESTA2__CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UESTA3__CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UESTA4__CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UESTA5__CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UESTA6__CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UESTA7__CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG0__PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG0__PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UPCFG0__PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="USBC_UPCFG0__PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UPCFG1__PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG1__PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UPCFG1__PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="USBC_UPCFG1__PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UPCFG2__PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG2__PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UPCFG2__PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="USBC_UPCFG2__PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UPCFG3__PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG3__PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UPCFG3__PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="USBC_UPCFG3__PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UPCFG4__PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG4__PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UPCFG4__PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="USBC_UPCFG4__PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UPCFG5__PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG5__PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UPCFG5__PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="USBC_UPCFG5__PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UPCFG6__PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG6__PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UPCFG6__PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="USBC_UPCFG6__PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_UPCFG7__PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="USBC_UPCFG7__PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="USBC_UPCFG7__PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="USBC_UPCFG7__PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="USBC_USBSTA__SPEED">
        <value name="FULL" value="0"/>
        <value name="HIGH" value="1"/>
        <value name="LOW" value="2"/>
      </value-group>
      <value-group name="USBC_USBFSM__DRDSTATE">
        <value name="A_IDLE" value="0"/>
        <value name="A_WAIT_VRISE" value="1"/>
        <value name="A_WAIT_BCON" value="2"/>
        <value name="A_HOST" value="3"/>
        <value name="A_SUSPEND" value="4"/>
        <value name="A_PERIPHERAL" value="5"/>
        <value name="A_WAIT_VFALL" value="6"/>
        <value name="A_VBUS_ERR" value="7"/>
        <value name="A_WAIT_DISCHARGE" value="8"/>
        <value name="B_IDLE" value="9"/>
        <value name="B_PERIPHERAL" value="10"/>
        <value name="B_WAIT_BEGIN_HNP" value="11"/>
        <value name="B_WAIT_DISCHARGE" value="12"/>
        <value name="B_WAIT_ACON" value="13"/>
        <value name="B_HOST" value="14"/>
        <value name="B_SRP_INIT" value="15"/>
      </value-group>
    </module>
    <module name="WDT" id="I7528" version="5.0.1" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register name="CTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00010080" caption="Control Register">
          <bitfield name="EN" caption="WDT Enable" mask="0x1" values="WDT_CTRL__EN"/>
          <bitfield name="DAR" caption="WDT Disable After Reset" mask="0x2"/>
          <bitfield name="MODE" caption="WDT Mode" mask="0x4"/>
          <bitfield name="SFV" caption="WDT Store Final Value" mask="0x8"/>
          <bitfield name="IM" caption="WDT Interruput Mode" mask="0x10"/>
          <bitfield name="FCD" caption="WDT Fuse Calibration Done" mask="0x80"/>
          <bitfield name="PSEL" caption="Timeout Prescale Select" mask="0x1F00"/>
          <bitfield name="CSSEL1" caption="Clock Source Selection1" mask="0x4000"/>
          <bitfield name="CEN" caption="Clock Enable" mask="0x10000"/>
          <bitfield name="CSSEL" caption="Clock Source Selection0" mask="0x20000"/>
          <bitfield name="TBAN" caption="TBAN Prescale Select" mask="0x7C0000"/>
          <bitfield name="KEY" caption="Key" mask="0xFF000000"/>
        </register>
        <register name="CLR" offset="0x4" rw="W" size="4" access-size="4" initval="0x00000000" caption="Clear Register">
          <bitfield name="WDTCLR" caption="Clear WDT counter" mask="0x1"/>
          <bitfield name="KEY" caption="Key" mask="0xFF000000"/>
        </register>
        <register name="SR" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000003" caption="Status Register">
          <bitfield name="WINDOW" caption="WDT in window" mask="0x1"/>
          <bitfield name="CLEARED" caption="WDT cleared" mask="0x2"/>
        </register>
        <register name="IER" offset="0xC" rw="W" size="4" access-size="4" atomic-op="set:IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="WINT" caption="Watchdog Interrupt" mask="0x4"/>
        </register>
        <register name="IDR" offset="0x10" rw="W" size="4" access-size="4" atomic-op="clear:IMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="WINT" caption="Watchdog Interrupt" mask="0x4"/>
        </register>
        <register name="IMR" offset="0x14" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="WINT" caption="Watchdog Interrupt" mask="0x4"/>
        </register>
        <register name="ISR" offset="0x18" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="WINT" caption="Watchdog Interrupt" mask="0x4"/>
        </register>
        <register name="ICR" offset="0x1C" rw="W" size="4" access-size="4" atomic-op="clear:ISR" initval="0x00000000" caption="Interrupt Clear Register">
          <bitfield name="WINT" caption="Watchdog Interrupt" mask="0x4"/>
        </register>
        <register name="VERSION" offset="0x3FC" rw="R" size="4" access-size="4" initval="0x00000501" caption="Version Register">
          <bitfield name="VERSION" caption="Version number" mask="0xFFF"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF0000"/>
        </register>
      </register-group>
      <value-group name="WDT_CTRL__EN">
        <value name="0" caption="WDT is disabled." value="0"/>
        <value name="1" caption="WDT is enabled" value="1"/>
      </value-group>
    </module>
  <module name="SystemControl" caption="System Control Registers">
            <register-group name="SystemControl" caption="System Control Registers">
                <register offset="0x00000008" size="4" name="ACTLR" initval="0" caption="Auxiliary Control Register,">
                    <bitfield mask="0x00000001" name="DISMCYCINT" caption="Disables interruption of multi-cycle instructions."/>
                    <bitfield mask="0x00000002" name="DISDEFWBUF" caption="Disables write buffer use during default memory map accesses."/>
                    <bitfield mask="0x00000004" name="DISFOLD" caption="Disables folding of IT instructions."/>
                </register>
                <register offset="0x00000d00" size="4" name="CPUID" initval="0x410FC240" caption="CPUID Base Register">
                    <bitfield mask="0x0000000f" name="REVISION" caption="Indicates patch release: 0x0 = Patch 0"/>
                    <bitfield mask="0x0000fff0" name="PARTNO" caption="Indicates part number"/>
                    <bitfield mask="0x00f00000" name="VARIANT" caption="Indicates processor revision: 0x2 = Revision 2"/>
                    <bitfield mask="0xff000000" name="IMPLEMENTER" caption="Implementer code"/>
                </register>
                <register offset="0x00000d04" size="4" name="ICSR" initval="0" caption="Interrupt Control and State Register">
                    <bitfield mask="0x000001ff" name="VECTACTIVE" caption="Active exception number"/>
                    <bitfield mask="0x00000800" name="RETTOBASE" values="RETTOBASE" caption="no description available"/>
                    <bitfield mask="0x0003f000" name="VECTPENDING" caption="Exception number of the highest priority pending enabled exception"/>
                    <bitfield mask="0x00400000" name="ISRPENDING" caption="no description available"/>
                    <bitfield mask="0x00800000" name="ISRPREEMPT" values="ISRPREEMPT" caption="no description available"/>
                    <bitfield mask="0x02000000" name="PENDSTCLR" values="PENDSTCLR" caption="no description available"/>
                    <bitfield mask="0x04000000" name="PENDSTSET" values="PENDSTSET" caption="no description available"/>
                    <bitfield mask="0x08000000" name="PENDSVCLR" values="PENDSVCLR" caption="no description available"/>
                    <bitfield mask="0x10000000" name="PENDSVSET" values="PENDSVSET" caption="no description available"/>
                    <bitfield mask="0x80000000" name="NMIPENDSET" values="NMIPENDSET" caption="no description available"/>
                </register>
                <register offset="0x00000d08" size="4" name="VTOR" initval="0" caption="Vector Table Offset Register">
                    <bitfield mask="0xffffff80" name="TBLOFF" caption="Vector table base offset"/>
                </register>
                <register offset="0x00000d0c" size="4" name="AIRCR" initval="0" caption="Application Interrupt and Reset Control Register">
                    <bitfield mask="0x00000001" name="VECTRESET" caption="no description available"/>
                    <bitfield mask="0x00000002" name="VECTCLRACTIVE" caption="no description available"/>
                    <bitfield mask="0x00000004" name="SYSRESETREQ" values="SYSRESETREQ" caption="no description available"/>
                    <bitfield mask="0x00000700" name="PRIGROUP" caption="Interrupt priority grouping field. This field determines the split of group priority from subpriority."/>
                    <bitfield mask="0x00008000" name="ENDIANNESS" values="ENDIANNESS" caption="no description available"/>
                    <bitfield mask="0xffff0000" name="VECTKEY" caption="Register key"/>
                </register>
                <register offset="0x00000d10" size="4" name="SCR" initval="0" caption="System Control Register">
                    <bitfield mask="0x00000002" name="SLEEPONEXIT" values="SLEEPONEXIT" caption="no description available"/>
                    <bitfield mask="0x00000004" name="SLEEPDEEP" values="SLEEPDEEP" caption="no description available"/>
                    <bitfield mask="0x00000010" name="SEVONPEND" values="SEVONPEND" caption="no description available"/>
                </register>
                <register offset="0x00000d14" size="4" name="CCR" initval="0" caption="Configuration and Control Register">
                    <bitfield mask="0x00000001" name="NONBASETHRDENA" values="NONBASETHRDENA" caption="no description available"/>
                    <bitfield mask="0x00000002" name="USERSETMPEND" values="USERSETMPEND" caption="Enables unprivileged software access to the STIR"/>
                    <bitfield mask="0x00000008" name="UNALIGN_TRP" values="UNALIGN_TRP" caption="Enables unaligned access traps"/>
                    <bitfield mask="0x00000010" name="DIV_0_TRP" values="DIV_0_TRP" caption="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"/>
                    <bitfield mask="0x00000100" name="BFHFNMIGN" values="BFHFNMIGN" caption="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."/>
                    <bitfield mask="0x00000200" name="STKALIGN" values="STKALIGN" caption="Indicates stack alignment on exception entry"/>
                </register>
                <register offset="0x00000d18" size="4" name="SHPR1" initval="0" caption="System Handler Priority Register 1">
                    <bitfield mask="0x000000ff" name="PRI_4" caption="Priority of system handler 4, MemManage"/>
                    <bitfield mask="0x0000ff00" name="PRI_5" caption="Priority of system handler 5, BusFault"/>
                    <bitfield mask="0x00ff0000" name="PRI_6" caption="Priority of system handler 6, UsageFault"/>
                </register>
                <register offset="0x00000d1c" size="4" name="SHPR2" initval="0" caption="System Handler Priority Register 2">
                    <bitfield mask="0xff000000" name="PRI_11" caption="Priority of system handler 11, SVCall"/>
                </register>
                <register offset="0x00000d20" size="4" name="SHPR3" initval="0" caption="System Handler Priority Register 3">
                    <bitfield mask="0x00ff0000" name="PRI_14" caption="Priority of system handler 14, PendSV"/>
                    <bitfield mask="0xff000000" name="PRI_15" caption="Priority of system handler 15, SysTick exception"/>
                </register>
                <register offset="0x00000d24" size="4" name="SHCSR" initval="0" caption="System Handler Control and State Register">
                    <bitfield mask="0x00000001" name="MEMFAULTACT" values="MEMFAULTACT" caption="no description available"/>
                    <bitfield mask="0x00000002" name="BUSFAULTACT" values="BUSFAULTACT" caption="no description available"/>
                    <bitfield mask="0x00000008" name="USGFAULTACT" values="USGFAULTACT" caption="no description available"/>
                    <bitfield mask="0x00000080" name="SVCALLACT" values="SVCALLACT" caption="no description available"/>
                    <bitfield mask="0x00000100" name="MONITORACT" values="MONITORACT" caption="no description available"/>
                    <bitfield mask="0x00000400" name="PENDSVACT" values="PENDSVACT" caption="no description available"/>
                    <bitfield mask="0x00000800" name="SYSTICKACT" values="SYSTICKACT" caption="no description available"/>
                    <bitfield mask="0x00001000" name="USGFAULTPENDED" values="USGFAULTPENDED" caption="no description available"/>
                    <bitfield mask="0x00002000" name="MEMFAULTPENDED" values="MEMFAULTPENDED" caption="no description available"/>
                    <bitfield mask="0x00004000" name="BUSFAULTPENDED" values="BUSFAULTPENDED" caption="no description available"/>
                    <bitfield mask="0x00008000" name="SVCALLPENDED" values="SVCALLPENDED" caption="no description available"/>
                    <bitfield mask="0x00010000" name="MEMFAULTENA" values="MEMFAULTENA" caption="no description available"/>
                    <bitfield mask="0x00020000" name="BUSFAULTENA" values="BUSFAULTENA" caption="no description available"/>
                    <bitfield mask="0x00040000" name="USGFAULTENA" values="USGFAULTENA" caption="no description available"/>
                </register>
                <register offset="0x00000d28" size="4" name="CFSR" initval="0" caption="Configurable Fault Status Registers">
                    <bitfield mask="0x00000001" name="IACCVIOL" values="IACCVIOL" caption="no description available"/>
                    <bitfield mask="0x00000002" name="DACCVIOL" values="DACCVIOL" caption="no description available"/>
                    <bitfield mask="0x00000008" name="MUNSTKERR" values="MUNSTKERR" caption="no description available"/>
                    <bitfield mask="0x00000010" name="MSTKERR" values="MSTKERR" caption="no description available"/>
                    <bitfield mask="0x00000020" name="MLSPERR" values="MLSPERR" caption="no description available"/>
                    <bitfield mask="0x00000080" name="MMARVALID" values="MMARVALID" caption="no description available"/>
                    <bitfield mask="0x00000100" name="IBUSERR" values="IBUSERR" caption="no description available"/>
                    <bitfield mask="0x00000200" name="PRECISERR" values="PRECISERR" caption="no description available"/>
                    <bitfield mask="0x00000400" name="IMPRECISERR" values="IMPRECISERR" caption="no description available"/>
                    <bitfield mask="0x00000800" name="UNSTKERR" values="UNSTKERR" caption="no description available"/>
                    <bitfield mask="0x00001000" name="STKERR" values="STKERR" caption="no description available"/>
                    <bitfield mask="0x00002000" name="LSPERR" values="LSPERR" caption="no description available"/>
                    <bitfield mask="0x00008000" name="BFARVALID" values="BFARVALID" caption="no description available"/>
                    <bitfield mask="0x00010000" name="UNDEFINSTR" values="UNDEFINSTR" caption="no description available"/>
                    <bitfield mask="0x00020000" name="INVSTATE" values="INVSTATE" caption="no description available"/>
                    <bitfield mask="0x00040000" name="INVPC" values="INVPC" caption="no description available"/>
                    <bitfield mask="0x00080000" name="NOCP" values="NOCP" caption="no description available"/>
                    <bitfield mask="0x01000000" name="UNALIGNED" values="UNALIGNED" caption="no description available"/>
                    <bitfield mask="0x02000000" name="DIVBYZERO" values="DIVBYZERO" caption="no description available"/>
                </register>
                <register offset="0x00000d2c" size="4" name="HFSR" initval="0" caption="HardFault Status register">
                    <bitfield mask="0x00000002" name="VECTTBL" values="VECTTBL" caption="no description available"/>
                    <bitfield mask="0x40000000" name="FORCED" values="FORCED" caption="no description available"/>
                    <bitfield mask="0x80000000" name="DEBUGEVT" caption="no description available"/>
                </register>
                <register offset="0x00000d30" size="4" name="DFSR" initval="0" caption="Debug Fault Status Register">
                    <bitfield mask="0x00000001" name="HALTED" values="HALTED" caption="no description available"/>
                    <bitfield mask="0x00000002" name="BKPT" values="BKPT" caption="no description available"/>
                    <bitfield mask="0x00000004" name="DWTTRAP" values="DWTTRAP" caption="no description available"/>
                    <bitfield mask="0x00000008" name="VCATCH" values="VCATCH" caption="no description available"/>
                    <bitfield mask="0x00000010" name="EXTERNAL" values="EXTERNAL" caption="no description available"/>
                </register>
                <register offset="0x00000d34" size="4" name="MMFAR" initval="0" caption="MemManage Address Register">
                    <bitfield mask="0xffffffff" name="ADDRESS" caption="Address of MemManage fault location"/>
                </register>
                <register offset="0x00000d38" size="4" name="BFAR" initval="0" caption="BusFault Address Register">
                    <bitfield mask="0xffffffff" name="ADDRESS" caption="Address of the BusFault location"/>
                </register>
                <register offset="0x00000d3c" size="4" name="AFSR" initval="0" caption="Auxiliary Fault Status Register">
                    <bitfield mask="0xffffffff" name="AUXFAULT" caption="Latched version of the AUXFAULT inputs"/>
                </register>
            </register-group>
            <value-group name="RETTOBASE">
                <value value="0" name="VALUE_0" caption="there are preempted active exceptions to execute"/>
                <value value="1" name="VALUE_1" caption="there are no active exceptions, or the currently-executing exception is the only active exception"/>
            </value-group>
            <value-group name="ISRPREEMPT">
                <value value="0" name="VALUE_0" caption="Will not service"/>
                <value value="1" name="VALUE_1" caption="Will service a pending exception"/>
            </value-group>
            <value-group name="PENDSTCLR">
                <value value="0" name="VALUE_0" caption="no effect"/>
                <value value="1" name="VALUE_1" caption="removes the pending state from the SysTick exception"/>
            </value-group>
            <value-group name="PENDSTSET">
                <value value="0" name="VALUE_0" caption="write: no effect; read: SysTick exception is not pending"/>
                <value value="1" name="VALUE_1" caption="write: changes SysTick exception state to pending; read: SysTick exception is pending"/>
            </value-group>
            <value-group name="PENDSVCLR">
                <value value="0" name="VALUE_0" caption="no effect"/>
                <value value="1" name="VALUE_1" caption="removes the pending state from the PendSV exception"/>
            </value-group>
            <value-group name="PENDSVSET">
                <value value="0" name="VALUE_0" caption="write: no effect; read: PendSV exception is not pending"/>
                <value value="1" name="VALUE_1" caption="write: changes PendSV exception state to pending; read: PendSV exception is pending"/>
            </value-group>
            <value-group name="NMIPENDSET">
                <value value="0" name="VALUE_0" caption="write: no effect; read: NMI exception is not pending"/>
                <value value="1" name="VALUE_1" caption="write: changes NMI exception state to pending; read: NMI exception is pending"/>
            </value-group>
            <value-group name="SYSRESETREQ">
                <value value="0" name="VALUE_0" caption="no system reset request"/>
                <value value="1" name="VALUE_1" caption="asserts a signal to the outer system that requests a reset"/>
            </value-group>
            <value-group name="ENDIANNESS">
                <value value="0" name="VALUE_0" caption="Little-endian"/>
                <value value="1" name="VALUE_1" caption="Big-endian"/>
            </value-group>
            <value-group name="SLEEPONEXIT">
                <value value="0" name="VALUE_0" caption="o not sleep when returning to Thread mode"/>
                <value value="1" name="VALUE_1" caption="enter sleep, or deep sleep, on return from an ISR"/>
            </value-group>
            <value-group name="SLEEPDEEP">
                <value value="0" name="VALUE_0" caption="sleep"/>
                <value value="1" name="VALUE_1" caption="deep sleep"/>
            </value-group>
            <value-group name="SEVONPEND">
                <value value="0" name="VALUE_0" caption="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded"/>
                <value value="1" name="VALUE_1" caption="enabled events and all interrupts, including disabled interrupts, can wakeup the processor"/>
            </value-group>
            <value-group name="NONBASETHRDENA">
                <value value="0" name="VALUE_0" caption="processor can enter Thread mode only when no exception is active"/>
                <value value="1" name="VALUE_1" caption="processor can enter Thread mode from any level under the control of an EXC_RETURN value"/>
            </value-group>
            <value-group name="USERSETMPEND">
                <value value="0" name="VALUE_0" caption="disable"/>
                <value value="1" name="VALUE_1" caption="enable"/>
            </value-group>
            <value-group name="UNALIGN_TRP">
                <value value="0" name="VALUE_0" caption="do not trap unaligned halfword and word accesses"/>
                <value value="1" name="VALUE_1" caption="trap unaligned halfword and word accesses"/>
            </value-group>
            <value-group name="DIV_0_TRP">
                <value value="0" name="VALUE_0" caption="do not trap divide by 0"/>
                <value value="1" name="VALUE_1" caption="trap divide by 0"/>
            </value-group>
            <value-group name="BFHFNMIGN">
                <value value="0" name="VALUE_0" caption="data bus faults caused by load and store instructions cause a lock-up"/>
                <value value="1" name="VALUE_1" caption="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions"/>
            </value-group>
            <value-group name="STKALIGN">
                <value value="0" name="VALUE_0" caption="4-byte aligned"/>
                <value value="1" name="VALUE_1" caption="8-byte aligned"/>
            </value-group>
            <value-group name="MEMFAULTACT">
                <value value="0" name="VALUE_0" caption="exception is not active"/>
                <value value="1" name="VALUE_1" caption="exception is active"/>
            </value-group>
            <value-group name="BUSFAULTACT">
                <value value="0" name="VALUE_0" caption="exception is not active"/>
                <value value="1" name="VALUE_1" caption="exception is active"/>
            </value-group>
            <value-group name="USGFAULTACT">
                <value value="0" name="VALUE_0" caption="exception is not active"/>
                <value value="1" name="VALUE_1" caption="exception is active"/>
            </value-group>
            <value-group name="SVCALLACT">
                <value value="0" name="VALUE_0" caption="exception is not active"/>
                <value value="1" name="VALUE_1" caption="exception is active"/>
            </value-group>
            <value-group name="MONITORACT">
                <value value="0" name="VALUE_0" caption="exception is not active"/>
                <value value="1" name="VALUE_1" caption="exception is active"/>
            </value-group>
            <value-group name="PENDSVACT">
                <value value="0" name="VALUE_0" caption="exception is not active"/>
                <value value="1" name="VALUE_1" caption="exception is active"/>
            </value-group>
            <value-group name="SYSTICKACT">
                <value value="0" name="VALUE_0" caption="exception is not active"/>
                <value value="1" name="VALUE_1" caption="exception is active"/>
            </value-group>
            <value-group name="USGFAULTPENDED">
                <value value="0" name="VALUE_0" caption="exception is not pending"/>
                <value value="1" name="VALUE_1" caption="exception is pending"/>
            </value-group>
            <value-group name="MEMFAULTPENDED">
                <value value="0" name="VALUE_0" caption="exception is not pending"/>
                <value value="1" name="VALUE_1" caption="exception is pending"/>
            </value-group>
            <value-group name="BUSFAULTPENDED">
                <value value="0" name="VALUE_0" caption="exception is not pending"/>
                <value value="1" name="VALUE_1" caption="exception is pending"/>
            </value-group>
            <value-group name="SVCALLPENDED">
                <value value="0" name="VALUE_0" caption="exception is not pending"/>
                <value value="1" name="VALUE_1" caption="exception is pending"/>
            </value-group>
            <value-group name="MEMFAULTENA">
                <value value="0" name="VALUE_0" caption="disable the exception"/>
                <value value="1" name="VALUE_1" caption="enable the exception"/>
            </value-group>
            <value-group name="BUSFAULTENA">
                <value value="0" name="VALUE_0" caption="disable the exception"/>
                <value value="1" name="VALUE_1" caption="enable the exception"/>
            </value-group>
            <value-group name="USGFAULTENA">
                <value value="0" name="VALUE_0" caption="disable the exception"/>
                <value value="1" name="VALUE_1" caption="enable the exception"/>
            </value-group>
            <value-group name="IACCVIOL">
                <value value="0" name="VALUE_0" caption="no instruction access violation fault"/>
                <value value="1" name="VALUE_1" caption="the processor attempted an instruction fetch from a location that does not permit execution"/>
            </value-group>
            <value-group name="DACCVIOL">
                <value value="0" name="VALUE_0" caption="no data access violation fault"/>
                <value value="1" name="VALUE_1" caption="the processor attempted a load or store at a location that does not permit the operation"/>
            </value-group>
            <value-group name="MUNSTKERR">
                <value value="0" name="VALUE_0" caption="no unstacking fault"/>
                <value value="1" name="VALUE_1" caption="unstack for an exception return has caused one or more access violations"/>
            </value-group>
            <value-group name="MSTKERR">
                <value value="0" name="VALUE_0" caption="no stacking fault"/>
                <value value="1" name="VALUE_1" caption="stacking for an exception entry has caused one or more access violations"/>
            </value-group>
            <value-group name="MLSPERR">
                <value value="0" name="VALUE_0" caption="No MemManage fault occurred during floating-point lazy state preservation"/>
                <value value="1" name="VALUE_1" caption="A MemManage fault occurred during floating-point lazy state preservation"/>
            </value-group>
            <value-group name="MMARVALID">
                <value value="0" name="VALUE_0" caption="value in MMAR is not a valid fault address"/>
                <value value="1" name="VALUE_1" caption="MMAR holds a valid fault address"/>
            </value-group>
            <value-group name="IBUSERR">
                <value value="0" name="VALUE_0" caption="no instruction bus error"/>
                <value value="1" name="VALUE_1" caption="instruction bus error"/>
            </value-group>
            <value-group name="PRECISERR">
                <value value="0" name="VALUE_0" caption="no precise data bus error"/>
                <value value="1" name="VALUE_1" caption="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault"/>
            </value-group>
            <value-group name="IMPRECISERR">
                <value value="0" name="VALUE_0" caption="no imprecise data bus error"/>
                <value value="1" name="VALUE_1" caption="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error"/>
            </value-group>
            <value-group name="UNSTKERR">
                <value value="0" name="VALUE_0" caption="no unstacking fault"/>
                <value value="1" name="VALUE_1" caption="unstack for an exception return has caused one or more BusFaults"/>
            </value-group>
            <value-group name="STKERR">
                <value value="0" name="VALUE_0" caption="no stacking fault"/>
                <value value="1" name="VALUE_1" caption="stacking for an exception entry has caused one or more BusFaults"/>
            </value-group>
            <value-group name="LSPERR">
                <value value="0" name="VALUE_0" caption="No bus fault occurred during floating-point lazy state preservation"/>
                <value value="1" name="VALUE_1" caption="A bus fault occurred during floating-point lazy state preservation"/>
            </value-group>
            <value-group name="BFARVALID">
                <value value="0" name="VALUE_0" caption="value in BFAR is not a valid fault address"/>
                <value value="1" name="VALUE_1" caption="BFAR holds a valid fault address"/>
            </value-group>
            <value-group name="UNDEFINSTR">
                <value value="0" name="VALUE_0" caption="no undefined instruction UsageFault"/>
                <value value="1" name="VALUE_1" caption="the processor has attempted to execute an undefined instruction"/>
            </value-group>
            <value-group name="INVSTATE">
                <value value="0" name="VALUE_0" caption="no invalid state UsageFault"/>
                <value value="1" name="VALUE_1" caption="the processor has attempted to execute an instruction that makes illegal use of the EPSR"/>
            </value-group>
            <value-group name="INVPC">
                <value value="0" name="VALUE_0" caption="no invalid PC load UsageFault"/>
                <value value="1" name="VALUE_1" caption="the processor has attempted an illegal load of EXC_RETURN to the PC"/>
            </value-group>
            <value-group name="NOCP">
                <value value="0" name="VALUE_0" caption="no UsageFault caused by attempting to access a coprocessor"/>
                <value value="1" name="VALUE_1" caption="the processor has attempted to access a coprocessor"/>
            </value-group>
            <value-group name="UNALIGNED">
                <value value="0" name="VALUE_0" caption="no unaligned access fault, or unaligned access trapping not enabled"/>
                <value value="1" name="VALUE_1" caption="the processor has made an unaligned memory access"/>
            </value-group>
            <value-group name="DIVBYZERO">
                <value value="0" name="VALUE_0" caption="no divide by zero fault, or divide by zero trapping not enabled"/>
                <value value="1" name="VALUE_1" caption="the processor has executed an SDIV or UDIV instruction with a divisor of 0"/>
            </value-group>
            <value-group name="VECTTBL">
                <value value="0" name="VALUE_0" caption="no BusFault on vector table read"/>
                <value value="1" name="VALUE_1" caption="BusFault on vector table read"/>
            </value-group>
            <value-group name="FORCED">
                <value value="0" name="VALUE_0" caption="no forced HardFault"/>
                <value value="1" name="VALUE_1" caption="forced HardFault"/>
            </value-group>
            <value-group name="HALTED">
                <value value="0" name="VALUE_0" caption="No active halt request debug event"/>
                <value value="1" name="VALUE_1" caption="Halt request debug event active"/>
            </value-group>
            <value-group name="BKPT">
                <value value="0" name="VALUE_0" caption="No current breakpoint debug event"/>
                <value value="1" name="VALUE_1" caption="At least one current breakpoint debug event"/>
            </value-group>
            <value-group name="DWTTRAP">
                <value value="0" name="VALUE_0" caption="No current debug events generated by the DWT"/>
                <value value="1" name="VALUE_1" caption="At least one current debug event generated by the DWT"/>
            </value-group>
            <value-group name="VCATCH">
                <value value="0" name="VALUE_0" caption="No Vector catch triggered"/>
                <value value="1" name="VALUE_1" caption="Vector catch triggered"/>
            </value-group>
            <value-group name="EXTERNAL">
                <value value="0" name="VALUE_0" caption="No EDBGRQ debug event"/>
                <value value="1" name="VALUE_1" caption="EDBGRQ debug event"/>
            </value-group>
        </module><module name="SysTick" caption="System timer">
            <register-group name="SysTick" caption="System timer">
                <register offset="0x00000000" size="4" name="CSR" initval="0x4" caption="SysTick Control and Status Register">
                    <bitfield mask="0x00000001" name="ENABLE" values="ENABLE" caption="no description available"/>
                    <bitfield mask="0x00000002" name="TICKINT" values="TICKINT" caption="no description available"/>
                    <bitfield mask="0x00000004" name="CLKSOURCE" values="CLKSOURCE" caption="no description available"/>
                    <bitfield mask="0x00010000" name="COUNTFLAG" caption="no description available"/>
                </register>
                <register offset="0x00000004" size="4" name="RVR" initval="0" caption="SysTick Reload Value Register">
                    <bitfield mask="0x00ffffff" name="RELOAD" caption="Value to load into the SysTick Current Value Register when the counter reaches 0"/>
                </register>
                <register offset="0x00000008" size="4" name="CVR" initval="0" caption="SysTick Current Value Register">
                    <bitfield mask="0x00ffffff" name="CURRENT" caption="Current value at the time the register is accessed"/>
                </register>
                <register offset="0x0000000c" size="4" name="CALIB" initval="0" caption="SysTick Calibration Value Register">
                    <bitfield mask="0x00ffffff" name="TENMS" caption="Reload value to use for 10ms timing"/>
                    <bitfield mask="0x40000000" name="SKEW" values="SKEW" caption="no description available"/>
                    <bitfield mask="0x80000000" name="NOREF" values="NOREF" caption="no description available"/>
                </register>
            </register-group>
            <value-group name="ENABLE">
                <value value="0" name="VALUE_0" caption="counter disabled"/>
                <value value="1" name="VALUE_1" caption="counter enabled"/>
            </value-group>
            <value-group name="TICKINT">
                <value value="0" name="VALUE_0" caption="counting down to 0 does not assert the SysTick exception request"/>
                <value value="1" name="VALUE_1" caption="counting down to 0 asserts the SysTick exception request"/>
            </value-group>
            <value-group name="CLKSOURCE">
                <value value="0" name="VALUE_0" caption="external clock"/>
                <value value="1" name="VALUE_1" caption="processor clock"/>
            </value-group>
            <value-group name="SKEW">
                <value value="0" name="VALUE_0" caption="10ms calibration value is exact"/>
                <value value="1" name="VALUE_1" caption="10ms calibration value is inexact, because of the clock frequency"/>
            </value-group>
            <value-group name="NOREF">
                <value value="0" name="VALUE_0" caption="The reference clock is provided"/>
                <value value="1" name="VALUE_1" caption="The reference clock is not provided"/>
            </value-group>
        </module><module name="NVIC" caption="Nested Vectored Interrupt Controller">
            <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
                <register offset="0x00000000" size="4" name="NVICISER0" initval="0" caption="Interrupt Set Enable Register n">
                    <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
                </register>
                <register offset="0x00000004" size="4" name="NVICISER1" initval="0" caption="Interrupt Set Enable Register n">
                    <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
                </register>
                <register offset="0x00000008" size="4" name="NVICISER2" initval="0" caption="Interrupt Set Enable Register n">
                    <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
                </register>
                <register offset="0x0000000c" size="4" name="NVICISER3" initval="0" caption="Interrupt Set Enable Register n">
                    <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
                </register>
                <register offset="0x00000080" size="4" name="NVICICER0" initval="0" caption="Interrupt Clear Enable Register n">
                    <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
                </register>
                <register offset="0x00000084" size="4" name="NVICICER1" initval="0" caption="Interrupt Clear Enable Register n">
                    <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
                </register>
                <register offset="0x00000088" size="4" name="NVICICER2" initval="0" caption="Interrupt Clear Enable Register n">
                    <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
                </register>
                <register offset="0x0000008c" size="4" name="NVICICER3" initval="0" caption="Interrupt Clear Enable Register n">
                    <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
                </register>
                <register offset="0x00000100" size="4" name="NVICISPR0" initval="0" caption="Interrupt Set Pending Register n">
                    <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
                </register>
                <register offset="0x00000104" size="4" name="NVICISPR1" initval="0" caption="Interrupt Set Pending Register n">
                    <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
                </register>
                <register offset="0x00000108" size="4" name="NVICISPR2" initval="0" caption="Interrupt Set Pending Register n">
                    <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
                </register>
                <register offset="0x0000010c" size="4" name="NVICISPR3" initval="0" caption="Interrupt Set Pending Register n">
                    <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
                </register>
                <register offset="0x00000180" size="4" name="NVICICPR0" initval="0" caption="Interrupt Clear Pending Register n">
                    <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
                </register>
                <register offset="0x00000184" size="4" name="NVICICPR1" initval="0" caption="Interrupt Clear Pending Register n">
                    <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
                </register>
                <register offset="0x00000188" size="4" name="NVICICPR2" initval="0" caption="Interrupt Clear Pending Register n">
                    <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
                </register>
                <register offset="0x0000018c" size="4" name="NVICICPR3" initval="0" caption="Interrupt Clear Pending Register n">
                    <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
                </register>
                <register offset="0x00000200" size="4" name="NVICIABR0" initval="0" caption="Interrupt Active bit Register n">
                    <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
                </register>
                <register offset="0x00000204" size="4" name="NVICIABR1" initval="0" caption="Interrupt Active bit Register n">
                    <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
                </register>
                <register offset="0x00000208" size="4" name="NVICIABR2" initval="0" caption="Interrupt Active bit Register n">
                    <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
                </register>
                <register offset="0x0000020c" size="4" name="NVICIABR3" initval="0" caption="Interrupt Active bit Register n">
                    <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
                </register>
                <register offset="0x00000300" size="1" name="NVICIP0" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI0" caption="Priority of interrupt 0"/>
                </register>
                <register offset="0x00000301" size="1" name="NVICIP1" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI1" caption="Priority of interrupt 1"/>
                </register>
                <register offset="0x00000302" size="1" name="NVICIP2" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI2" caption="Priority of interrupt 2"/>
                </register>
                <register offset="0x00000303" size="1" name="NVICIP3" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI3" caption="Priority of interrupt 3"/>
                </register>
                <register offset="0x00000304" size="1" name="NVICIP4" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI4" caption="Priority of interrupt 4"/>
                </register>
                <register offset="0x00000305" size="1" name="NVICIP5" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI5" caption="Priority of interrupt 5"/>
                </register>
                <register offset="0x00000306" size="1" name="NVICIP6" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI6" caption="Priority of interrupt 6"/>
                </register>
                <register offset="0x00000307" size="1" name="NVICIP7" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI7" caption="Priority of interrupt 7"/>
                </register>
                <register offset="0x00000308" size="1" name="NVICIP8" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI8" caption="Priority of interrupt 8"/>
                </register>
                <register offset="0x00000309" size="1" name="NVICIP9" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI9" caption="Priority of interrupt 9"/>
                </register>
                <register offset="0x0000030a" size="1" name="NVICIP10" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI10" caption="Priority of interrupt 10"/>
                </register>
                <register offset="0x0000030b" size="1" name="NVICIP11" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI11" caption="Priority of interrupt 11"/>
                </register>
                <register offset="0x0000030c" size="1" name="NVICIP12" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI12" caption="Priority of interrupt 12"/>
                </register>
                <register offset="0x0000030d" size="1" name="NVICIP13" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI13" caption="Priority of interrupt 13"/>
                </register>
                <register offset="0x0000030e" size="1" name="NVICIP14" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI14" caption="Priority of interrupt 14"/>
                </register>
                <register offset="0x0000030f" size="1" name="NVICIP15" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI15" caption="Priority of interrupt 15"/>
                </register>
                <register offset="0x00000310" size="1" name="NVICIP16" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI16" caption="Priority of interrupt 16"/>
                </register>
                <register offset="0x00000311" size="1" name="NVICIP17" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI17" caption="Priority of interrupt 17"/>
                </register>
                <register offset="0x00000312" size="1" name="NVICIP18" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI18" caption="Priority of interrupt 18"/>
                </register>
                <register offset="0x00000313" size="1" name="NVICIP19" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI19" caption="Priority of interrupt 19"/>
                </register>
                <register offset="0x00000314" size="1" name="NVICIP20" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI20" caption="Priority of interrupt 20"/>
                </register>
                <register offset="0x00000315" size="1" name="NVICIP21" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI21" caption="Priority of interrupt 21"/>
                </register>
                <register offset="0x00000316" size="1" name="NVICIP22" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI22" caption="Priority of interrupt 22"/>
                </register>
                <register offset="0x00000317" size="1" name="NVICIP23" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI23" caption="Priority of interrupt 23"/>
                </register>
                <register offset="0x00000318" size="1" name="NVICIP24" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI24" caption="Priority of interrupt 24"/>
                </register>
                <register offset="0x00000319" size="1" name="NVICIP25" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI25" caption="Priority of interrupt 25"/>
                </register>
                <register offset="0x0000031a" size="1" name="NVICIP26" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI26" caption="Priority of interrupt 26"/>
                </register>
                <register offset="0x0000031b" size="1" name="NVICIP27" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI27" caption="Priority of interrupt 27"/>
                </register>
                <register offset="0x0000031c" size="1" name="NVICIP28" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI28" caption="Priority of interrupt 28"/>
                </register>
                <register offset="0x0000031d" size="1" name="NVICIP29" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI29" caption="Priority of interrupt 29"/>
                </register>
                <register offset="0x0000031e" size="1" name="NVICIP30" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI30" caption="Priority of interrupt 30"/>
                </register>
                <register offset="0x0000031f" size="1" name="NVICIP31" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI31" caption="Priority of interrupt 31"/>
                </register>
                <register offset="0x00000320" size="1" name="NVICIP32" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI32" caption="Priority of interrupt 32"/>
                </register>
                <register offset="0x00000321" size="1" name="NVICIP33" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI33" caption="Priority of interrupt 33"/>
                </register>
                <register offset="0x00000322" size="1" name="NVICIP34" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI34" caption="Priority of interrupt 34"/>
                </register>
                <register offset="0x00000323" size="1" name="NVICIP35" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI35" caption="Priority of interrupt 35"/>
                </register>
                <register offset="0x00000324" size="1" name="NVICIP36" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI36" caption="Priority of interrupt 36"/>
                </register>
                <register offset="0x00000325" size="1" name="NVICIP37" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI37" caption="Priority of interrupt 37"/>
                </register>
                <register offset="0x00000326" size="1" name="NVICIP38" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI38" caption="Priority of interrupt 38"/>
                </register>
                <register offset="0x00000327" size="1" name="NVICIP39" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI39" caption="Priority of interrupt 39"/>
                </register>
                <register offset="0x00000328" size="1" name="NVICIP40" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI40" caption="Priority of interrupt 40"/>
                </register>
                <register offset="0x00000329" size="1" name="NVICIP41" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI41" caption="Priority of interrupt 41"/>
                </register>
                <register offset="0x0000032a" size="1" name="NVICIP42" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI42" caption="Priority of interrupt 42"/>
                </register>
                <register offset="0x0000032b" size="1" name="NVICIP43" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI43" caption="Priority of interrupt 43"/>
                </register>
                <register offset="0x0000032c" size="1" name="NVICIP44" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI44" caption="Priority of interrupt 44"/>
                </register>
                <register offset="0x0000032d" size="1" name="NVICIP45" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI45" caption="Priority of interrupt 45"/>
                </register>
                <register offset="0x0000032e" size="1" name="NVICIP46" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI46" caption="Priority of interrupt 46"/>
                </register>
                <register offset="0x0000032f" size="1" name="NVICIP47" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI47" caption="Priority of interrupt 47"/>
                </register>
                <register offset="0x00000330" size="1" name="NVICIP48" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI48" caption="Priority of interrupt 48"/>
                </register>
                <register offset="0x00000331" size="1" name="NVICIP49" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI49" caption="Priority of interrupt 49"/>
                </register>
                <register offset="0x00000332" size="1" name="NVICIP50" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI50" caption="Priority of interrupt 50"/>
                </register>
                <register offset="0x00000333" size="1" name="NVICIP51" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI51" caption="Priority of interrupt 51"/>
                </register>
                <register offset="0x00000334" size="1" name="NVICIP52" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI52" caption="Priority of interrupt 52"/>
                </register>
                <register offset="0x00000335" size="1" name="NVICIP53" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI53" caption="Priority of interrupt 53"/>
                </register>
                <register offset="0x00000336" size="1" name="NVICIP54" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI54" caption="Priority of interrupt 54"/>
                </register>
                <register offset="0x00000337" size="1" name="NVICIP55" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI55" caption="Priority of interrupt 55"/>
                </register>
                <register offset="0x00000338" size="1" name="NVICIP56" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI56" caption="Priority of interrupt 56"/>
                </register>
                <register offset="0x00000339" size="1" name="NVICIP57" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI57" caption="Priority of interrupt 57"/>
                </register>
                <register offset="0x0000033a" size="1" name="NVICIP58" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI58" caption="Priority of interrupt 58"/>
                </register>
                <register offset="0x0000033b" size="1" name="NVICIP59" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI59" caption="Priority of interrupt 59"/>
                </register>
                <register offset="0x0000033c" size="1" name="NVICIP60" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI60" caption="Priority of interrupt 60"/>
                </register>
                <register offset="0x0000033d" size="1" name="NVICIP61" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI61" caption="Priority of interrupt 61"/>
                </register>
                <register offset="0x0000033e" size="1" name="NVICIP62" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI62" caption="Priority of interrupt 62"/>
                </register>
                <register offset="0x0000033f" size="1" name="NVICIP63" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI63" caption="Priority of interrupt 63"/>
                </register>
                <register offset="0x00000340" size="1" name="NVICIP64" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI64" caption="Priority of interrupt 64"/>
                </register>
                <register offset="0x00000341" size="1" name="NVICIP65" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI65" caption="Priority of interrupt 65"/>
                </register>
                <register offset="0x00000342" size="1" name="NVICIP66" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI66" caption="Priority of interrupt 66"/>
                </register>
                <register offset="0x00000343" size="1" name="NVICIP67" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI67" caption="Priority of interrupt 67"/>
                </register>
                <register offset="0x00000344" size="1" name="NVICIP68" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI68" caption="Priority of interrupt 68"/>
                </register>
                <register offset="0x00000345" size="1" name="NVICIP69" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI69" caption="Priority of interrupt 69"/>
                </register>
                <register offset="0x00000346" size="1" name="NVICIP70" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI70" caption="Priority of interrupt 70"/>
                </register>
                <register offset="0x00000347" size="1" name="NVICIP71" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI71" caption="Priority of interrupt 71"/>
                </register>
                <register offset="0x00000348" size="1" name="NVICIP72" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI72" caption="Priority of interrupt 72"/>
                </register>
                <register offset="0x00000349" size="1" name="NVICIP73" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI73" caption="Priority of interrupt 73"/>
                </register>
                <register offset="0x0000034a" size="1" name="NVICIP74" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI74" caption="Priority of interrupt 74"/>
                </register>
                <register offset="0x0000034b" size="1" name="NVICIP75" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI75" caption="Priority of interrupt 75"/>
                </register>
                <register offset="0x0000034c" size="1" name="NVICIP76" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI76" caption="Priority of interrupt 76"/>
                </register>
                <register offset="0x0000034d" size="1" name="NVICIP77" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI77" caption="Priority of interrupt 77"/>
                </register>
                <register offset="0x0000034e" size="1" name="NVICIP78" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI78" caption="Priority of interrupt 78"/>
                </register>
                <register offset="0x0000034f" size="1" name="NVICIP79" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI79" caption="Priority of interrupt 79"/>
                </register>
                <register offset="0x00000350" size="1" name="NVICIP80" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI80" caption="Priority of interrupt 80"/>
                </register>
                <register offset="0x00000351" size="1" name="NVICIP81" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI81" caption="Priority of interrupt 81"/>
                </register>
                <register offset="0x00000352" size="1" name="NVICIP82" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI82" caption="Priority of interrupt 82"/>
                </register>
                <register offset="0x00000353" size="1" name="NVICIP83" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI83" caption="Priority of interrupt 83"/>
                </register>
                <register offset="0x00000354" size="1" name="NVICIP84" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI84" caption="Priority of interrupt 84"/>
                </register>
                <register offset="0x00000355" size="1" name="NVICIP85" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI85" caption="Priority of interrupt 85"/>
                </register>
                <register offset="0x00000356" size="1" name="NVICIP86" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI86" caption="Priority of interrupt 86"/>
                </register>
                <register offset="0x00000357" size="1" name="NVICIP87" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI87" caption="Priority of interrupt 87"/>
                </register>
                <register offset="0x00000358" size="1" name="NVICIP88" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI88" caption="Priority of interrupt 88"/>
                </register>
                <register offset="0x00000359" size="1" name="NVICIP89" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI89" caption="Priority of interrupt 89"/>
                </register>
                <register offset="0x0000035a" size="1" name="NVICIP90" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI90" caption="Priority of interrupt 90"/>
                </register>
                <register offset="0x0000035b" size="1" name="NVICIP91" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI91" caption="Priority of interrupt 91"/>
                </register>
                <register offset="0x0000035c" size="1" name="NVICIP92" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI92" caption="Priority of interrupt 92"/>
                </register>
                <register offset="0x0000035d" size="1" name="NVICIP93" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI93" caption="Priority of interrupt 93"/>
                </register>
                <register offset="0x0000035e" size="1" name="NVICIP94" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI94" caption="Priority of interrupt 94"/>
                </register>
                <register offset="0x0000035f" size="1" name="NVICIP95" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI95" caption="Priority of interrupt 95"/>
                </register>
                <register offset="0x00000360" size="1" name="NVICIP96" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI96" caption="Priority of interrupt 96"/>
                </register>
                <register offset="0x00000361" size="1" name="NVICIP97" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI97" caption="Priority of interrupt 97"/>
                </register>
                <register offset="0x00000362" size="1" name="NVICIP98" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI98" caption="Priority of interrupt 98"/>
                </register>
                <register offset="0x00000363" size="1" name="NVICIP99" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI99" caption="Priority of interrupt 99"/>
                </register>
                <register offset="0x00000364" size="1" name="NVICIP100" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI100" caption="Priority of interrupt 100"/>
                </register>
                <register offset="0x00000365" size="1" name="NVICIP101" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI101" caption="Priority of interrupt 101"/>
                </register>
                <register offset="0x00000366" size="1" name="NVICIP102" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI102" caption="Priority of interrupt 102"/>
                </register>
                <register offset="0x00000367" size="1" name="NVICIP103" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI103" caption="Priority of interrupt 103"/>
                </register>
                <register offset="0x00000368" size="1" name="NVICIP104" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI104" caption="Priority of interrupt 104"/>
                </register>
                <register offset="0x00000369" size="1" name="NVICIP105" initval="0" caption="Interrupt Priority Register n">
                    <bitfield mask="0x000000ff" name="PRI105" caption="Priority of interrupt 105"/>
                </register>
                <register offset="0x00000e00" size="4" name="NVICSTIR" initval="0" caption="Software Trigger Interrupt Register">
                    <bitfield mask="0x000001ff" name="INTID" caption="Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3."/>
                </register>
            </register-group>
        </module><module name="MPU" caption="Memory Protection Unit Registers">
            <register-group name="MPU" caption="Memory Protection Unit">
                <register offset="0x00000000" size="4" name="MPU_TYPE" initval="0x00000800" caption="MPU Type Register" rw="R">
                    <bitfield mask="0x00000001" name="SEPARATE" caption="Indicates support for unified or separate instruction and date memory maps."/>
                    <bitfield mask="0x0000FF00" name="DREGION" caption="Indicates the number of supported MPU instruction regions."/>
                    <bitfield mask="0x00FF0000" name="IREGION" caption="Indicates the number of supported MPU data regions."/>
                </register>
                <register offset="0x00000004" size="4" name="MPU_CTRL" initval="0x00000000" caption="MPU Control Register" rw="RW">
                    <bitfield mask="0x00000001" name="ENABLE" caption="Enables the MPU"/>
                    <bitfield mask="0x00000002" name="HFNMIENA" caption="Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers."/>
                    <bitfield mask="0x00000004" name="PRIVDEFENA" caption="Enables privileged software access to the default memory map."/>
                </register>
                <register offset="0x00000008" size="4" name="MPU_RNR" initval="0x00000000" caption="MPU Region Number Register" rw="RW">
                    <bitfield mask="0x000000FF" name="REGION" caption="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers."/>
                </register>
                <register offset="0x0000000C" size="4" name="MPU_RBAR" initval="0x00000000" caption="MPU Region Base Address Register" rw="RW">
                    <bitfield mask="0x0000000F" name="REGION" caption="MPU region field."/>
                    <bitfield mask="0x00000010" name="VALID" caption="MPU Region Number valid bit."/>
                    <bitfield mask="0xFFFFFFE0" name="ADDR" caption="Region base address field."/>
                </register>
                <register offset="0x00000010" size="4" name="MPU_RASR" initval="0x00000000" caption="MPU Region Attribute and Size Register" rw="RW">
                    <bitfield mask="0x00000001" name="ENABLE" caption="Region enable bit."/>
                    <bitfield mask="0x0000003E" name="SIZE" caption="Specifies the size of the MPU protection region."/>
                    <bitfield mask="0x0000FF00" name="SRD" caption="Subregion disable bits."/>
                    <bitfield mask="0x00010000" name="B" caption="MPU access permission attributes."/>
                    <bitfield mask="0x00020000" name="C" caption="MPU access permission attributes."/>
                    <bitfield mask="0x00040000" name="S" caption="Shareable bit."/>
                    <bitfield mask="0x00380000" name="TEX" caption="MPU access permission attributes."/>
                    <bitfield mask="0x07000000" name="AP" caption="Access permission field."/>
                    <bitfield mask="0x10000000" name="XN" caption="Instruction access disable bit."/>
                </register>
            </register-group>
        </module></modules>
  <pinouts>
    <pinout name="QFP64_noLCD" caption="QFP64_noLCD">
      <pin position="1" pad="PA00"/>
      <pin position="2" pad="PA01"/>
      <pin position="3" pad="PA"/>
      <pin position="4" pad="RESET_N"/>
      <pin position="5" pad="VDDCORE"/>
      <pin position="6" pad="GNDIN"/>
      <pin position="7" pad="VDDOUT"/>
      <pin position="8" pad="VDDIN"/>
      <pin position="9" pad="TCK"/>
      <pin position="10" pad="PA"/>
      <pin position="11" pad="PB"/>
      <pin position="12" pad="PB"/>
      <pin position="13" pad="PB02"/>
      <pin position="14" pad="PB03"/>
      <pin position="15" pad="PA04"/>
      <pin position="16" pad="PA05"/>
      <pin position="17" pad="XIN32"/>
      <pin position="18" pad="XOUT32"/>
      <pin position="19" pad="PB04"/>
      <pin position="20" pad="PB05"/>
      <pin position="21" pad="PA"/>
      <pin position="22" pad="PA07"/>
      <pin position="23" pad="GNDANA"/>
      <pin position="24" pad="ADVREFP"/>
      <pin position="25" pad="VANA"/>
      <pin position="26" pad="PA08"/>
      <pin position="27" pad="PB06"/>
      <pin position="28" pad="PB07"/>
      <pin position="29" pad="PA09"/>
      <pin position="30" pad="PA10"/>
      <pin position="31" pad="PA11"/>
      <pin position="32" pad="PA12"/>
      <pin position="33" pad="PA27"/>
      <pin position="34" pad="PA28"/>
      <pin position="35" pad="PA29"/>
      <pin position="36" pad="GNDIO00"/>
      <pin position="37" pad="VPUMP"/>
      <pin position="38" pad="PA30"/>
      <pin position="39" pad="PA31"/>
      <pin position="40" pad="PA"/>
      <pin position="41" pad="PA14"/>
      <pin position="42" pad="PA15"/>
      <pin position="43" pad="PA16"/>
      <pin position="44" pad="PA17"/>
      <pin position="45" pad="PB08"/>
      <pin position="46" pad="PB09"/>
      <pin position="47" pad="PB10"/>
      <pin position="48" pad="PB11"/>
      <pin position="49" pad="PA18"/>
      <pin position="50" pad="PA19"/>
      <pin position="51" pad="PA20"/>
      <pin position="52" pad="VDDIO"/>
      <pin position="53" pad="PB12"/>
      <pin position="54" pad="PB13"/>
      <pin position="55" pad="PA"/>
      <pin position="56" pad="PA"/>
      <pin position="57" pad="PB"/>
      <pin position="58" pad="PB"/>
      <pin position="59" pad="PA"/>
      <pin position="60" pad="PA"/>
      <pin position="61" pad="VDDIO04"/>
      <pin position="62" pad="PA25"/>
      <pin position="63" pad="PA26"/>
      <pin position="64" pad="GNDIO04"/>
    </pinout>
    <pinout name="WLCSP64_noLCD" caption="WLCSP64_noLCD">
      <pin position="A1" pad="PB04"/>
      <pin position="A2" pad="GNDANA"/>
      <pin position="A3" pad="ADVREFP"/>
      <pin position="A4" pad="VANA"/>
      <pin position="A5" pad="PA09"/>
      <pin position="A6" pad="PA28"/>
      <pin position="A7" pad="PA27"/>
      <pin position="A8" pad="PA12"/>
      <pin position="B1" pad="PB03"/>
      <pin position="B2" pad="XIN32"/>
      <pin position="B3" pad="XOUT32"/>
      <pin position="B4" pad="PA08"/>
      <pin position="B5" pad="PB06"/>
      <pin position="B6" pad="PA10"/>
      <pin position="B7" pad="PA11"/>
      <pin position="B8" pad="PA29"/>
      <pin position="C1" pad="VDDIN"/>
      <pin position="C2" pad="PB"/>
      <pin position="C3" pad="PA05"/>
      <pin position="C4" pad="PA"/>
      <pin position="C5" pad="PA07"/>
      <pin position="C6" pad="PB07"/>
      <pin position="C7" pad="PA"/>
      <pin position="C8" pad="GNDIO00"/>
      <pin position="D1" pad="VDDOUT"/>
      <pin position="D2" pad="PB"/>
      <pin position="D3" pad="PA04"/>
      <pin position="D4" pad="PB05"/>
      <pin position="D5" pad="PB12"/>
      <pin position="D6" pad="PB08"/>
      <pin position="D7" pad="PA14"/>
      <pin position="D8" pad="VPUMP"/>
      <pin position="E1" pad="GNDIN"/>
      <pin position="E2" pad="PA"/>
      <pin position="E3" pad="PB02"/>
      <pin position="E4" pad="RESET_N"/>
      <pin position="E5" pad="PB13"/>
      <pin position="E6" pad="PB09"/>
      <pin position="E7" pad="PA15"/>
      <pin position="E8" pad="PA30"/>
      <pin position="F1" pad="VDDCORE"/>
      <pin position="F2" pad="TCK"/>
      <pin position="F3" pad="PA"/>
      <pin position="F4" pad="PB"/>
      <pin position="F5" pad="PA"/>
      <pin position="F6" pad="PB10"/>
      <pin position="F7" pad="PA16"/>
      <pin position="F8" pad="PA31"/>
      <pin position="G1" pad="GNDIO04"/>
      <pin position="G2" pad="PA26"/>
      <pin position="G3" pad="PA"/>
      <pin position="G4" pad="PA00"/>
      <pin position="G5" pad="PA01"/>
      <pin position="G6" pad="PA19"/>
      <pin position="G7" pad="PA18"/>
      <pin position="G8" pad="PA17"/>
      <pin position="H1" pad="VDDIO04"/>
      <pin position="H2" pad="PA25"/>
      <pin position="H3" pad="PA"/>
      <pin position="H4" pad="PB"/>
      <pin position="H5" pad="PA"/>
      <pin position="H6" pad="VDDIO"/>
      <pin position="H7" pad="PA20"/>
      <pin position="H8" pad="PB11"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>