module doublef(
input clk,
input rst,
output clk_out 
    );

reg Q;
wire NOR_clk,de1,de2,de3,de4,de5;
always@(posedge NOR_clk or negedge rst)
begin
if(!rst)begin
Q = 0;
end
else begin
 Q =~Q;  // #0.3 Q <= ~Q,????????????????????????????????????????????????????
end
end
DEL4M4HM del1(.A(Q^clk),.Z(de1));
DEL4M4HM del2(.A(de1),.Z(de2));
DEL4M4HM del3(.A(de2),.Z(de3));
DEL4M4HM del4(.A(de3),.Z(de4));
DEL4M4HM del5(.A(de4),.Z(NOR_clk));
assign clk_out =  NOR_clk; //clk_out????????????????clk????????????

endmodule

