Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,474
design__inferred_latch__count,0
design__instance__count,88245
design__instance__area,115292
design__instance_unmapped__count,0
synthesis__check_error__count,116
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00016018276801332831
power__switching__total,0.0001150245952885598
power__leakage__total,3.4975835205841577E-7
power__total,0.00027555713313631713
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-1.771336460979712
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.12736188852938632
timing__hold__ws__corner:nom_tt_025C_1v80,0.4504916567292451
timing__setup__ws__corner:nom_tt_025C_1v80,10.416295676380637
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.450492
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.8661921425295478
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.1429072317598401
timing__hold__ws__corner:nom_ss_100C_1v60,0.6779501596445243
timing__setup__ws__corner:nom_ss_100C_1v60,5.005537459536533
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.100284
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,14.148201
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-1.7171331509384882
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.12025979163999818
timing__hold__ws__corner:nom_ff_n40C_1v95,0.251611183454479
timing__setup__ws__corner:nom_ff_n40C_1v95,11.020688673582098
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.251611
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-1.7152930672454334
clock__skew__worst_setup,0.11885225084957043
timing__hold__ws,0.24832336889636833
timing__setup__ws,4.929536030013326
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.248323
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.076060
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2720.0 2300.0
design__core__bbox,10.12 10.88 2709.86 2287.52
design__io,362
design__die__area,6.256E+6
design__core__area,6.14634E+6
design__instance__count__stdcell,88245
design__instance__area__stdcell,115292
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0187578
design__instance__utilization__stdcell,0.0187578
design__instance__count__class:buffer,25
design__instance__count__class:inverter,6
design__instance__count__class:sequential_cell,36
design__instance__count__class:multi_input_combinational_cell,231
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,527916
design__instance__count__class:tap_cell,87675
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,62832.1
design__violations,0
design__instance__count__class:timing_repair_buffer,227
design__instance__count__class:clock_buffer,7
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,89
antenna__violating__nets,4
antenna__violating__pins,6
route__antenna_violation__count,4
antenna_diodes_count,37
design__instance__count__class:antenna_cell,37
route__net,703
route__net__special,4
route__drc_errors__iter:1,89
route__wirelength__iter:1,62832
route__drc_errors__iter:2,29
route__wirelength__iter:2,62850
route__drc_errors__iter:3,22
route__wirelength__iter:3,62810
route__drc_errors__iter:4,0
route__wirelength__iter:4,62799
route__drc_errors,0
route__wirelength,62799
route__vias,2626
route__vias__singlecut,2626
route__vias__multicut,0
design__disconnected_pin__count,141
design__critical_disconnected_pin__count,0
route__wirelength__max,3702.94
timing__unannotated_net__count__corner:nom_tt_025C_1v80,260
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,260
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,260
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-1.7697595001509348
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.1257103207112444
timing__hold__ws__corner:min_tt_025C_1v80,0.44579963204987477
timing__setup__ws__corner:min_tt_025C_1v80,10.414178258968187
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.445800
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,260
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.8640518545221438
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.14081601561151252
timing__hold__ws__corner:min_ss_100C_1v60,0.6573279884234822
timing__setup__ws__corner:min_ss_100C_1v60,5.122932445480554
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.091067
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,14.262975
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,260
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-1.7152930672454334
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.11885225084957043
timing__hold__ws__corner:min_ff_n40C_1v95,0.24832336889636833
timing__setup__ws__corner:min_ff_n40C_1v95,11.01930311520818
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.248323
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,260
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-1.7730037939652494
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.12948463501250498
timing__hold__ws__corner:max_tt_025C_1v80,0.4533453740724503
timing__setup__ws__corner:max_tt_025C_1v80,10.41775761810081
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.453345
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,260
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.8682853570793763
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.14547850835759263
timing__hold__ws__corner:max_ss_100C_1v60,0.6781064790508126
timing__setup__ws__corner:max_ss_100C_1v60,4.929536030013326
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.107478
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.076060
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,260
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-1.719463953222306
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.12215805102118872
timing__hold__ws__corner:max_ff_n40C_1v95,0.2536018133939308
timing__setup__ws__corner:max_ff_n40C_1v95,11.022525426605984
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.253602
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,260
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,260
timing__unannotated_net_filtered__count,0
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
