<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='495' type='bool llvm::SIMachineFunctionInfo::isCalleeSavedReg(const llvm::MCPhysReg * CSRegs, llvm::MCPhysReg Reg)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='263' u='c' c='_ZL22lowerShiftReservedVGPRRN4llvm15MachineFunctionERKNS_12GCNSubtargetE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='242' ll='250' type='bool llvm::SIMachineFunctionInfo::isCalleeSavedReg(const llvm::MCPhysReg * CSRegs, llvm::MCPhysReg Reg)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='317' u='c' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
