/* Generated by Yosys 0.32+74 (git sha1 b739213d9, x86_64-w64-mingw32-g++ 9.2.1 -Os) */

(* src = "sram.v:1.1-22.10" *)
module sram(clk, wr, rd, rst, addr);
  (* src = "sram.v:1.44-1.48" *)
  input [1:0] addr;
  wire [1:0] addr;
  (* src = "sram.v:1.19-1.22" *)
  input clk;
  wire clk;
  (* src = "sram.v:1.26-1.28" *)
  input rd;
  wire rd;
  (* src = "sram.v:1.29-1.32" *)
  input rst;
  wire rst;
  (* src = "sram.v:1.23-1.25" *)
  input wr;
  wire wr;
endmodule
