{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583837941597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583837941597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 11:59:01 2020 " "Processing started: Tue Mar 10 11:59:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583837941597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837941597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837941597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583837942631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583837942631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_scan_module " "Found entity 1: smg_scan_module" {  } { { "smg_scan_module.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_scan_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_interface " "Found entity 1: smg_interface" {  } { { "smg_interface.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_encode_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_encode_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_module " "Found entity 1: smg_encode_module" {  } { { "smg_encode_module.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_encode_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_control_module " "Found entity 1: smg_control_module" {  } { { "smg_control_module.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_control_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/c10_clkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/c10_clkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10_clkctrl " "Found entity 1: c10_clkctrl" {  } { { "controller/synthesis/c10_clkctrl.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/c10_clkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10_clkctrl_altclkctrl_0_sub " "Found entity 1: c10_clkctrl_altclkctrl_0_sub" {  } { { "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953899 ""} { "Info" "ISGN_ENTITY_NAME" "2 c10_clkctrl_altclkctrl_0 " "Found entity 2: c10_clkctrl_altclkctrl_0" {  } { { "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller/synthesis/controller.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "controller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_irq_mapper " "Found entity 1: controller_irq_mapper" {  } { { "controller/synthesis/submodules/controller_irq_mapper.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0 " "Found entity 1: controller_mm_interconnect_0" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_001" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_avalon_st_adapter " "Found entity 1: controller_mm_interconnect_0_avalon_st_adapter" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "controller/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "controller/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_rsp_mux_001 " "Found entity 1: controller_mm_interconnect_0_rsp_mux_001" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_rsp_mux " "Found entity 1: controller_mm_interconnect_0_rsp_mux" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_rsp_demux " "Found entity 1: controller_mm_interconnect_0_rsp_demux" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_cmd_mux_002 " "Found entity 1: controller_mm_interconnect_0_cmd_mux_002" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_cmd_mux " "Found entity 1: controller_mm_interconnect_0_cmd_mux" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_cmd_demux_001 " "Found entity 1: controller_mm_interconnect_0_cmd_demux_001" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_cmd_demux " "Found entity 1: controller_mm_interconnect_0_cmd_demux" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953960 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953960 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953960 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953960 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "controller/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "controller/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "controller/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "controller/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_004_default_decode " "Found entity 1: controller_mm_interconnect_0_router_004_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953981 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router_004 " "Found entity 2: controller_mm_interconnect_0_router_004" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_003_default_decode " "Found entity 1: controller_mm_interconnect_0_router_003_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953983 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router_003 " "Found entity 2: controller_mm_interconnect_0_router_003" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_002_default_decode " "Found entity 1: controller_mm_interconnect_0_router_002_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953983 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router_002 " "Found entity 2: controller_mm_interconnect_0_router_002" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_001_default_decode " "Found entity 1: controller_mm_interconnect_0_router_001_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953983 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router_001 " "Found entity 2: controller_mm_interconnect_0_router_001" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583837953991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_default_decode " "Found entity 1: controller_mm_interconnect_0_router_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953993 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router " "Found entity 2: controller_mm_interconnect_0_router" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "controller/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "controller/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837953993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837953993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "controller/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "controller/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "controller/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_pio_0 " "Found entity 1: controller_pio_0" {  } { { "controller/synthesis/submodules/controller_pio_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_onchip_memory2_0 " "Found entity 1: controller_onchip_memory2_0" {  } { { "controller/synthesis/submodules/controller_onchip_memory2_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0 " "Found entity 1: controller_nios2_gen2_0" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: controller_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: controller_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: controller_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: controller_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: controller_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "6 controller_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: controller_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "7 controller_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: controller_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "8 controller_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: controller_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "9 controller_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: controller_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "10 controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "11 controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "12 controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "13 controller_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: controller_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "14 controller_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: controller_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "15 controller_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: controller_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "16 controller_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: controller_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "17 controller_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: controller_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "18 controller_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: controller_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "19 controller_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: controller_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "20 controller_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: controller_nios2_gen2_0_cpu_nios2_oci" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""} { "Info" "ISGN_ENTITY_NAME" "21 controller_nios2_gen2_0_cpu " "Found entity 21: controller_nios2_gen2_0_cpu" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_test_bench " "Found entity 1: controller_nios2_gen2_0_cpu_test_bench" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file controller/synthesis/submodules/controller_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_jtag_uart_0_sim_scfifo_w " "Found entity 1: controller_jtag_uart_0_sim_scfifo_w" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954042 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_jtag_uart_0_scfifo_w " "Found entity 2: controller_jtag_uart_0_scfifo_w" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954042 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller_jtag_uart_0_sim_scfifo_r " "Found entity 3: controller_jtag_uart_0_sim_scfifo_r" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954042 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller_jtag_uart_0_scfifo_r " "Found entity 4: controller_jtag_uart_0_scfifo_r" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954042 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller_jtag_uart_0 " "Found entity 5: controller_jtag_uart_0" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/w9825g6kh_sdramcontroller_100mhz_cl3.v 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/w9825g6kh_sdramcontroller_100mhz_cl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_new_sdram_controller_0_input_efifo_module " "Found entity 1: controller_new_sdram_controller_0_input_efifo_module" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954057 ""} { "Info" "ISGN_ENTITY_NAME" "2 W9825G6KH_SDRAMController_100MHz_CL3 " "Found entity 2: W9825G6KH_SDRAMController_100MHz_CL3" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w9825g6kh_sdramcontroller_100mhz_cl3.v 2 2 " "Found 2 design units, including 2 entities, in source file w9825g6kh_sdramcontroller_100mhz_cl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_new_sdram_controller_0_input_efifo_module " "Found entity 1: controller_new_sdram_controller_0_input_efifo_module" {  } { { "W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/W9825G6KH_SDRAMController_100MHz_CL3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954057 ""} { "Info" "ISGN_ENTITY_NAME" "2 W9825G6KH_SDRAMController_100MHz_CL3 " "Found entity 2: W9825G6KH_SDRAMController_100MHz_CL3" {  } { { "W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/W9825G6KH_SDRAMController_100MHz_CL3.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shallow_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file shallow_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 shallow_fifo " "Found entity 1: shallow_fifo" {  } { { "shallow_fifo.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/shallow_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdataif.v 2 2 " "Found 2 design units, including 2 entities, in source file ramdataif.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMdataIF_iobuf_bidir_i1p " "Found entity 1: RAMdataIF_iobuf_bidir_i1p" {  } { { "RAMdataIF.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954104 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAMdataIF " "Found entity 2: RAMdataIF" {  } { { "RAMdataIF.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v" 718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583837954258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:u0 " "Elaborating entity \"controller\" for hierarchy \"controller:u0\"" {  } { { "top.v" "u0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "W9825G6KH_SDRAMController_100MHz_CL3 controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0 " "Elaborating entity \"W9825G6KH_SDRAMController_100MHz_CL3\" for hierarchy \"controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\"" {  } { { "controller/synthesis/controller.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_new_sdram_controller_0_input_efifo_module controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"controller_new_sdram_controller_0_input_efifo_module\" for hierarchy \"controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module\"" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "the_controller_new_sdram_controller_0_input_efifo_module" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdataIF controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|RAMdataIF:RAMdataIF_inst " "Elaborating entity \"RAMdataIF\" for hierarchy \"controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|RAMdataIF:RAMdataIF_inst\"" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "RAMdataIF_inst" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdataIF_iobuf_bidir_i1p controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|RAMdataIF:RAMdataIF_inst\|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component " "Elaborating entity \"RAMdataIF_iobuf_bidir_i1p\" for hierarchy \"controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|RAMdataIF:RAMdataIF_inst\|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component\"" {  } { { "RAMdataIF.v" "RAMdataIF_iobuf_bidir_i1p_component" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0 controller:u0\|controller_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"controller_jtag_uart_0\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\"" {  } { { "controller/synthesis/controller.v" "jtag_uart_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0_scfifo_w controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w " "Elaborating entity \"controller_jtag_uart_0_scfifo_w\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "the_controller_jtag_uart_0_scfifo_w" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "wfifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837954637 ""}  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583837954637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_6o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837954875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837954875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0_scfifo_r controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r " "Elaborating entity \"controller_jtag_uart_0_scfifo_r\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "the_controller_jtag_uart_0_scfifo_r" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837954891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "controller_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837955207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837955238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837955238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837955238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837955238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837955238 ""}  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583837955238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837955795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837955951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0 controller:u0\|controller_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"controller_nios2_gen2_0\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\"" {  } { { "controller/synthesis/controller.v" "nios2_gen2_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837955999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu " "Elaborating entity \"controller_nios2_gen2_0_cpu\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0.v" "cpu" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_test_bench controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_test_bench:the_controller_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"controller_nios2_gen2_0_cpu_test_bench\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_test_bench:the_controller_nios2_gen2_0_cpu_test_bench\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_test_bench" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_register_bank_a_module controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"controller_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "controller_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956210 ""}  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583837956210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_vlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837956272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837956272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_register_bank_b_module controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"controller_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "controller_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_debug controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956404 ""}  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583837956404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_break controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_xbrk controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_dbrk controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_itrace controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_itrace:the_controller_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_itrace:the_controller_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_dtrace controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_td_mode controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace\|controller_nios2_gen2_0_cpu_nios2_oci_td_mode:controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace\|controller_nios2_gen2_0_cpu_nios2_oci_td_mode:controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_fifo controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_pib controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_pib:the_controller_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_pib:the_controller_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_im controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_im:the_controller_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_im:the_controller_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_avalon_reg controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_ocimem controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_ociram_sp_ram_module controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"controller_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "controller_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956711 ""}  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583837956711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837956758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837956758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_debug_slave_wrapper controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"controller_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_debug_slave_tck controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"controller_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_controller_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_debug_slave_sysclk controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"controller_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_controller_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "controller_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956912 ""}  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583837956912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_onchip_memory2_0 controller:u0\|controller_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"controller_onchip_memory2_0\" for hierarchy \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\"" {  } { { "controller/synthesis/controller.v" "onchip_memory2_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_onchip_memory2_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837956990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file controller_onchip_memory2_0.hex " "Parameter \"init_file\" = \"controller_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837956990 ""}  } { { "controller/synthesis/submodules/controller_onchip_memory2_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583837956990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfh1 " "Found entity 1: altsyncram_tfh1" {  } { { "db/altsyncram_tfh1.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_tfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837957043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837957043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfh1 controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tfh1:auto_generated " "Elaborating entity \"altsyncram_tfh1\" for hierarchy \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tfh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_pio_0 controller:u0\|controller_pio_0:pio_0 " "Elaborating entity \"controller_pio_0\" for hierarchy \"controller:u0\|controller_pio_0:pio_0\"" {  } { { "controller/synthesis/controller.v" "pio_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"controller_mm_interconnect_0\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\"" {  } { { "controller/synthesis/controller.v" "mm_interconnect_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "controller/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "controller/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router:router " "Elaborating entity \"controller_mm_interconnect_0_router\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router:router\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router:router\|controller_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router:router\|controller_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_001 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"controller_mm_interconnect_0_router_001\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_001:router_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_001_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_001:router_001\|controller_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_001_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_001:router_001\|controller_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_002 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"controller_mm_interconnect_0_router_002\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_002:router_002\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router_002" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_002_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_002:router_002\|controller_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_002_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_002:router_002\|controller_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_003 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"controller_mm_interconnect_0_router_003\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_003:router_003\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router_003" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_003_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_003:router_003\|controller_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_003_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_003:router_003\|controller_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_004 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"controller_mm_interconnect_0_router_004\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_004:router_004\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router_004" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_004_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_004:router_004\|controller_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_004_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_004:router_004\|controller_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_demux controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"controller_mm_interconnect_0_cmd_demux\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_demux_001 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"controller_mm_interconnect_0_cmd_demux_001\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_mux controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"controller_mm_interconnect_0_cmd_mux\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_mux_002 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"controller_mm_interconnect_0_cmd_mux_002\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_demux controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"controller_mm_interconnect_0_rsp_demux\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_mux controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"controller_mm_interconnect_0_rsp_mux\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837957993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_mux_001 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"controller_mm_interconnect_0_rsp_mux_001\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "controller/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583837958046 "|top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "controller/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583837958046 "|top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "controller/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583837958046 "|top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_avalon_st_adapter controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"controller_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_avalon_st_adapter_001 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"controller_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_irq_mapper controller:u0\|controller_irq_mapper:irq_mapper " "Elaborating entity \"controller_irq_mapper\" for hierarchy \"controller:u0\|controller_irq_mapper:irq_mapper\"" {  } { { "controller/synthesis/controller.v" "irq_mapper" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller controller:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"controller:u0\|altera_reset_controller:rst_controller\"" {  } { { "controller/synthesis/controller.v" "rst_controller" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller controller:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"controller:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "controller/synthesis/controller.v" "rst_controller_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:pll0_inst " "Elaborating entity \"pll0\" for hierarchy \"pll0:pll0_inst\"" {  } { { "top.v" "pll0_inst" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:pll0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:pll0_inst\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:pll0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:pll0_inst\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:pll0_inst\|altpll:altpll_component " "Instantiated megafunction \"pll0:pll0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583837958278 ""}  } { { "pll0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583837958278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837958331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837958331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10_clkctrl c10_clkctrl:c10_clkctrl_inst " "Elaborating entity \"c10_clkctrl\" for hierarchy \"c10_clkctrl:c10_clkctrl_inst\"" {  } { { "top.v" "c10_clkctrl_inst" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10_clkctrl_altclkctrl_0 c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"c10_clkctrl_altclkctrl_0\" for hierarchy \"c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "controller/synthesis/c10_clkctrl.v" "altclkctrl_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/c10_clkctrl.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10_clkctrl_altclkctrl_0_sub c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0\|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component " "Elaborating entity \"c10_clkctrl_altclkctrl_0_sub\" for hierarchy \"c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0\|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component\"" {  } { { "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" "c10_clkctrl_altclkctrl_0_sub_component" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_interface smg_interface:smg_interface_inst " "Elaborating entity \"smg_interface\" for hierarchy \"smg_interface:smg_interface_inst\"" {  } { { "top.v" "smg_interface_inst" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_control_module smg_interface:smg_interface_inst\|smg_control_module:U1 " "Elaborating entity \"smg_control_module\" for hierarchy \"smg_interface:smg_interface_inst\|smg_control_module:U1\"" {  } { { "smg_interface.v" "U1" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encode_module smg_interface:smg_interface_inst\|smg_encode_module:U2 " "Elaborating entity \"smg_encode_module\" for hierarchy \"smg_interface:smg_interface_inst\|smg_encode_module:U2\"" {  } { { "smg_interface.v" "U2" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_scan_module smg_interface:smg_interface_inst\|smg_scan_module:U3 " "Elaborating entity \"smg_scan_module\" for hierarchy \"smg_interface:smg_interface_inst\|smg_scan_module:U3\"" {  } { { "smg_interface.v" "U3" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837958394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3824 " "Found entity 1: altsyncram_3824" {  } { { "db/altsyncram_3824.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_3824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837963737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837963737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nsc " "Found entity 1: mux_nsc" {  } { { "db/mux_nsc.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/mux_nsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/decode_6vf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_1ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e6j " "Found entity 1: cntr_e6j" {  } { { "db/cntr_e6j.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_e6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_agi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_agi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_agi " "Found entity 1: cntr_agi" {  } { { "db/cntr_agi.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_agi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_kgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_r2j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_ggc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837964877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837964877 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837965354 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583837965585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.10.11:59:31 Progress: Loading sld214b27f5/alt_sld_fab_wrapper_hw.tcl " "2020.03.10.11:59:31 Progress: Loading sld214b27f5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837971889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837976070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837976308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837981481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837981666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837981851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837982052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837982067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837982067 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583837982758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld214b27f5/alt_sld_fab.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837983021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837983021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837983137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837983137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837983144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837983144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837983222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837983222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837983322 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837983322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837983322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583837983422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837983422 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583837987843 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "smg_encode_module.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_encode_module.v" 29 -1 0 } } { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 560 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "controller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 441 -1 0 } } { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 352 -1 0 } } { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 354 -1 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583837987981 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583837987981 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMG_Data\[7\] VCC " "Pin \"SMG_Data\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583837989050 "|top|SMG_Data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583837989050 "|top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583837989050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837989291 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583837991092 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583837991185 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583837991185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837991456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/output_files/Cyclone10_SDRAMTest.map.smsg " "Generated suppressed messages file D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/output_files/Cyclone10_SDRAMTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837992401 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 713 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 713 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1583837995797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583837995979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583837995979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7967 " "Implemented 7967 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583837996804 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583837996804 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583837996804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7422 " "Implemented 7422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583837996804 ""} { "Info" "ICUT_CUT_TM_RAMS" "484 " "Implemented 484 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583837996804 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583837996804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583837996804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583837996882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 11:59:56 2020 " "Processing ended: Tue Mar 10 11:59:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583837996882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583837996882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583837996882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583837996882 ""}
