#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* WDT_Interrupt */
WDT_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WDT_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WDT_Interrupt__INTC_MASK EQU 0x100
WDT_Interrupt__INTC_NUMBER EQU 8
WDT_Interrupt__INTC_PRIOR_MASK EQU 0xC0
WDT_Interrupt__INTC_PRIOR_NUM EQU 3
WDT_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WDT_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WDT_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 5

/* Timer_cy_m0s8_tcpwm_1 */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* motor */
motor__0__DR EQU CYREG_GPIO_PRT2_DR
motor__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
motor__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
motor__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
motor__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
motor__0__HSIOM_MASK EQU 0x000000F0
motor__0__HSIOM_SHIFT EQU 4
motor__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
motor__0__INTR EQU CYREG_GPIO_PRT2_INTR
motor__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
motor__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
motor__0__MASK EQU 0x02
motor__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
motor__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
motor__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
motor__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
motor__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
motor__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
motor__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
motor__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
motor__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
motor__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
motor__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
motor__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
motor__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
motor__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
motor__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
motor__0__PC EQU CYREG_GPIO_PRT2_PC
motor__0__PC2 EQU CYREG_GPIO_PRT2_PC2
motor__0__PORT EQU 2
motor__0__PS EQU CYREG_GPIO_PRT2_PS
motor__0__SHIFT EQU 1
motor__DR EQU CYREG_GPIO_PRT2_DR
motor__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
motor__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
motor__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
motor__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
motor__INTR EQU CYREG_GPIO_PRT2_INTR
motor__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
motor__INTSTAT EQU CYREG_GPIO_PRT2_INTR
motor__MASK EQU 0x02
motor__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
motor__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
motor__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
motor__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
motor__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
motor__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
motor__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
motor__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
motor__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
motor__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
motor__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
motor__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
motor__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
motor__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
motor__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
motor__PC EQU CYREG_GPIO_PRT2_PC
motor__PC2 EQU CYREG_GPIO_PRT2_PC2
motor__PORT EQU 2
motor__PS EQU CYREG_GPIO_PRT2_PS
motor__SHIFT EQU 1

/* PGA_CS */
PGA_CS__0__DR EQU CYREG_GPIO_PRT1_DR
PGA_CS__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PGA_CS__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PGA_CS__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PGA_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PGA_CS__0__HSIOM_MASK EQU 0xF0000000
PGA_CS__0__HSIOM_SHIFT EQU 28
PGA_CS__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_CS__0__INTR EQU CYREG_GPIO_PRT1_INTR
PGA_CS__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_CS__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PGA_CS__0__MASK EQU 0x80
PGA_CS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PGA_CS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PGA_CS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PGA_CS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PGA_CS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PGA_CS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PGA_CS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PGA_CS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PGA_CS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PGA_CS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PGA_CS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PGA_CS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PGA_CS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PGA_CS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PGA_CS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PGA_CS__0__PC EQU CYREG_GPIO_PRT1_PC
PGA_CS__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PGA_CS__0__PORT EQU 1
PGA_CS__0__PS EQU CYREG_GPIO_PRT1_PS
PGA_CS__0__SHIFT EQU 7
PGA_CS__DR EQU CYREG_GPIO_PRT1_DR
PGA_CS__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PGA_CS__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PGA_CS__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PGA_CS__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_CS__INTR EQU CYREG_GPIO_PRT1_INTR
PGA_CS__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_CS__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PGA_CS__MASK EQU 0x80
PGA_CS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PGA_CS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PGA_CS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PGA_CS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PGA_CS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PGA_CS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PGA_CS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PGA_CS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PGA_CS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PGA_CS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PGA_CS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PGA_CS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PGA_CS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PGA_CS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PGA_CS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PGA_CS__PC EQU CYREG_GPIO_PRT1_PC
PGA_CS__PC2 EQU CYREG_GPIO_PRT1_PC2
PGA_CS__PORT EQU 1
PGA_CS__PS EQU CYREG_GPIO_PRT1_PS
PGA_CS__SHIFT EQU 7

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_1__DIV_ID EQU 0x00000081
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL1
Clock_1__FRAC_MASK EQU 0x000000F8
Clock_1__PA_DIV_ID EQU 0x000000FF

/* LED_RED */
LED_RED__0__DR EQU CYREG_GPIO_PRT2_DR
LED_RED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_RED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_RED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_RED__0__HSIOM_MASK EQU 0x0000F000
LED_RED__0__HSIOM_SHIFT EQU 12
LED_RED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_RED__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_RED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_RED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_RED__0__MASK EQU 0x08
LED_RED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_RED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_RED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_RED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_RED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_RED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_RED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_RED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_RED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_RED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_RED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_RED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_RED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_RED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_RED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_RED__0__PC EQU CYREG_GPIO_PRT2_PC
LED_RED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_RED__0__PORT EQU 2
LED_RED__0__PS EQU CYREG_GPIO_PRT2_PS
LED_RED__0__SHIFT EQU 3
LED_RED__DR EQU CYREG_GPIO_PRT2_DR
LED_RED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_RED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_RED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_RED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_RED__INTR EQU CYREG_GPIO_PRT2_INTR
LED_RED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_RED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_RED__MASK EQU 0x08
LED_RED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_RED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_RED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_RED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_RED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_RED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_RED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_RED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_RED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_RED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_RED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_RED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_RED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_RED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_RED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_RED__PC EQU CYREG_GPIO_PRT2_PC
LED_RED__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_RED__PORT EQU 2
LED_RED__PS EQU CYREG_GPIO_PRT2_PS
LED_RED__SHIFT EQU 3

/* PGA_INC */
PGA_INC__0__DR EQU CYREG_GPIO_PRT1_DR
PGA_INC__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PGA_INC__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PGA_INC__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PGA_INC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PGA_INC__0__HSIOM_MASK EQU 0x000000F0
PGA_INC__0__HSIOM_SHIFT EQU 4
PGA_INC__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_INC__0__INTR EQU CYREG_GPIO_PRT1_INTR
PGA_INC__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_INC__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PGA_INC__0__MASK EQU 0x02
PGA_INC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PGA_INC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PGA_INC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PGA_INC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PGA_INC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PGA_INC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PGA_INC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PGA_INC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PGA_INC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PGA_INC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PGA_INC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PGA_INC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PGA_INC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PGA_INC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PGA_INC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PGA_INC__0__PC EQU CYREG_GPIO_PRT1_PC
PGA_INC__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PGA_INC__0__PORT EQU 1
PGA_INC__0__PS EQU CYREG_GPIO_PRT1_PS
PGA_INC__0__SHIFT EQU 1
PGA_INC__DR EQU CYREG_GPIO_PRT1_DR
PGA_INC__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PGA_INC__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PGA_INC__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PGA_INC__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_INC__INTR EQU CYREG_GPIO_PRT1_INTR
PGA_INC__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_INC__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PGA_INC__MASK EQU 0x02
PGA_INC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PGA_INC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PGA_INC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PGA_INC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PGA_INC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PGA_INC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PGA_INC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PGA_INC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PGA_INC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PGA_INC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PGA_INC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PGA_INC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PGA_INC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PGA_INC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PGA_INC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PGA_INC__PC EQU CYREG_GPIO_PRT1_PC
PGA_INC__PC2 EQU CYREG_GPIO_PRT1_PC2
PGA_INC__PORT EQU 1
PGA_INC__PS EQU CYREG_GPIO_PRT1_PS
PGA_INC__SHIFT EQU 1

/* LED_BLUE */
LED_BLUE__0__DR EQU CYREG_GPIO_PRT2_DR
LED_BLUE__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_BLUE__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_BLUE__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_BLUE__0__HSIOM_MASK EQU 0x000F0000
LED_BLUE__0__HSIOM_SHIFT EQU 16
LED_BLUE__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_BLUE__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_BLUE__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_BLUE__0__MASK EQU 0x10
LED_BLUE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_BLUE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_BLUE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_BLUE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_BLUE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_BLUE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_BLUE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_BLUE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_BLUE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_BLUE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_BLUE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_BLUE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_BLUE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_BLUE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_BLUE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_BLUE__0__PC EQU CYREG_GPIO_PRT2_PC
LED_BLUE__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_BLUE__0__PORT EQU 2
LED_BLUE__0__PS EQU CYREG_GPIO_PRT2_PS
LED_BLUE__0__SHIFT EQU 4
LED_BLUE__DR EQU CYREG_GPIO_PRT2_DR
LED_BLUE__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_BLUE__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_BLUE__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_BLUE__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_BLUE__INTR EQU CYREG_GPIO_PRT2_INTR
LED_BLUE__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_BLUE__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_BLUE__MASK EQU 0x10
LED_BLUE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_BLUE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_BLUE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_BLUE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_BLUE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_BLUE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_BLUE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_BLUE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_BLUE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_BLUE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_BLUE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_BLUE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_BLUE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_BLUE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_BLUE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_BLUE__PC EQU CYREG_GPIO_PRT2_PC
LED_BLUE__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_BLUE__PORT EQU 2
LED_BLUE__PS EQU CYREG_GPIO_PRT2_PS
LED_BLUE__SHIFT EQU 4

/* Low_Peak */
Low_Peak__0__DR EQU CYREG_GPIO_PRT3_DR
Low_Peak__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Low_Peak__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Low_Peak__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Low_Peak__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Low_Peak__0__HSIOM_MASK EQU 0x000F0000
Low_Peak__0__HSIOM_SHIFT EQU 16
Low_Peak__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Low_Peak__0__INTR EQU CYREG_GPIO_PRT3_INTR
Low_Peak__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Low_Peak__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Low_Peak__0__MASK EQU 0x10
Low_Peak__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Low_Peak__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Low_Peak__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Low_Peak__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Low_Peak__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Low_Peak__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Low_Peak__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Low_Peak__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Low_Peak__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Low_Peak__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Low_Peak__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Low_Peak__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Low_Peak__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Low_Peak__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Low_Peak__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Low_Peak__0__PC EQU CYREG_GPIO_PRT3_PC
Low_Peak__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Low_Peak__0__PORT EQU 3
Low_Peak__0__PS EQU CYREG_GPIO_PRT3_PS
Low_Peak__0__SHIFT EQU 4
Low_Peak__DR EQU CYREG_GPIO_PRT3_DR
Low_Peak__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Low_Peak__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Low_Peak__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Low_Peak__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Low_Peak__INTR EQU CYREG_GPIO_PRT3_INTR
Low_Peak__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Low_Peak__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Low_Peak__MASK EQU 0x10
Low_Peak__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Low_Peak__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Low_Peak__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Low_Peak__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Low_Peak__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Low_Peak__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Low_Peak__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Low_Peak__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Low_Peak__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Low_Peak__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Low_Peak__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Low_Peak__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Low_Peak__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Low_Peak__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Low_Peak__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Low_Peak__PC EQU CYREG_GPIO_PRT3_PC
Low_Peak__PC2 EQU CYREG_GPIO_PRT3_PC2
Low_Peak__PORT EQU 3
Low_Peak__PS EQU CYREG_GPIO_PRT3_PS
Low_Peak__SHIFT EQU 4

/* Mid_Peak */
Mid_Peak__0__DR EQU CYREG_GPIO_PRT3_DR
Mid_Peak__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Mid_Peak__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Mid_Peak__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Mid_Peak__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Mid_Peak__0__HSIOM_MASK EQU 0x00F00000
Mid_Peak__0__HSIOM_SHIFT EQU 20
Mid_Peak__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mid_Peak__0__INTR EQU CYREG_GPIO_PRT3_INTR
Mid_Peak__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mid_Peak__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Mid_Peak__0__MASK EQU 0x20
Mid_Peak__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Mid_Peak__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Mid_Peak__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Mid_Peak__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Mid_Peak__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Mid_Peak__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Mid_Peak__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Mid_Peak__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Mid_Peak__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Mid_Peak__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Mid_Peak__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Mid_Peak__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Mid_Peak__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Mid_Peak__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Mid_Peak__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Mid_Peak__0__PC EQU CYREG_GPIO_PRT3_PC
Mid_Peak__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Mid_Peak__0__PORT EQU 3
Mid_Peak__0__PS EQU CYREG_GPIO_PRT3_PS
Mid_Peak__0__SHIFT EQU 5
Mid_Peak__DR EQU CYREG_GPIO_PRT3_DR
Mid_Peak__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Mid_Peak__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Mid_Peak__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Mid_Peak__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mid_Peak__INTR EQU CYREG_GPIO_PRT3_INTR
Mid_Peak__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mid_Peak__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Mid_Peak__MASK EQU 0x20
Mid_Peak__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Mid_Peak__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Mid_Peak__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Mid_Peak__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Mid_Peak__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Mid_Peak__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Mid_Peak__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Mid_Peak__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Mid_Peak__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Mid_Peak__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Mid_Peak__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Mid_Peak__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Mid_Peak__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Mid_Peak__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Mid_Peak__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Mid_Peak__PC EQU CYREG_GPIO_PRT3_PC
Mid_Peak__PC2 EQU CYREG_GPIO_PRT3_PC2
Mid_Peak__PORT EQU 3
Mid_Peak__PS EQU CYREG_GPIO_PRT3_PS
Mid_Peak__SHIFT EQU 5

/* PGA_U_Db */
PGA_U_Db__0__DR EQU CYREG_GPIO_PRT1_DR
PGA_U_Db__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PGA_U_Db__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PGA_U_Db__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PGA_U_Db__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PGA_U_Db__0__HSIOM_MASK EQU 0x0000F000
PGA_U_Db__0__HSIOM_SHIFT EQU 12
PGA_U_Db__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_U_Db__0__INTR EQU CYREG_GPIO_PRT1_INTR
PGA_U_Db__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_U_Db__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PGA_U_Db__0__MASK EQU 0x08
PGA_U_Db__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PGA_U_Db__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PGA_U_Db__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PGA_U_Db__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PGA_U_Db__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PGA_U_Db__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PGA_U_Db__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PGA_U_Db__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PGA_U_Db__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PGA_U_Db__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PGA_U_Db__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PGA_U_Db__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PGA_U_Db__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PGA_U_Db__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PGA_U_Db__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PGA_U_Db__0__PC EQU CYREG_GPIO_PRT1_PC
PGA_U_Db__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PGA_U_Db__0__PORT EQU 1
PGA_U_Db__0__PS EQU CYREG_GPIO_PRT1_PS
PGA_U_Db__0__SHIFT EQU 3
PGA_U_Db__DR EQU CYREG_GPIO_PRT1_DR
PGA_U_Db__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PGA_U_Db__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PGA_U_Db__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PGA_U_Db__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_U_Db__INTR EQU CYREG_GPIO_PRT1_INTR
PGA_U_Db__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PGA_U_Db__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PGA_U_Db__MASK EQU 0x08
PGA_U_Db__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PGA_U_Db__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PGA_U_Db__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PGA_U_Db__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PGA_U_Db__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PGA_U_Db__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PGA_U_Db__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PGA_U_Db__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PGA_U_Db__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PGA_U_Db__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PGA_U_Db__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PGA_U_Db__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PGA_U_Db__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PGA_U_Db__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PGA_U_Db__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PGA_U_Db__PC EQU CYREG_GPIO_PRT1_PC
PGA_U_Db__PC2 EQU CYREG_GPIO_PRT1_PC2
PGA_U_Db__PORT EQU 1
PGA_U_Db__PS EQU CYREG_GPIO_PRT1_PS
PGA_U_Db__SHIFT EQU 3

/* Clock_PWM */
Clock_PWM__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Clock_PWM__DIV_ID EQU 0x00000080
Clock_PWM__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL0
Clock_PWM__FRAC_MASK EQU 0x000000F8
Clock_PWM__PA_DIV_ID EQU 0x000000FF

/* Fire_Peak */
Fire_Peak__0__DR EQU CYREG_GPIO_PRT3_DR
Fire_Peak__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Fire_Peak__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Fire_Peak__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Fire_Peak__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Fire_Peak__0__HSIOM_MASK EQU 0xF0000000
Fire_Peak__0__HSIOM_SHIFT EQU 28
Fire_Peak__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fire_Peak__0__INTR EQU CYREG_GPIO_PRT3_INTR
Fire_Peak__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fire_Peak__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Fire_Peak__0__MASK EQU 0x80
Fire_Peak__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fire_Peak__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fire_Peak__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fire_Peak__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fire_Peak__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fire_Peak__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fire_Peak__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fire_Peak__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fire_Peak__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fire_Peak__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fire_Peak__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fire_Peak__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fire_Peak__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fire_Peak__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fire_Peak__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fire_Peak__0__PC EQU CYREG_GPIO_PRT3_PC
Fire_Peak__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Fire_Peak__0__PORT EQU 3
Fire_Peak__0__PS EQU CYREG_GPIO_PRT3_PS
Fire_Peak__0__SHIFT EQU 7
Fire_Peak__DR EQU CYREG_GPIO_PRT3_DR
Fire_Peak__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Fire_Peak__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Fire_Peak__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Fire_Peak__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fire_Peak__INTR EQU CYREG_GPIO_PRT3_INTR
Fire_Peak__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fire_Peak__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Fire_Peak__MASK EQU 0x80
Fire_Peak__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fire_Peak__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fire_Peak__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fire_Peak__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fire_Peak__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fire_Peak__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fire_Peak__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fire_Peak__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fire_Peak__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fire_Peak__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fire_Peak__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fire_Peak__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fire_Peak__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fire_Peak__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fire_Peak__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fire_Peak__PC EQU CYREG_GPIO_PRT3_PC
Fire_Peak__PC2 EQU CYREG_GPIO_PRT3_PC2
Fire_Peak__PORT EQU 3
Fire_Peak__PS EQU CYREG_GPIO_PRT3_PS
Fire_Peak__SHIFT EQU 7

/* High_Peak */
High_Peak__0__DR EQU CYREG_GPIO_PRT3_DR
High_Peak__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
High_Peak__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
High_Peak__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
High_Peak__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
High_Peak__0__HSIOM_MASK EQU 0x0F000000
High_Peak__0__HSIOM_SHIFT EQU 24
High_Peak__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
High_Peak__0__INTR EQU CYREG_GPIO_PRT3_INTR
High_Peak__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
High_Peak__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
High_Peak__0__MASK EQU 0x40
High_Peak__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
High_Peak__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
High_Peak__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
High_Peak__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
High_Peak__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
High_Peak__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
High_Peak__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
High_Peak__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
High_Peak__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
High_Peak__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
High_Peak__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
High_Peak__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
High_Peak__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
High_Peak__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
High_Peak__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
High_Peak__0__PC EQU CYREG_GPIO_PRT3_PC
High_Peak__0__PC2 EQU CYREG_GPIO_PRT3_PC2
High_Peak__0__PORT EQU 3
High_Peak__0__PS EQU CYREG_GPIO_PRT3_PS
High_Peak__0__SHIFT EQU 6
High_Peak__DR EQU CYREG_GPIO_PRT3_DR
High_Peak__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
High_Peak__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
High_Peak__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
High_Peak__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
High_Peak__INTR EQU CYREG_GPIO_PRT3_INTR
High_Peak__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
High_Peak__INTSTAT EQU CYREG_GPIO_PRT3_INTR
High_Peak__MASK EQU 0x40
High_Peak__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
High_Peak__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
High_Peak__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
High_Peak__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
High_Peak__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
High_Peak__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
High_Peak__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
High_Peak__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
High_Peak__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
High_Peak__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
High_Peak__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
High_Peak__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
High_Peak__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
High_Peak__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
High_Peak__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
High_Peak__PC EQU CYREG_GPIO_PRT3_PC
High_Peak__PC2 EQU CYREG_GPIO_PRT3_PC2
High_Peak__PORT EQU 3
High_Peak__PS EQU CYREG_GPIO_PRT3_PS
High_Peak__SHIFT EQU 6

/* LED_GREEN */
LED_GREEN__0__DR EQU CYREG_GPIO_PRT2_DR
LED_GREEN__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_GREEN__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_GREEN__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_GREEN__0__HSIOM_MASK EQU 0x00000F00
LED_GREEN__0__HSIOM_SHIFT EQU 8
LED_GREEN__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_GREEN__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_GREEN__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_GREEN__0__MASK EQU 0x04
LED_GREEN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_GREEN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_GREEN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_GREEN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_GREEN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_GREEN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_GREEN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_GREEN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_GREEN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_GREEN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_GREEN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_GREEN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_GREEN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_GREEN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_GREEN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_GREEN__0__PC EQU CYREG_GPIO_PRT2_PC
LED_GREEN__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_GREEN__0__PORT EQU 2
LED_GREEN__0__PS EQU CYREG_GPIO_PRT2_PS
LED_GREEN__0__SHIFT EQU 2
LED_GREEN__DR EQU CYREG_GPIO_PRT2_DR
LED_GREEN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_GREEN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_GREEN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_GREEN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_GREEN__INTR EQU CYREG_GPIO_PRT2_INTR
LED_GREEN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_GREEN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_GREEN__MASK EQU 0x04
LED_GREEN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_GREEN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_GREEN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_GREEN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_GREEN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_GREEN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_GREEN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_GREEN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_GREEN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_GREEN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_GREEN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_GREEN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_GREEN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_GREEN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_GREEN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_GREEN__PC EQU CYREG_GPIO_PRT2_PC
LED_GREEN__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_GREEN__PORT EQU 2
LED_GREEN__PS EQU CYREG_GPIO_PRT2_PS
LED_GREEN__SHIFT EQU 2

/* TC_CC_ISR */
TC_CC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TC_CC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TC_CC_ISR__INTC_MASK EQU 0x40000
TC_CC_ISR__INTC_NUMBER EQU 18
TC_CC_ISR__INTC_PRIOR_MASK EQU 0xC00000
TC_CC_ISR__INTC_PRIOR_NUM EQU 3
TC_CC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
TC_CC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TC_CC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Low_Thresh */
Low_Thresh__0__DR EQU CYREG_GPIO_PRT1_DR
Low_Thresh__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Low_Thresh__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Low_Thresh__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Low_Thresh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Low_Thresh__0__HSIOM_MASK EQU 0x0000000F
Low_Thresh__0__HSIOM_SHIFT EQU 0
Low_Thresh__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Low_Thresh__0__INTR EQU CYREG_GPIO_PRT1_INTR
Low_Thresh__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Low_Thresh__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Low_Thresh__0__MASK EQU 0x01
Low_Thresh__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Low_Thresh__0__OUT_SEL_SHIFT EQU 0
Low_Thresh__0__OUT_SEL_VAL EQU 1
Low_Thresh__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Low_Thresh__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Low_Thresh__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Low_Thresh__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Low_Thresh__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Low_Thresh__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Low_Thresh__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Low_Thresh__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Low_Thresh__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Low_Thresh__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Low_Thresh__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Low_Thresh__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Low_Thresh__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Low_Thresh__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Low_Thresh__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Low_Thresh__0__PC EQU CYREG_GPIO_PRT1_PC
Low_Thresh__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Low_Thresh__0__PORT EQU 1
Low_Thresh__0__PS EQU CYREG_GPIO_PRT1_PS
Low_Thresh__0__SHIFT EQU 0
Low_Thresh__DR EQU CYREG_GPIO_PRT1_DR
Low_Thresh__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Low_Thresh__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Low_Thresh__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Low_Thresh__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Low_Thresh__INTR EQU CYREG_GPIO_PRT1_INTR
Low_Thresh__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Low_Thresh__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Low_Thresh__MASK EQU 0x01
Low_Thresh__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Low_Thresh__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Low_Thresh__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Low_Thresh__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Low_Thresh__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Low_Thresh__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Low_Thresh__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Low_Thresh__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Low_Thresh__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Low_Thresh__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Low_Thresh__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Low_Thresh__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Low_Thresh__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Low_Thresh__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Low_Thresh__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Low_Thresh__PC EQU CYREG_GPIO_PRT1_PC
Low_Thresh__PC2 EQU CYREG_GPIO_PRT1_PC2
Low_Thresh__PORT EQU 1
Low_Thresh__PS EQU CYREG_GPIO_PRT1_PS
Low_Thresh__SHIFT EQU 0

/* Low_Thresh_Feedback */
Low_Thresh_Feedback__0__DR EQU CYREG_GPIO_PRT3_DR
Low_Thresh_Feedback__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Low_Thresh_Feedback__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Low_Thresh_Feedback__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Low_Thresh_Feedback__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Low_Thresh_Feedback__0__HSIOM_MASK EQU 0x0000000F
Low_Thresh_Feedback__0__HSIOM_SHIFT EQU 0
Low_Thresh_Feedback__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Low_Thresh_Feedback__0__INTR EQU CYREG_GPIO_PRT3_INTR
Low_Thresh_Feedback__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Low_Thresh_Feedback__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Low_Thresh_Feedback__0__MASK EQU 0x01
Low_Thresh_Feedback__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Low_Thresh_Feedback__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Low_Thresh_Feedback__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Low_Thresh_Feedback__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Low_Thresh_Feedback__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Low_Thresh_Feedback__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Low_Thresh_Feedback__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Low_Thresh_Feedback__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Low_Thresh_Feedback__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Low_Thresh_Feedback__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Low_Thresh_Feedback__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Low_Thresh_Feedback__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Low_Thresh_Feedback__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Low_Thresh_Feedback__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Low_Thresh_Feedback__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Low_Thresh_Feedback__0__PC EQU CYREG_GPIO_PRT3_PC
Low_Thresh_Feedback__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Low_Thresh_Feedback__0__PORT EQU 3
Low_Thresh_Feedback__0__PS EQU CYREG_GPIO_PRT3_PS
Low_Thresh_Feedback__0__SHIFT EQU 0
Low_Thresh_Feedback__DR EQU CYREG_GPIO_PRT3_DR
Low_Thresh_Feedback__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Low_Thresh_Feedback__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Low_Thresh_Feedback__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Low_Thresh_Feedback__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Low_Thresh_Feedback__INTR EQU CYREG_GPIO_PRT3_INTR
Low_Thresh_Feedback__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Low_Thresh_Feedback__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Low_Thresh_Feedback__MASK EQU 0x01
Low_Thresh_Feedback__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Low_Thresh_Feedback__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Low_Thresh_Feedback__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Low_Thresh_Feedback__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Low_Thresh_Feedback__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Low_Thresh_Feedback__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Low_Thresh_Feedback__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Low_Thresh_Feedback__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Low_Thresh_Feedback__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Low_Thresh_Feedback__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Low_Thresh_Feedback__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Low_Thresh_Feedback__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Low_Thresh_Feedback__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Low_Thresh_Feedback__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Low_Thresh_Feedback__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Low_Thresh_Feedback__PC EQU CYREG_GPIO_PRT3_PC
Low_Thresh_Feedback__PC2 EQU CYREG_GPIO_PRT3_PC2
Low_Thresh_Feedback__PORT EQU 3
Low_Thresh_Feedback__PS EQU CYREG_GPIO_PRT3_PS
Low_Thresh_Feedback__SHIFT EQU 0

/* Mid_Thresh */
Mid_Thresh__0__DR EQU CYREG_GPIO_PRT1_DR
Mid_Thresh__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Mid_Thresh__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Mid_Thresh__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Mid_Thresh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Mid_Thresh__0__HSIOM_MASK EQU 0x00000F00
Mid_Thresh__0__HSIOM_SHIFT EQU 8
Mid_Thresh__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mid_Thresh__0__INTR EQU CYREG_GPIO_PRT1_INTR
Mid_Thresh__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mid_Thresh__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Mid_Thresh__0__MASK EQU 0x04
Mid_Thresh__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Mid_Thresh__0__OUT_SEL_SHIFT EQU 4
Mid_Thresh__0__OUT_SEL_VAL EQU 0
Mid_Thresh__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Mid_Thresh__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Mid_Thresh__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Mid_Thresh__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Mid_Thresh__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Mid_Thresh__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Mid_Thresh__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Mid_Thresh__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Mid_Thresh__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Mid_Thresh__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Mid_Thresh__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Mid_Thresh__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Mid_Thresh__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Mid_Thresh__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Mid_Thresh__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Mid_Thresh__0__PC EQU CYREG_GPIO_PRT1_PC
Mid_Thresh__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Mid_Thresh__0__PORT EQU 1
Mid_Thresh__0__PS EQU CYREG_GPIO_PRT1_PS
Mid_Thresh__0__SHIFT EQU 2
Mid_Thresh__DR EQU CYREG_GPIO_PRT1_DR
Mid_Thresh__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Mid_Thresh__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Mid_Thresh__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Mid_Thresh__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mid_Thresh__INTR EQU CYREG_GPIO_PRT1_INTR
Mid_Thresh__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Mid_Thresh__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Mid_Thresh__MASK EQU 0x04
Mid_Thresh__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Mid_Thresh__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Mid_Thresh__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Mid_Thresh__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Mid_Thresh__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Mid_Thresh__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Mid_Thresh__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Mid_Thresh__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Mid_Thresh__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Mid_Thresh__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Mid_Thresh__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Mid_Thresh__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Mid_Thresh__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Mid_Thresh__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Mid_Thresh__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Mid_Thresh__PC EQU CYREG_GPIO_PRT1_PC
Mid_Thresh__PC2 EQU CYREG_GPIO_PRT1_PC2
Mid_Thresh__PORT EQU 1
Mid_Thresh__PS EQU CYREG_GPIO_PRT1_PS
Mid_Thresh__SHIFT EQU 2

/* Mid_Thresh_Feedback */
Mid_Thresh_Feedback__0__DR EQU CYREG_GPIO_PRT3_DR
Mid_Thresh_Feedback__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Mid_Thresh_Feedback__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Mid_Thresh_Feedback__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Mid_Thresh_Feedback__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Mid_Thresh_Feedback__0__HSIOM_MASK EQU 0x000000F0
Mid_Thresh_Feedback__0__HSIOM_SHIFT EQU 4
Mid_Thresh_Feedback__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mid_Thresh_Feedback__0__INTR EQU CYREG_GPIO_PRT3_INTR
Mid_Thresh_Feedback__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mid_Thresh_Feedback__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Mid_Thresh_Feedback__0__MASK EQU 0x02
Mid_Thresh_Feedback__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Mid_Thresh_Feedback__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Mid_Thresh_Feedback__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Mid_Thresh_Feedback__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Mid_Thresh_Feedback__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Mid_Thresh_Feedback__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Mid_Thresh_Feedback__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Mid_Thresh_Feedback__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Mid_Thresh_Feedback__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Mid_Thresh_Feedback__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Mid_Thresh_Feedback__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Mid_Thresh_Feedback__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Mid_Thresh_Feedback__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Mid_Thresh_Feedback__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Mid_Thresh_Feedback__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Mid_Thresh_Feedback__0__PC EQU CYREG_GPIO_PRT3_PC
Mid_Thresh_Feedback__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Mid_Thresh_Feedback__0__PORT EQU 3
Mid_Thresh_Feedback__0__PS EQU CYREG_GPIO_PRT3_PS
Mid_Thresh_Feedback__0__SHIFT EQU 1
Mid_Thresh_Feedback__DR EQU CYREG_GPIO_PRT3_DR
Mid_Thresh_Feedback__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Mid_Thresh_Feedback__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Mid_Thresh_Feedback__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Mid_Thresh_Feedback__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mid_Thresh_Feedback__INTR EQU CYREG_GPIO_PRT3_INTR
Mid_Thresh_Feedback__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Mid_Thresh_Feedback__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Mid_Thresh_Feedback__MASK EQU 0x02
Mid_Thresh_Feedback__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Mid_Thresh_Feedback__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Mid_Thresh_Feedback__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Mid_Thresh_Feedback__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Mid_Thresh_Feedback__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Mid_Thresh_Feedback__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Mid_Thresh_Feedback__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Mid_Thresh_Feedback__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Mid_Thresh_Feedback__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Mid_Thresh_Feedback__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Mid_Thresh_Feedback__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Mid_Thresh_Feedback__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Mid_Thresh_Feedback__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Mid_Thresh_Feedback__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Mid_Thresh_Feedback__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Mid_Thresh_Feedback__PC EQU CYREG_GPIO_PRT3_PC
Mid_Thresh_Feedback__PC2 EQU CYREG_GPIO_PRT3_PC2
Mid_Thresh_Feedback__PORT EQU 3
Mid_Thresh_Feedback__PS EQU CYREG_GPIO_PRT3_PS
Mid_Thresh_Feedback__SHIFT EQU 1

/* USER_INPUT */
USER_INPUT__0__DR EQU CYREG_GPIO_PRT1_DR
USER_INPUT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
USER_INPUT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
USER_INPUT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
USER_INPUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
USER_INPUT__0__HSIOM_MASK EQU 0x000F0000
USER_INPUT__0__HSIOM_SHIFT EQU 16
USER_INPUT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
USER_INPUT__0__INTR EQU CYREG_GPIO_PRT1_INTR
USER_INPUT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
USER_INPUT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
USER_INPUT__0__MASK EQU 0x10
USER_INPUT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
USER_INPUT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
USER_INPUT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
USER_INPUT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
USER_INPUT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
USER_INPUT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
USER_INPUT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
USER_INPUT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
USER_INPUT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
USER_INPUT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
USER_INPUT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
USER_INPUT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
USER_INPUT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
USER_INPUT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
USER_INPUT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
USER_INPUT__0__PC EQU CYREG_GPIO_PRT1_PC
USER_INPUT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
USER_INPUT__0__PORT EQU 1
USER_INPUT__0__PS EQU CYREG_GPIO_PRT1_PS
USER_INPUT__0__SHIFT EQU 4
USER_INPUT__DR EQU CYREG_GPIO_PRT1_DR
USER_INPUT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
USER_INPUT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
USER_INPUT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
USER_INPUT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
USER_INPUT__INTR EQU CYREG_GPIO_PRT1_INTR
USER_INPUT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
USER_INPUT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
USER_INPUT__MASK EQU 0x10
USER_INPUT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
USER_INPUT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
USER_INPUT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
USER_INPUT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
USER_INPUT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
USER_INPUT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
USER_INPUT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
USER_INPUT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
USER_INPUT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
USER_INPUT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
USER_INPUT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
USER_INPUT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
USER_INPUT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
USER_INPUT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
USER_INPUT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
USER_INPUT__PC EQU CYREG_GPIO_PRT1_PC
USER_INPUT__PC2 EQU CYREG_GPIO_PRT1_PC2
USER_INPUT__PORT EQU 1
USER_INPUT__PS EQU CYREG_GPIO_PRT1_PS
USER_INPUT__SHIFT EQU 4

/* Fire_Thresh */
Fire_Thresh__0__DR EQU CYREG_GPIO_PRT2_DR
Fire_Thresh__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Fire_Thresh__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Fire_Thresh__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Fire_Thresh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Fire_Thresh__0__HSIOM_MASK EQU 0x0000000F
Fire_Thresh__0__HSIOM_SHIFT EQU 0
Fire_Thresh__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fire_Thresh__0__INTR EQU CYREG_GPIO_PRT2_INTR
Fire_Thresh__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fire_Thresh__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Fire_Thresh__0__MASK EQU 0x01
Fire_Thresh__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Fire_Thresh__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Fire_Thresh__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Fire_Thresh__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Fire_Thresh__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Fire_Thresh__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Fire_Thresh__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Fire_Thresh__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Fire_Thresh__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Fire_Thresh__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Fire_Thresh__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Fire_Thresh__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Fire_Thresh__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Fire_Thresh__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Fire_Thresh__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Fire_Thresh__0__PC EQU CYREG_GPIO_PRT2_PC
Fire_Thresh__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Fire_Thresh__0__PORT EQU 2
Fire_Thresh__0__PS EQU CYREG_GPIO_PRT2_PS
Fire_Thresh__0__SHIFT EQU 0
Fire_Thresh__DR EQU CYREG_GPIO_PRT2_DR
Fire_Thresh__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Fire_Thresh__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Fire_Thresh__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Fire_Thresh__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fire_Thresh__INTR EQU CYREG_GPIO_PRT2_INTR
Fire_Thresh__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Fire_Thresh__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Fire_Thresh__MASK EQU 0x01
Fire_Thresh__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Fire_Thresh__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Fire_Thresh__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Fire_Thresh__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Fire_Thresh__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Fire_Thresh__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Fire_Thresh__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Fire_Thresh__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Fire_Thresh__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Fire_Thresh__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Fire_Thresh__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Fire_Thresh__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Fire_Thresh__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Fire_Thresh__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Fire_Thresh__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Fire_Thresh__PC EQU CYREG_GPIO_PRT2_PC
Fire_Thresh__PC2 EQU CYREG_GPIO_PRT2_PC2
Fire_Thresh__PORT EQU 2
Fire_Thresh__PS EQU CYREG_GPIO_PRT2_PS
Fire_Thresh__SHIFT EQU 0

/* Fire_Thresh_Feedback */
Fire_Thresh_Feedback__0__DR EQU CYREG_GPIO_PRT3_DR
Fire_Thresh_Feedback__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Fire_Thresh_Feedback__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Fire_Thresh_Feedback__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Fire_Thresh_Feedback__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Fire_Thresh_Feedback__0__HSIOM_MASK EQU 0x0000F000
Fire_Thresh_Feedback__0__HSIOM_SHIFT EQU 12
Fire_Thresh_Feedback__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fire_Thresh_Feedback__0__INTR EQU CYREG_GPIO_PRT3_INTR
Fire_Thresh_Feedback__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fire_Thresh_Feedback__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Fire_Thresh_Feedback__0__MASK EQU 0x08
Fire_Thresh_Feedback__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fire_Thresh_Feedback__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fire_Thresh_Feedback__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fire_Thresh_Feedback__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fire_Thresh_Feedback__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fire_Thresh_Feedback__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fire_Thresh_Feedback__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fire_Thresh_Feedback__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fire_Thresh_Feedback__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fire_Thresh_Feedback__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fire_Thresh_Feedback__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fire_Thresh_Feedback__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fire_Thresh_Feedback__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fire_Thresh_Feedback__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fire_Thresh_Feedback__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fire_Thresh_Feedback__0__PC EQU CYREG_GPIO_PRT3_PC
Fire_Thresh_Feedback__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Fire_Thresh_Feedback__0__PORT EQU 3
Fire_Thresh_Feedback__0__PS EQU CYREG_GPIO_PRT3_PS
Fire_Thresh_Feedback__0__SHIFT EQU 3
Fire_Thresh_Feedback__DR EQU CYREG_GPIO_PRT3_DR
Fire_Thresh_Feedback__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Fire_Thresh_Feedback__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Fire_Thresh_Feedback__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Fire_Thresh_Feedback__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fire_Thresh_Feedback__INTR EQU CYREG_GPIO_PRT3_INTR
Fire_Thresh_Feedback__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Fire_Thresh_Feedback__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Fire_Thresh_Feedback__MASK EQU 0x08
Fire_Thresh_Feedback__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Fire_Thresh_Feedback__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Fire_Thresh_Feedback__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Fire_Thresh_Feedback__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Fire_Thresh_Feedback__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Fire_Thresh_Feedback__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Fire_Thresh_Feedback__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Fire_Thresh_Feedback__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Fire_Thresh_Feedback__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Fire_Thresh_Feedback__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Fire_Thresh_Feedback__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Fire_Thresh_Feedback__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Fire_Thresh_Feedback__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Fire_Thresh_Feedback__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Fire_Thresh_Feedback__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Fire_Thresh_Feedback__PC EQU CYREG_GPIO_PRT3_PC
Fire_Thresh_Feedback__PC2 EQU CYREG_GPIO_PRT3_PC2
Fire_Thresh_Feedback__PORT EQU 3
Fire_Thresh_Feedback__PS EQU CYREG_GPIO_PRT3_PS
Fire_Thresh_Feedback__SHIFT EQU 3

/* High_Thresh */
High_Thresh__0__DR EQU CYREG_GPIO_PRT1_DR
High_Thresh__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
High_Thresh__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
High_Thresh__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
High_Thresh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
High_Thresh__0__HSIOM_MASK EQU 0x0F000000
High_Thresh__0__HSIOM_SHIFT EQU 24
High_Thresh__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
High_Thresh__0__INTR EQU CYREG_GPIO_PRT1_INTR
High_Thresh__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
High_Thresh__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
High_Thresh__0__MASK EQU 0x40
High_Thresh__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
High_Thresh__0__OUT_SEL_SHIFT EQU 12
High_Thresh__0__OUT_SEL_VAL EQU 3
High_Thresh__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
High_Thresh__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
High_Thresh__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
High_Thresh__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
High_Thresh__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
High_Thresh__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
High_Thresh__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
High_Thresh__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
High_Thresh__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
High_Thresh__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
High_Thresh__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
High_Thresh__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
High_Thresh__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
High_Thresh__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
High_Thresh__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
High_Thresh__0__PC EQU CYREG_GPIO_PRT1_PC
High_Thresh__0__PC2 EQU CYREG_GPIO_PRT1_PC2
High_Thresh__0__PORT EQU 1
High_Thresh__0__PS EQU CYREG_GPIO_PRT1_PS
High_Thresh__0__SHIFT EQU 6
High_Thresh__DR EQU CYREG_GPIO_PRT1_DR
High_Thresh__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
High_Thresh__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
High_Thresh__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
High_Thresh__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
High_Thresh__INTR EQU CYREG_GPIO_PRT1_INTR
High_Thresh__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
High_Thresh__INTSTAT EQU CYREG_GPIO_PRT1_INTR
High_Thresh__MASK EQU 0x40
High_Thresh__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
High_Thresh__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
High_Thresh__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
High_Thresh__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
High_Thresh__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
High_Thresh__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
High_Thresh__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
High_Thresh__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
High_Thresh__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
High_Thresh__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
High_Thresh__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
High_Thresh__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
High_Thresh__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
High_Thresh__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
High_Thresh__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
High_Thresh__PC EQU CYREG_GPIO_PRT1_PC
High_Thresh__PC2 EQU CYREG_GPIO_PRT1_PC2
High_Thresh__PORT EQU 1
High_Thresh__PS EQU CYREG_GPIO_PRT1_PS
High_Thresh__SHIFT EQU 6

/* High_Thresh_Feedback */
High_Thresh_Feedback__0__DR EQU CYREG_GPIO_PRT3_DR
High_Thresh_Feedback__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
High_Thresh_Feedback__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
High_Thresh_Feedback__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
High_Thresh_Feedback__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
High_Thresh_Feedback__0__HSIOM_MASK EQU 0x00000F00
High_Thresh_Feedback__0__HSIOM_SHIFT EQU 8
High_Thresh_Feedback__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
High_Thresh_Feedback__0__INTR EQU CYREG_GPIO_PRT3_INTR
High_Thresh_Feedback__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
High_Thresh_Feedback__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
High_Thresh_Feedback__0__MASK EQU 0x04
High_Thresh_Feedback__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
High_Thresh_Feedback__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
High_Thresh_Feedback__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
High_Thresh_Feedback__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
High_Thresh_Feedback__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
High_Thresh_Feedback__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
High_Thresh_Feedback__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
High_Thresh_Feedback__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
High_Thresh_Feedback__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
High_Thresh_Feedback__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
High_Thresh_Feedback__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
High_Thresh_Feedback__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
High_Thresh_Feedback__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
High_Thresh_Feedback__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
High_Thresh_Feedback__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
High_Thresh_Feedback__0__PC EQU CYREG_GPIO_PRT3_PC
High_Thresh_Feedback__0__PC2 EQU CYREG_GPIO_PRT3_PC2
High_Thresh_Feedback__0__PORT EQU 3
High_Thresh_Feedback__0__PS EQU CYREG_GPIO_PRT3_PS
High_Thresh_Feedback__0__SHIFT EQU 2
High_Thresh_Feedback__DR EQU CYREG_GPIO_PRT3_DR
High_Thresh_Feedback__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
High_Thresh_Feedback__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
High_Thresh_Feedback__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
High_Thresh_Feedback__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
High_Thresh_Feedback__INTR EQU CYREG_GPIO_PRT3_INTR
High_Thresh_Feedback__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
High_Thresh_Feedback__INTSTAT EQU CYREG_GPIO_PRT3_INTR
High_Thresh_Feedback__MASK EQU 0x04
High_Thresh_Feedback__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
High_Thresh_Feedback__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
High_Thresh_Feedback__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
High_Thresh_Feedback__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
High_Thresh_Feedback__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
High_Thresh_Feedback__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
High_Thresh_Feedback__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
High_Thresh_Feedback__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
High_Thresh_Feedback__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
High_Thresh_Feedback__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
High_Thresh_Feedback__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
High_Thresh_Feedback__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
High_Thresh_Feedback__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
High_Thresh_Feedback__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
High_Thresh_Feedback__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
High_Thresh_Feedback__PC EQU CYREG_GPIO_PRT3_PC
High_Thresh_Feedback__PC2 EQU CYREG_GPIO_PRT3_PC2
High_Thresh_Feedback__PORT EQU 3
High_Thresh_Feedback__PS EQU CYREG_GPIO_PRT3_PS
High_Thresh_Feedback__SHIFT EQU 2

/* ADC_SAR_Seq_1_cy_psoc4_sar */
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN EQU 4
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PIN EQU 5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PIN EQU 6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PIN EQU 7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG EQU 0

/* ADC_SAR_Seq_1_intClock */
ADC_SAR_Seq_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_SAR_Seq_1_intClock__DIV_ID EQU 0x00000040
ADC_SAR_Seq_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_SAR_Seq_1_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x8000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 15
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_Low_Thresh_cy_m0s8_tcpwm_1 */
PWM_Low_Thresh_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_Low_Thresh_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_Low_Thresh_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_Low_Thresh_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_Low_Thresh_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_Low_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_Low_Thresh_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_Mid_Thresh_cy_m0s8_tcpwm_1 */
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_High_Thresh_cy_m0s8_tcpwm_1 */
PWM_High_Thresh_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_High_Thresh_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_High_Thresh_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_High_Thresh_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_High_Thresh_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_High_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_High_Thresh_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* IDAC_Fire_Thresh_cy_psoc4_idac */
IDAC_Fire_Thresh_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_Fire_Thresh_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_Fire_Thresh_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_Fire_Thresh_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_Fire_Thresh_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_Fire_Thresh_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* LOW_FILTER_INPUT */
LOW_FILTER_INPUT__0__DR EQU CYREG_GPIO_PRT0_DR
LOW_FILTER_INPUT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOW_FILTER_INPUT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOW_FILTER_INPUT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOW_FILTER_INPUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LOW_FILTER_INPUT__0__HSIOM_MASK EQU 0x0000000F
LOW_FILTER_INPUT__0__HSIOM_SHIFT EQU 0
LOW_FILTER_INPUT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOW_FILTER_INPUT__0__INTR EQU CYREG_GPIO_PRT0_INTR
LOW_FILTER_INPUT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOW_FILTER_INPUT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOW_FILTER_INPUT__0__MASK EQU 0x01
LOW_FILTER_INPUT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LOW_FILTER_INPUT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LOW_FILTER_INPUT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LOW_FILTER_INPUT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LOW_FILTER_INPUT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LOW_FILTER_INPUT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LOW_FILTER_INPUT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LOW_FILTER_INPUT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LOW_FILTER_INPUT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LOW_FILTER_INPUT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LOW_FILTER_INPUT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LOW_FILTER_INPUT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LOW_FILTER_INPUT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LOW_FILTER_INPUT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LOW_FILTER_INPUT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LOW_FILTER_INPUT__0__PC EQU CYREG_GPIO_PRT0_PC
LOW_FILTER_INPUT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LOW_FILTER_INPUT__0__PORT EQU 0
LOW_FILTER_INPUT__0__PS EQU CYREG_GPIO_PRT0_PS
LOW_FILTER_INPUT__0__SHIFT EQU 0
LOW_FILTER_INPUT__DR EQU CYREG_GPIO_PRT0_DR
LOW_FILTER_INPUT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOW_FILTER_INPUT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOW_FILTER_INPUT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOW_FILTER_INPUT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOW_FILTER_INPUT__INTR EQU CYREG_GPIO_PRT0_INTR
LOW_FILTER_INPUT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOW_FILTER_INPUT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOW_FILTER_INPUT__MASK EQU 0x01
LOW_FILTER_INPUT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LOW_FILTER_INPUT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LOW_FILTER_INPUT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LOW_FILTER_INPUT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LOW_FILTER_INPUT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LOW_FILTER_INPUT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LOW_FILTER_INPUT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LOW_FILTER_INPUT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LOW_FILTER_INPUT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LOW_FILTER_INPUT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LOW_FILTER_INPUT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LOW_FILTER_INPUT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LOW_FILTER_INPUT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LOW_FILTER_INPUT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LOW_FILTER_INPUT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LOW_FILTER_INPUT__PC EQU CYREG_GPIO_PRT0_PC
LOW_FILTER_INPUT__PC2 EQU CYREG_GPIO_PRT0_PC2
LOW_FILTER_INPUT__PORT EQU 0
LOW_FILTER_INPUT__PS EQU CYREG_GPIO_PRT0_PS
LOW_FILTER_INPUT__SHIFT EQU 0

/* MED_FILTER_INPUT */
MED_FILTER_INPUT__0__DR EQU CYREG_GPIO_PRT0_DR
MED_FILTER_INPUT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MED_FILTER_INPUT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MED_FILTER_INPUT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MED_FILTER_INPUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MED_FILTER_INPUT__0__HSIOM_MASK EQU 0x000000F0
MED_FILTER_INPUT__0__HSIOM_SHIFT EQU 4
MED_FILTER_INPUT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MED_FILTER_INPUT__0__INTR EQU CYREG_GPIO_PRT0_INTR
MED_FILTER_INPUT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MED_FILTER_INPUT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MED_FILTER_INPUT__0__MASK EQU 0x02
MED_FILTER_INPUT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MED_FILTER_INPUT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MED_FILTER_INPUT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MED_FILTER_INPUT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MED_FILTER_INPUT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MED_FILTER_INPUT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MED_FILTER_INPUT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MED_FILTER_INPUT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MED_FILTER_INPUT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MED_FILTER_INPUT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MED_FILTER_INPUT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MED_FILTER_INPUT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MED_FILTER_INPUT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MED_FILTER_INPUT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MED_FILTER_INPUT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MED_FILTER_INPUT__0__PC EQU CYREG_GPIO_PRT0_PC
MED_FILTER_INPUT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
MED_FILTER_INPUT__0__PORT EQU 0
MED_FILTER_INPUT__0__PS EQU CYREG_GPIO_PRT0_PS
MED_FILTER_INPUT__0__SHIFT EQU 1
MED_FILTER_INPUT__DR EQU CYREG_GPIO_PRT0_DR
MED_FILTER_INPUT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MED_FILTER_INPUT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MED_FILTER_INPUT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MED_FILTER_INPUT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MED_FILTER_INPUT__INTR EQU CYREG_GPIO_PRT0_INTR
MED_FILTER_INPUT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MED_FILTER_INPUT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MED_FILTER_INPUT__MASK EQU 0x02
MED_FILTER_INPUT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MED_FILTER_INPUT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MED_FILTER_INPUT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MED_FILTER_INPUT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MED_FILTER_INPUT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MED_FILTER_INPUT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MED_FILTER_INPUT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MED_FILTER_INPUT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MED_FILTER_INPUT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MED_FILTER_INPUT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MED_FILTER_INPUT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MED_FILTER_INPUT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MED_FILTER_INPUT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MED_FILTER_INPUT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MED_FILTER_INPUT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MED_FILTER_INPUT__PC EQU CYREG_GPIO_PRT0_PC
MED_FILTER_INPUT__PC2 EQU CYREG_GPIO_PRT0_PC2
MED_FILTER_INPUT__PORT EQU 0
MED_FILTER_INPUT__PS EQU CYREG_GPIO_PRT0_PS
MED_FILTER_INPUT__SHIFT EQU 1

/* FIRE_FILTER_INPUT */
FIRE_FILTER_INPUT__0__DR EQU CYREG_GPIO_PRT0_DR
FIRE_FILTER_INPUT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FIRE_FILTER_INPUT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FIRE_FILTER_INPUT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FIRE_FILTER_INPUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
FIRE_FILTER_INPUT__0__HSIOM_MASK EQU 0x0000F000
FIRE_FILTER_INPUT__0__HSIOM_SHIFT EQU 12
FIRE_FILTER_INPUT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FIRE_FILTER_INPUT__0__INTR EQU CYREG_GPIO_PRT0_INTR
FIRE_FILTER_INPUT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FIRE_FILTER_INPUT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FIRE_FILTER_INPUT__0__MASK EQU 0x08
FIRE_FILTER_INPUT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FIRE_FILTER_INPUT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FIRE_FILTER_INPUT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FIRE_FILTER_INPUT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FIRE_FILTER_INPUT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FIRE_FILTER_INPUT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FIRE_FILTER_INPUT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FIRE_FILTER_INPUT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FIRE_FILTER_INPUT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FIRE_FILTER_INPUT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FIRE_FILTER_INPUT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FIRE_FILTER_INPUT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FIRE_FILTER_INPUT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FIRE_FILTER_INPUT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FIRE_FILTER_INPUT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FIRE_FILTER_INPUT__0__PC EQU CYREG_GPIO_PRT0_PC
FIRE_FILTER_INPUT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
FIRE_FILTER_INPUT__0__PORT EQU 0
FIRE_FILTER_INPUT__0__PS EQU CYREG_GPIO_PRT0_PS
FIRE_FILTER_INPUT__0__SHIFT EQU 3
FIRE_FILTER_INPUT__DR EQU CYREG_GPIO_PRT0_DR
FIRE_FILTER_INPUT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
FIRE_FILTER_INPUT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
FIRE_FILTER_INPUT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
FIRE_FILTER_INPUT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
FIRE_FILTER_INPUT__INTR EQU CYREG_GPIO_PRT0_INTR
FIRE_FILTER_INPUT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
FIRE_FILTER_INPUT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
FIRE_FILTER_INPUT__MASK EQU 0x08
FIRE_FILTER_INPUT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
FIRE_FILTER_INPUT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
FIRE_FILTER_INPUT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
FIRE_FILTER_INPUT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
FIRE_FILTER_INPUT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
FIRE_FILTER_INPUT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
FIRE_FILTER_INPUT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
FIRE_FILTER_INPUT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
FIRE_FILTER_INPUT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
FIRE_FILTER_INPUT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
FIRE_FILTER_INPUT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
FIRE_FILTER_INPUT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
FIRE_FILTER_INPUT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
FIRE_FILTER_INPUT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
FIRE_FILTER_INPUT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
FIRE_FILTER_INPUT__PC EQU CYREG_GPIO_PRT0_PC
FIRE_FILTER_INPUT__PC2 EQU CYREG_GPIO_PRT0_PC2
FIRE_FILTER_INPUT__PORT EQU 0
FIRE_FILTER_INPUT__PS EQU CYREG_GPIO_PRT0_PS
FIRE_FILTER_INPUT__SHIFT EQU 3

/* HIGH_FILTER_INPUT */
HIGH_FILTER_INPUT__0__DR EQU CYREG_GPIO_PRT0_DR
HIGH_FILTER_INPUT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HIGH_FILTER_INPUT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HIGH_FILTER_INPUT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HIGH_FILTER_INPUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HIGH_FILTER_INPUT__0__HSIOM_MASK EQU 0x00000F00
HIGH_FILTER_INPUT__0__HSIOM_SHIFT EQU 8
HIGH_FILTER_INPUT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HIGH_FILTER_INPUT__0__INTR EQU CYREG_GPIO_PRT0_INTR
HIGH_FILTER_INPUT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HIGH_FILTER_INPUT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HIGH_FILTER_INPUT__0__MASK EQU 0x04
HIGH_FILTER_INPUT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HIGH_FILTER_INPUT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HIGH_FILTER_INPUT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HIGH_FILTER_INPUT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HIGH_FILTER_INPUT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HIGH_FILTER_INPUT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HIGH_FILTER_INPUT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HIGH_FILTER_INPUT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HIGH_FILTER_INPUT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HIGH_FILTER_INPUT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HIGH_FILTER_INPUT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HIGH_FILTER_INPUT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HIGH_FILTER_INPUT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HIGH_FILTER_INPUT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HIGH_FILTER_INPUT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HIGH_FILTER_INPUT__0__PC EQU CYREG_GPIO_PRT0_PC
HIGH_FILTER_INPUT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HIGH_FILTER_INPUT__0__PORT EQU 0
HIGH_FILTER_INPUT__0__PS EQU CYREG_GPIO_PRT0_PS
HIGH_FILTER_INPUT__0__SHIFT EQU 2
HIGH_FILTER_INPUT__DR EQU CYREG_GPIO_PRT0_DR
HIGH_FILTER_INPUT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HIGH_FILTER_INPUT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HIGH_FILTER_INPUT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HIGH_FILTER_INPUT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HIGH_FILTER_INPUT__INTR EQU CYREG_GPIO_PRT0_INTR
HIGH_FILTER_INPUT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HIGH_FILTER_INPUT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HIGH_FILTER_INPUT__MASK EQU 0x04
HIGH_FILTER_INPUT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HIGH_FILTER_INPUT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HIGH_FILTER_INPUT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HIGH_FILTER_INPUT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HIGH_FILTER_INPUT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HIGH_FILTER_INPUT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HIGH_FILTER_INPUT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HIGH_FILTER_INPUT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HIGH_FILTER_INPUT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HIGH_FILTER_INPUT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HIGH_FILTER_INPUT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HIGH_FILTER_INPUT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HIGH_FILTER_INPUT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HIGH_FILTER_INPUT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HIGH_FILTER_INPUT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HIGH_FILTER_INPUT__PC EQU CYREG_GPIO_PRT0_PC
HIGH_FILTER_INPUT__PC2 EQU CYREG_GPIO_PRT0_PC2
HIGH_FILTER_INPUT__PORT EQU 0
HIGH_FILTER_INPUT__PS EQU CYREG_GPIO_PRT0_PS
HIGH_FILTER_INPUT__SHIFT EQU 2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x600
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
