# do Audio_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/vlademir/intelFPGA/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/vlademir/Documentos/Faculdade/TCC/Audio {/home/vlademir/Documentos/Faculdade/TCC/Audio/sine_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:31 on Nov 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/vlademir/Documentos/Faculdade/TCC/Audio" /home/vlademir/Documentos/Faculdade/TCC/Audio/sine_generator.v 
# -- Compiling module sine_generator
# 
# Top level modules:
# 	sine_generator
# End time: 21:32:31 on Nov 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/vlademir/Documentos/Faculdade/TCC/Audio {/home/vlademir/Documentos/Faculdade/TCC/Audio/sine_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:31 on Nov 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/vlademir/Documentos/Faculdade/TCC/Audio" /home/vlademir/Documentos/Faculdade/TCC/Audio/sine_rom.v 
# -- Compiling module sine_rom
# 
# Top level modules:
# 	sine_rom
# End time: 21:32:31 on Nov 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sine_generator
# vsim work.sine_generator 
# Start time: 21:39:13 on Nov 07,2022
# Loading work.sine_generator
# Loading work.sine_rom
add wave -position insertpoint  \
sim:/sine_generator/clk \
sim:/sine_generator/fcw \
sim:/sine_generator/sine \
sim:/sine_generator/addr \
sim:/sine_generator/accumulator
add wave -position insertpoint  \
sim:/sine_generator/clk \
sim:/sine_generator/fcw \
sim:/sine_generator/sine \
sim:/sine_generator/addr \
sim:/sine_generator/accumulator
force -freeze sim:/sine_generator/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/sine_generator/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-7) Failed to open readmem file "sine_rom.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/vlademir/Documentos/Faculdade/TCC/Audio/sine_rom.v(25)
#    Time: 0 ps  Iteration: 0  Instance: /sine_generator/sine_rom
force -freeze sim:/sine_generator/clk 1 0, 0 {5 ps} -r 10
run
run
force -freeze sim:/sine_generator/fcw 000AAA 0
# Invalid binary digit: A.
# ** Error: (vsim-4011) Invalid force value: 000AAA 0.
# 
run
force -freeze sim:/sine_generator/fcw 1 0, 0 {5 ps} -r 10
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vlademir/Documentos/Faculdade/TCC/Audio/simulation/modelsim/wave.do
run
run -all
force -freeze sim:/sine_generator/fcw 000AAA 0
# Invalid binary digit: A.
# ** Error: (vsim-4011) Invalid force value: 000AAA 0.
# 
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vlademir/Documentos/Faculdade/TCC/Audio/simulation/modelsim/wave.do
run
run
run
run
run
# WARNING: No extended dataflow license exists
run -all
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
force -freeze sim:/sine_generator/fcw 0 0
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
force -freeze sim:/sine_generator/fcw 000000000000000000000000 0
# Break key hit
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
sim:/sine_generator/fcw
add wave -position insertpoint  \
sim:/sine_generator/clk \
sim:/sine_generator/fcw \
sim:/sine_generator/sine
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
force -freeze sim:/sine_generator/fcw 000AAA 0
# Invalid binary digit: A.
# ** Error: (vsim-4011) Invalid force value: 000AAA 0.
# 
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint sim:/sine_generator/*
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
force -freeze sim:/sine_generator/fcw 000AAA 0
# Invalid binary digit: A.
# ** Error: (vsim-4011) Invalid force value: 000AAA 0.
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vlademir/Documentos/Faculdade/TCC/Audio/simulation/modelsim/wave.do
run
run -all
# Break key hit
# Simulation stop requested.
# End time: 22:05:46 on Nov 07,2022, Elapsed time: 0:26:33
# Errors: 19, Warnings: 10
