5 18 1fd81 24 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always13.vcd) 2 -o (always13.cdd) 2 -v (always13.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always13.v 1 19 1 
2 1 5 5 5 90009 1 0 1008 0 0 32 48 5 0
2 2 5 5 5 7000a 2f 2c 900a 1 0 32 18 0 ffffffff 0 0 0 0
2 3 5 5 5 200022 15 1 101c 0 0 1 1 clk
2 4 5 5 5 1f0022 15 1b 102c 3 0 1 18 0 1 1 1 0 0
2 5 5 5 5 18001b 1 0 21004 0 0 1 16 0 0
2 6 5 5 5 12001b 17 1a 102c 4 5 1 18 0 1 1 1 0 0
2 7 5 5 5 120014 2 1 100c 0 0 1 1 rst
2 8 5 5 5 120022 17 19 102c 6 7 1 18 0 1 1 1 0 0
2 9 5 5 5 c000e 0 1 1410 0 0 1 1 clk
2 10 5 5 5 c0022 17 37 3e 8 9
1 rst 1 3 70004 1 0 0 0 1 17 0 1 0 0 1 0
1 clk 2 3 1070009 1 0 0 0 1 17 0 1 0 1 1 0
4 2 1 10 0 2
4 10 6 2 2 2
3 1 main.u$0 "main.u$0" 0 always13.v 7 17 1 
