

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Sat Apr 12 12:18:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.724 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_40 = alloca i32 1" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 4 'alloca' 'i_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%transposed_6_06 = alloca i32 1"   --->   Operation 5 'alloca' 'transposed_6_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%transposed_5_07 = alloca i32 1"   --->   Operation 6 'alloca' 'transposed_5_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%transposed_4_08 = alloca i32 1"   --->   Operation 7 'alloca' 'transposed_4_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%transposed_09 = alloca i32 1"   --->   Operation 8 'alloca' 'transposed_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%result_l2_13_load_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %result_l2_13_load"   --->   Operation 9 'read' 'result_l2_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_l2_12_load_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %result_l2_12_load"   --->   Operation 10 'read' 'result_l2_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_l2_11_load_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %result_l2_11_load"   --->   Operation 11 'read' 'result_l2_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%result_l2_load_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %result_l2_load"   --->   Operation 12 'read' 'result_l2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln44 = store i3 0, i3 %i_40" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 13 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_2.i.i" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 14 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_40" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.74ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i, i3 4" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 16 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%i_41 = add i3 %i, i3 1" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 17 'add' 'i_41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_45_2.i.i.split, void %_Z9transposeILm4ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.i" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 18 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i3 %i" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 19 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 20 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 22 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "%input_T = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %result_l2_load_read, i2 1, i25 %result_l2_11_load_read, i2 2, i25 %result_l2_12_load_read, i2 3, i25 %result_l2_13_load_read, i25 0, i2 %trunc_ln44" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 23 'sparsemux' 'input_T' <Predicate = (!icmp_ln44)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.03ns)   --->   "%switch_ln46 = switch i2 %trunc_ln44, void %call7.0.0.0.i.i125.case.3, i2 0, void %VITIS_LOOP_45_2.i.i.split.call7.0.0.0.i.i125.exit_crit_edge, i2 1, void %call7.0.0.0.i.i125.case.1, i2 2, void %call7.0.0.0.i.i125.case.2" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 24 'switch' 'switch_ln46' <Predicate = (!icmp_ln44)> <Delay = 1.03>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %input_T, i25 %transposed_5_07" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 25 'store' 'store_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i.i125.exit" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 26 'br' 'br_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %input_T, i25 %transposed_4_08" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 27 'store' 'store_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i.i125.exit" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 28 'br' 'br_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %input_T, i25 %transposed_09" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 29 'store' 'store_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i.i125.exit" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 30 'br' 'br_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %input_T, i25 %transposed_6_06" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 31 'store' 'store_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i.i125.exit" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 32 'br' 'br_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln44 = store i3 %i_41, i3 %i_40" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 33 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_2.i.i" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 34 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%transposed_6_06_load = load i25 %transposed_6_06"   --->   Operation 35 'load' 'transposed_6_06_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%transposed_5_07_load = load i25 %transposed_5_07"   --->   Operation 36 'load' 'transposed_5_07_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%transposed_4_08_load = load i25 %transposed_4_08"   --->   Operation 37 'load' 'transposed_4_08_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%transposed_09_load = load i25 %transposed_09"   --->   Operation 38 'load' 'transposed_09_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %input_T_load_out, i25 %transposed_09_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %input_T_6_load_out, i25 %transposed_4_08_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %input_T_9_load_1_out, i25 %transposed_5_07_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %input_T_12_load_out, i25 %transposed_6_06_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_l2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l2_11_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l2_12_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l2_13_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_T_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_T_6_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_T_9_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_T_12_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_40                   (alloca           ) [ 01]
transposed_6_06        (alloca           ) [ 01]
transposed_5_07        (alloca           ) [ 01]
transposed_4_08        (alloca           ) [ 01]
transposed_09          (alloca           ) [ 01]
result_l2_13_load_read (read             ) [ 00]
result_l2_12_load_read (read             ) [ 00]
result_l2_11_load_read (read             ) [ 00]
result_l2_load_read    (read             ) [ 00]
store_ln44             (store            ) [ 00]
br_ln44                (br               ) [ 00]
i                      (load             ) [ 00]
icmp_ln44              (icmp             ) [ 01]
i_41                   (add              ) [ 00]
br_ln44                (br               ) [ 00]
trunc_ln44             (trunc            ) [ 01]
specpipeline_ln44      (specpipeline     ) [ 00]
speclooptripcount_ln44 (speclooptripcount) [ 00]
specloopname_ln44      (specloopname     ) [ 00]
input_T                (sparsemux        ) [ 00]
switch_ln46            (switch           ) [ 00]
store_ln46             (store            ) [ 00]
br_ln46                (br               ) [ 00]
store_ln46             (store            ) [ 00]
br_ln46                (br               ) [ 00]
store_ln46             (store            ) [ 00]
br_ln46                (br               ) [ 00]
store_ln46             (store            ) [ 00]
br_ln46                (br               ) [ 00]
store_ln44             (store            ) [ 00]
br_ln44                (br               ) [ 00]
transposed_6_06_load   (load             ) [ 00]
transposed_5_07_load   (load             ) [ 00]
transposed_4_08_load   (load             ) [ 00]
transposed_09_load     (load             ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_l2_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l2_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_l2_11_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l2_11_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_l2_12_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l2_12_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_l2_13_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l2_13_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_T_load_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_T_load_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_T_6_load_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_T_6_load_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_T_9_load_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_T_9_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_T_12_load_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_T_12_load_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_93"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_40_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_40/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="transposed_6_06_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_6_06/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="transposed_5_07_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_5_07/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="transposed_4_08_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_4_08/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="transposed_09_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_09/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="result_l2_13_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="25" slack="0"/>
<pin id="78" dir="0" index="1" bw="25" slack="0"/>
<pin id="79" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l2_13_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="result_l2_12_load_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="25" slack="0"/>
<pin id="84" dir="0" index="1" bw="25" slack="0"/>
<pin id="85" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l2_12_load_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="result_l2_11_load_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="25" slack="0"/>
<pin id="90" dir="0" index="1" bw="25" slack="0"/>
<pin id="91" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l2_11_load_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="result_l2_load_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="25" slack="0"/>
<pin id="96" dir="0" index="1" bw="25" slack="0"/>
<pin id="97" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_l2_load_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="25" slack="0"/>
<pin id="103" dir="0" index="2" bw="25" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln0_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="25" slack="0"/>
<pin id="110" dir="0" index="2" bw="25" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="25" slack="0"/>
<pin id="117" dir="0" index="2" bw="25" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln0_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="25" slack="0"/>
<pin id="124" dir="0" index="2" bw="25" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln44_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln44_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_41_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_41/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln44_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_T_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="25" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="25" slack="0"/>
<pin id="156" dir="0" index="3" bw="2" slack="0"/>
<pin id="157" dir="0" index="4" bw="25" slack="0"/>
<pin id="158" dir="0" index="5" bw="2" slack="0"/>
<pin id="159" dir="0" index="6" bw="25" slack="0"/>
<pin id="160" dir="0" index="7" bw="2" slack="0"/>
<pin id="161" dir="0" index="8" bw="25" slack="0"/>
<pin id="162" dir="0" index="9" bw="25" slack="0"/>
<pin id="163" dir="0" index="10" bw="2" slack="0"/>
<pin id="164" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="input_T/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln46_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="25" slack="0"/>
<pin id="178" dir="0" index="1" bw="25" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln46_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="25" slack="0"/>
<pin id="183" dir="0" index="1" bw="25" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln46_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="25" slack="0"/>
<pin id="188" dir="0" index="1" bw="25" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln46_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="25" slack="0"/>
<pin id="193" dir="0" index="1" bw="25" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln44_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="transposed_6_06_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="25" slack="0"/>
<pin id="203" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_6_06_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="transposed_5_07_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="25" slack="0"/>
<pin id="207" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_5_07_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="transposed_4_08_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="25" slack="0"/>
<pin id="211" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_4_08_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="transposed_09_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="25" slack="0"/>
<pin id="215" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_09_load/1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_40_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_40 "/>
</bind>
</comp>

<comp id="224" class="1005" name="transposed_6_06_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="0"/>
<pin id="226" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_6_06 "/>
</bind>
</comp>

<comp id="230" class="1005" name="transposed_5_07_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="25" slack="0"/>
<pin id="232" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_5_07 "/>
</bind>
</comp>

<comp id="236" class="1005" name="transposed_4_08_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="25" slack="0"/>
<pin id="238" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_4_08 "/>
</bind>
</comp>

<comp id="242" class="1005" name="transposed_09_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="25" slack="0"/>
<pin id="244" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_09 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="167"><net_src comp="94" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="169"><net_src comp="88" pin="2"/><net_sink comp="152" pin=4"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="171"><net_src comp="82" pin="2"/><net_sink comp="152" pin=6"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="173"><net_src comp="76" pin="2"/><net_sink comp="152" pin=8"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="175"><net_src comp="148" pin="1"/><net_sink comp="152" pin=10"/></net>

<net id="180"><net_src comp="152" pin="11"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="152" pin="11"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="152" pin="11"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="152" pin="11"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="142" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="220"><net_src comp="56" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="227"><net_src comp="60" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="233"><net_src comp="64" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="239"><net_src comp="68" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="245"><net_src comp="72" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_T_load_out | {1 }
	Port: input_T_6_load_out | {1 }
	Port: input_T_9_load_1_out | {1 }
	Port: input_T_12_load_out | {1 }
 - Input state : 
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_44_1 : result_l2_load | {1 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_44_1 : result_l2_11_load | {1 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_44_1 : result_l2_12_load | {1 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_44_1 : result_l2_13_load | {1 }
  - Chain level:
	State 1
		store_ln44 : 1
		i : 1
		icmp_ln44 : 2
		i_41 : 2
		br_ln44 : 3
		trunc_ln44 : 2
		input_T : 3
		switch_ln46 : 3
		store_ln46 : 4
		store_ln46 : 4
		store_ln46 : 4
		store_ln46 : 4
		store_ln44 : 3
		transposed_6_06_load : 1
		transposed_5_07_load : 1
		transposed_4_08_load : 1
		transposed_09_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
| sparsemux|           input_T_fu_152          |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln44_fu_136         |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|    add   |            i_41_fu_142            |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|          | result_l2_13_load_read_read_fu_76 |    0    |    0    |
|   read   | result_l2_12_load_read_read_fu_82 |    0    |    0    |
|          | result_l2_11_load_read_read_fu_88 |    0    |    0    |
|          |   result_l2_load_read_read_fu_94  |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       write_ln0_write_fu_100      |    0    |    0    |
|   write  |       write_ln0_write_fu_107      |    0    |    0    |
|          |       write_ln0_write_fu_114      |    0    |    0    |
|          |       write_ln0_write_fu_121      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln44_fu_148         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    40   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_40_reg_217     |    3   |
| transposed_09_reg_242 |   25   |
|transposed_4_08_reg_236|   25   |
|transposed_5_07_reg_230|   25   |
|transposed_6_06_reg_224|   25   |
+-----------------------+--------+
|         Total         |   103  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   40   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   103  |    -   |
+-----------+--------+--------+
|   Total   |   103  |   40   |
+-----------+--------+--------+
