|gpr
clk => gpr[0][0].CLK
clk => gpr[0][1].CLK
clk => gpr[0][2].CLK
clk => gpr[0][3].CLK
clk => gpr[0][4].CLK
clk => gpr[0][5].CLK
clk => gpr[0][6].CLK
clk => gpr[0][7].CLK
clk => gpr[0][8].CLK
clk => gpr[0][9].CLK
clk => gpr[0][10].CLK
clk => gpr[0][11].CLK
clk => gpr[0][12].CLK
clk => gpr[0][13].CLK
clk => gpr[0][14].CLK
clk => gpr[0][15].CLK
clk => gpr[0][16].CLK
clk => gpr[0][17].CLK
clk => gpr[0][18].CLK
clk => gpr[0][19].CLK
clk => gpr[0][20].CLK
clk => gpr[0][21].CLK
clk => gpr[0][22].CLK
clk => gpr[0][23].CLK
clk => gpr[0][24].CLK
clk => gpr[0][25].CLK
clk => gpr[0][26].CLK
clk => gpr[0][27].CLK
clk => gpr[0][28].CLK
clk => gpr[0][29].CLK
clk => gpr[0][30].CLK
clk => gpr[0][31].CLK
clk => gpr[1][0].CLK
clk => gpr[1][1].CLK
clk => gpr[1][2].CLK
clk => gpr[1][3].CLK
clk => gpr[1][4].CLK
clk => gpr[1][5].CLK
clk => gpr[1][6].CLK
clk => gpr[1][7].CLK
clk => gpr[1][8].CLK
clk => gpr[1][9].CLK
clk => gpr[1][10].CLK
clk => gpr[1][11].CLK
clk => gpr[1][12].CLK
clk => gpr[1][13].CLK
clk => gpr[1][14].CLK
clk => gpr[1][15].CLK
clk => gpr[1][16].CLK
clk => gpr[1][17].CLK
clk => gpr[1][18].CLK
clk => gpr[1][19].CLK
clk => gpr[1][20].CLK
clk => gpr[1][21].CLK
clk => gpr[1][22].CLK
clk => gpr[1][23].CLK
clk => gpr[1][24].CLK
clk => gpr[1][25].CLK
clk => gpr[1][26].CLK
clk => gpr[1][27].CLK
clk => gpr[1][28].CLK
clk => gpr[1][29].CLK
clk => gpr[1][30].CLK
clk => gpr[1][31].CLK
reset => gpr[0][0].ACLR
reset => gpr[0][1].ACLR
reset => gpr[0][2].ACLR
reset => gpr[0][3].ACLR
reset => gpr[0][4].ACLR
reset => gpr[0][5].ACLR
reset => gpr[0][6].ACLR
reset => gpr[0][7].ACLR
reset => gpr[0][8].ACLR
reset => gpr[0][9].ACLR
reset => gpr[0][10].ACLR
reset => gpr[0][11].ACLR
reset => gpr[0][12].ACLR
reset => gpr[0][13].ACLR
reset => gpr[0][14].ACLR
reset => gpr[0][15].ACLR
reset => gpr[0][16].ACLR
reset => gpr[0][17].ACLR
reset => gpr[0][18].ACLR
reset => gpr[0][19].ACLR
reset => gpr[0][20].ACLR
reset => gpr[0][21].ACLR
reset => gpr[0][22].ACLR
reset => gpr[0][23].ACLR
reset => gpr[0][24].ACLR
reset => gpr[0][25].ACLR
reset => gpr[0][26].ACLR
reset => gpr[0][27].ACLR
reset => gpr[0][28].ACLR
reset => gpr[0][29].ACLR
reset => gpr[0][30].ACLR
reset => gpr[0][31].ACLR
reset => gpr[1][0].ACLR
reset => gpr[1][1].ACLR
reset => gpr[1][2].ACLR
reset => gpr[1][3].ACLR
reset => gpr[1][4].ACLR
reset => gpr[1][5].ACLR
reset => gpr[1][6].ACLR
reset => gpr[1][7].ACLR
reset => gpr[1][8].ACLR
reset => gpr[1][9].ACLR
reset => gpr[1][10].ACLR
reset => gpr[1][11].ACLR
reset => gpr[1][12].ACLR
reset => gpr[1][13].ACLR
reset => gpr[1][14].ACLR
reset => gpr[1][15].ACLR
reset => gpr[1][16].ACLR
reset => gpr[1][17].ACLR
reset => gpr[1][18].ACLR
reset => gpr[1][19].ACLR
reset => gpr[1][20].ACLR
reset => gpr[1][21].ACLR
reset => gpr[1][22].ACLR
reset => gpr[1][23].ACLR
reset => gpr[1][24].ACLR
reset => gpr[1][25].ACLR
reset => gpr[1][26].ACLR
reset => gpr[1][27].ACLR
reset => gpr[1][28].ACLR
reset => gpr[1][29].ACLR
reset => gpr[1][30].ACLR
reset => gpr[1][31].ACLR
rd_addr_0[0] => Equal0.IN8
rd_addr_0[0] => Mux0.IN4
rd_addr_0[0] => Mux1.IN4
rd_addr_0[0] => Mux2.IN4
rd_addr_0[0] => Mux3.IN4
rd_addr_0[0] => Mux4.IN4
rd_addr_0[0] => Mux5.IN4
rd_addr_0[0] => Mux6.IN4
rd_addr_0[0] => Mux7.IN4
rd_addr_0[0] => Mux8.IN4
rd_addr_0[0] => Mux9.IN4
rd_addr_0[0] => Mux10.IN4
rd_addr_0[0] => Mux11.IN4
rd_addr_0[0] => Mux12.IN4
rd_addr_0[0] => Mux13.IN4
rd_addr_0[0] => Mux14.IN4
rd_addr_0[0] => Mux15.IN4
rd_addr_0[0] => Mux16.IN4
rd_addr_0[0] => Mux17.IN4
rd_addr_0[0] => Mux18.IN4
rd_addr_0[0] => Mux19.IN4
rd_addr_0[0] => Mux20.IN4
rd_addr_0[0] => Mux21.IN4
rd_addr_0[0] => Mux22.IN4
rd_addr_0[0] => Mux23.IN4
rd_addr_0[0] => Mux24.IN4
rd_addr_0[0] => Mux25.IN4
rd_addr_0[0] => Mux26.IN4
rd_addr_0[0] => Mux27.IN4
rd_addr_0[0] => Mux28.IN4
rd_addr_0[0] => Mux29.IN4
rd_addr_0[0] => Mux30.IN4
rd_addr_0[0] => Mux31.IN4
rd_addr_0[1] => Equal0.IN7
rd_addr_0[1] => Mux0.IN3
rd_addr_0[1] => Mux1.IN3
rd_addr_0[1] => Mux2.IN3
rd_addr_0[1] => Mux3.IN3
rd_addr_0[1] => Mux4.IN3
rd_addr_0[1] => Mux5.IN3
rd_addr_0[1] => Mux6.IN3
rd_addr_0[1] => Mux7.IN3
rd_addr_0[1] => Mux8.IN3
rd_addr_0[1] => Mux9.IN3
rd_addr_0[1] => Mux10.IN3
rd_addr_0[1] => Mux11.IN3
rd_addr_0[1] => Mux12.IN3
rd_addr_0[1] => Mux13.IN3
rd_addr_0[1] => Mux14.IN3
rd_addr_0[1] => Mux15.IN3
rd_addr_0[1] => Mux16.IN3
rd_addr_0[1] => Mux17.IN3
rd_addr_0[1] => Mux18.IN3
rd_addr_0[1] => Mux19.IN3
rd_addr_0[1] => Mux20.IN3
rd_addr_0[1] => Mux21.IN3
rd_addr_0[1] => Mux22.IN3
rd_addr_0[1] => Mux23.IN3
rd_addr_0[1] => Mux24.IN3
rd_addr_0[1] => Mux25.IN3
rd_addr_0[1] => Mux26.IN3
rd_addr_0[1] => Mux27.IN3
rd_addr_0[1] => Mux28.IN3
rd_addr_0[1] => Mux29.IN3
rd_addr_0[1] => Mux30.IN3
rd_addr_0[1] => Mux31.IN3
rd_addr_0[2] => Equal0.IN6
rd_addr_0[2] => Mux0.IN2
rd_addr_0[2] => Mux1.IN2
rd_addr_0[2] => Mux2.IN2
rd_addr_0[2] => Mux3.IN2
rd_addr_0[2] => Mux4.IN2
rd_addr_0[2] => Mux5.IN2
rd_addr_0[2] => Mux6.IN2
rd_addr_0[2] => Mux7.IN2
rd_addr_0[2] => Mux8.IN2
rd_addr_0[2] => Mux9.IN2
rd_addr_0[2] => Mux10.IN2
rd_addr_0[2] => Mux11.IN2
rd_addr_0[2] => Mux12.IN2
rd_addr_0[2] => Mux13.IN2
rd_addr_0[2] => Mux14.IN2
rd_addr_0[2] => Mux15.IN2
rd_addr_0[2] => Mux16.IN2
rd_addr_0[2] => Mux17.IN2
rd_addr_0[2] => Mux18.IN2
rd_addr_0[2] => Mux19.IN2
rd_addr_0[2] => Mux20.IN2
rd_addr_0[2] => Mux21.IN2
rd_addr_0[2] => Mux22.IN2
rd_addr_0[2] => Mux23.IN2
rd_addr_0[2] => Mux24.IN2
rd_addr_0[2] => Mux25.IN2
rd_addr_0[2] => Mux26.IN2
rd_addr_0[2] => Mux27.IN2
rd_addr_0[2] => Mux28.IN2
rd_addr_0[2] => Mux29.IN2
rd_addr_0[2] => Mux30.IN2
rd_addr_0[2] => Mux31.IN2
rd_addr_0[3] => Equal0.IN5
rd_addr_0[3] => Mux0.IN1
rd_addr_0[3] => Mux1.IN1
rd_addr_0[3] => Mux2.IN1
rd_addr_0[3] => Mux3.IN1
rd_addr_0[3] => Mux4.IN1
rd_addr_0[3] => Mux5.IN1
rd_addr_0[3] => Mux6.IN1
rd_addr_0[3] => Mux7.IN1
rd_addr_0[3] => Mux8.IN1
rd_addr_0[3] => Mux9.IN1
rd_addr_0[3] => Mux10.IN1
rd_addr_0[3] => Mux11.IN1
rd_addr_0[3] => Mux12.IN1
rd_addr_0[3] => Mux13.IN1
rd_addr_0[3] => Mux14.IN1
rd_addr_0[3] => Mux15.IN1
rd_addr_0[3] => Mux16.IN1
rd_addr_0[3] => Mux17.IN1
rd_addr_0[3] => Mux18.IN1
rd_addr_0[3] => Mux19.IN1
rd_addr_0[3] => Mux20.IN1
rd_addr_0[3] => Mux21.IN1
rd_addr_0[3] => Mux22.IN1
rd_addr_0[3] => Mux23.IN1
rd_addr_0[3] => Mux24.IN1
rd_addr_0[3] => Mux25.IN1
rd_addr_0[3] => Mux26.IN1
rd_addr_0[3] => Mux27.IN1
rd_addr_0[3] => Mux28.IN1
rd_addr_0[3] => Mux29.IN1
rd_addr_0[3] => Mux30.IN1
rd_addr_0[3] => Mux31.IN1
rd_addr_0[4] => Equal0.IN4
rd_addr_0[4] => Mux0.IN0
rd_addr_0[4] => Mux1.IN0
rd_addr_0[4] => Mux2.IN0
rd_addr_0[4] => Mux3.IN0
rd_addr_0[4] => Mux4.IN0
rd_addr_0[4] => Mux5.IN0
rd_addr_0[4] => Mux6.IN0
rd_addr_0[4] => Mux7.IN0
rd_addr_0[4] => Mux8.IN0
rd_addr_0[4] => Mux9.IN0
rd_addr_0[4] => Mux10.IN0
rd_addr_0[4] => Mux11.IN0
rd_addr_0[4] => Mux12.IN0
rd_addr_0[4] => Mux13.IN0
rd_addr_0[4] => Mux14.IN0
rd_addr_0[4] => Mux15.IN0
rd_addr_0[4] => Mux16.IN0
rd_addr_0[4] => Mux17.IN0
rd_addr_0[4] => Mux18.IN0
rd_addr_0[4] => Mux19.IN0
rd_addr_0[4] => Mux20.IN0
rd_addr_0[4] => Mux21.IN0
rd_addr_0[4] => Mux22.IN0
rd_addr_0[4] => Mux23.IN0
rd_addr_0[4] => Mux24.IN0
rd_addr_0[4] => Mux25.IN0
rd_addr_0[4] => Mux26.IN0
rd_addr_0[4] => Mux27.IN0
rd_addr_0[4] => Mux28.IN0
rd_addr_0[4] => Mux29.IN0
rd_addr_0[4] => Mux30.IN0
rd_addr_0[4] => Mux31.IN0
rd_data_0[0] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[1] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[2] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[3] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[4] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[5] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[6] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[7] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[8] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[9] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[10] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[11] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[12] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[13] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[14] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[15] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[16] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[17] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[18] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[19] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[20] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[21] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[22] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[23] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[24] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[25] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[26] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[27] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[28] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[29] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[30] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[31] <= rd_data_0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_1[0] => Equal1.IN8
rd_addr_1[0] => Mux32.IN4
rd_addr_1[0] => Mux33.IN4
rd_addr_1[0] => Mux34.IN4
rd_addr_1[0] => Mux35.IN4
rd_addr_1[0] => Mux36.IN4
rd_addr_1[0] => Mux37.IN4
rd_addr_1[0] => Mux38.IN4
rd_addr_1[0] => Mux39.IN4
rd_addr_1[0] => Mux40.IN4
rd_addr_1[0] => Mux41.IN4
rd_addr_1[0] => Mux42.IN4
rd_addr_1[0] => Mux43.IN4
rd_addr_1[0] => Mux44.IN4
rd_addr_1[0] => Mux45.IN4
rd_addr_1[0] => Mux46.IN4
rd_addr_1[0] => Mux47.IN4
rd_addr_1[0] => Mux48.IN4
rd_addr_1[0] => Mux49.IN4
rd_addr_1[0] => Mux50.IN4
rd_addr_1[0] => Mux51.IN4
rd_addr_1[0] => Mux52.IN4
rd_addr_1[0] => Mux53.IN4
rd_addr_1[0] => Mux54.IN4
rd_addr_1[0] => Mux55.IN4
rd_addr_1[0] => Mux56.IN4
rd_addr_1[0] => Mux57.IN4
rd_addr_1[0] => Mux58.IN4
rd_addr_1[0] => Mux59.IN4
rd_addr_1[0] => Mux60.IN4
rd_addr_1[0] => Mux61.IN4
rd_addr_1[0] => Mux62.IN4
rd_addr_1[0] => Mux63.IN4
rd_addr_1[1] => Equal1.IN7
rd_addr_1[1] => Mux32.IN3
rd_addr_1[1] => Mux33.IN3
rd_addr_1[1] => Mux34.IN3
rd_addr_1[1] => Mux35.IN3
rd_addr_1[1] => Mux36.IN3
rd_addr_1[1] => Mux37.IN3
rd_addr_1[1] => Mux38.IN3
rd_addr_1[1] => Mux39.IN3
rd_addr_1[1] => Mux40.IN3
rd_addr_1[1] => Mux41.IN3
rd_addr_1[1] => Mux42.IN3
rd_addr_1[1] => Mux43.IN3
rd_addr_1[1] => Mux44.IN3
rd_addr_1[1] => Mux45.IN3
rd_addr_1[1] => Mux46.IN3
rd_addr_1[1] => Mux47.IN3
rd_addr_1[1] => Mux48.IN3
rd_addr_1[1] => Mux49.IN3
rd_addr_1[1] => Mux50.IN3
rd_addr_1[1] => Mux51.IN3
rd_addr_1[1] => Mux52.IN3
rd_addr_1[1] => Mux53.IN3
rd_addr_1[1] => Mux54.IN3
rd_addr_1[1] => Mux55.IN3
rd_addr_1[1] => Mux56.IN3
rd_addr_1[1] => Mux57.IN3
rd_addr_1[1] => Mux58.IN3
rd_addr_1[1] => Mux59.IN3
rd_addr_1[1] => Mux60.IN3
rd_addr_1[1] => Mux61.IN3
rd_addr_1[1] => Mux62.IN3
rd_addr_1[1] => Mux63.IN3
rd_addr_1[2] => Equal1.IN6
rd_addr_1[2] => Mux32.IN2
rd_addr_1[2] => Mux33.IN2
rd_addr_1[2] => Mux34.IN2
rd_addr_1[2] => Mux35.IN2
rd_addr_1[2] => Mux36.IN2
rd_addr_1[2] => Mux37.IN2
rd_addr_1[2] => Mux38.IN2
rd_addr_1[2] => Mux39.IN2
rd_addr_1[2] => Mux40.IN2
rd_addr_1[2] => Mux41.IN2
rd_addr_1[2] => Mux42.IN2
rd_addr_1[2] => Mux43.IN2
rd_addr_1[2] => Mux44.IN2
rd_addr_1[2] => Mux45.IN2
rd_addr_1[2] => Mux46.IN2
rd_addr_1[2] => Mux47.IN2
rd_addr_1[2] => Mux48.IN2
rd_addr_1[2] => Mux49.IN2
rd_addr_1[2] => Mux50.IN2
rd_addr_1[2] => Mux51.IN2
rd_addr_1[2] => Mux52.IN2
rd_addr_1[2] => Mux53.IN2
rd_addr_1[2] => Mux54.IN2
rd_addr_1[2] => Mux55.IN2
rd_addr_1[2] => Mux56.IN2
rd_addr_1[2] => Mux57.IN2
rd_addr_1[2] => Mux58.IN2
rd_addr_1[2] => Mux59.IN2
rd_addr_1[2] => Mux60.IN2
rd_addr_1[2] => Mux61.IN2
rd_addr_1[2] => Mux62.IN2
rd_addr_1[2] => Mux63.IN2
rd_addr_1[3] => Equal1.IN5
rd_addr_1[3] => Mux32.IN1
rd_addr_1[3] => Mux33.IN1
rd_addr_1[3] => Mux34.IN1
rd_addr_1[3] => Mux35.IN1
rd_addr_1[3] => Mux36.IN1
rd_addr_1[3] => Mux37.IN1
rd_addr_1[3] => Mux38.IN1
rd_addr_1[3] => Mux39.IN1
rd_addr_1[3] => Mux40.IN1
rd_addr_1[3] => Mux41.IN1
rd_addr_1[3] => Mux42.IN1
rd_addr_1[3] => Mux43.IN1
rd_addr_1[3] => Mux44.IN1
rd_addr_1[3] => Mux45.IN1
rd_addr_1[3] => Mux46.IN1
rd_addr_1[3] => Mux47.IN1
rd_addr_1[3] => Mux48.IN1
rd_addr_1[3] => Mux49.IN1
rd_addr_1[3] => Mux50.IN1
rd_addr_1[3] => Mux51.IN1
rd_addr_1[3] => Mux52.IN1
rd_addr_1[3] => Mux53.IN1
rd_addr_1[3] => Mux54.IN1
rd_addr_1[3] => Mux55.IN1
rd_addr_1[3] => Mux56.IN1
rd_addr_1[3] => Mux57.IN1
rd_addr_1[3] => Mux58.IN1
rd_addr_1[3] => Mux59.IN1
rd_addr_1[3] => Mux60.IN1
rd_addr_1[3] => Mux61.IN1
rd_addr_1[3] => Mux62.IN1
rd_addr_1[3] => Mux63.IN1
rd_addr_1[4] => Equal1.IN4
rd_addr_1[4] => Mux32.IN0
rd_addr_1[4] => Mux33.IN0
rd_addr_1[4] => Mux34.IN0
rd_addr_1[4] => Mux35.IN0
rd_addr_1[4] => Mux36.IN0
rd_addr_1[4] => Mux37.IN0
rd_addr_1[4] => Mux38.IN0
rd_addr_1[4] => Mux39.IN0
rd_addr_1[4] => Mux40.IN0
rd_addr_1[4] => Mux41.IN0
rd_addr_1[4] => Mux42.IN0
rd_addr_1[4] => Mux43.IN0
rd_addr_1[4] => Mux44.IN0
rd_addr_1[4] => Mux45.IN0
rd_addr_1[4] => Mux46.IN0
rd_addr_1[4] => Mux47.IN0
rd_addr_1[4] => Mux48.IN0
rd_addr_1[4] => Mux49.IN0
rd_addr_1[4] => Mux50.IN0
rd_addr_1[4] => Mux51.IN0
rd_addr_1[4] => Mux52.IN0
rd_addr_1[4] => Mux53.IN0
rd_addr_1[4] => Mux54.IN0
rd_addr_1[4] => Mux55.IN0
rd_addr_1[4] => Mux56.IN0
rd_addr_1[4] => Mux57.IN0
rd_addr_1[4] => Mux58.IN0
rd_addr_1[4] => Mux59.IN0
rd_addr_1[4] => Mux60.IN0
rd_addr_1[4] => Mux61.IN0
rd_addr_1[4] => Mux62.IN0
rd_addr_1[4] => Mux63.IN0
rd_data_1[0] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[1] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[2] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[3] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[4] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[5] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[6] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[7] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[8] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[9] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[10] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[11] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[12] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[13] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[14] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[15] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[16] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[17] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[18] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[19] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[20] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[21] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[22] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[23] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[24] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[25] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[26] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[27] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[28] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[29] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[30] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[31] <= rd_data_1.DB_MAX_OUTPUT_PORT_TYPE
we_ => rd_data_0.IN1
we_ => rd_data_1.IN1
we_ => gpr[0][0].ENA
we_ => gpr[1][31].ENA
we_ => gpr[1][30].ENA
we_ => gpr[1][29].ENA
we_ => gpr[1][28].ENA
we_ => gpr[1][27].ENA
we_ => gpr[1][26].ENA
we_ => gpr[1][25].ENA
we_ => gpr[1][24].ENA
we_ => gpr[1][23].ENA
we_ => gpr[1][22].ENA
we_ => gpr[1][21].ENA
we_ => gpr[1][20].ENA
we_ => gpr[1][19].ENA
we_ => gpr[1][18].ENA
we_ => gpr[1][17].ENA
we_ => gpr[1][16].ENA
we_ => gpr[1][15].ENA
we_ => gpr[1][14].ENA
we_ => gpr[1][13].ENA
we_ => gpr[1][12].ENA
we_ => gpr[1][11].ENA
we_ => gpr[1][10].ENA
we_ => gpr[1][9].ENA
we_ => gpr[1][8].ENA
we_ => gpr[1][7].ENA
we_ => gpr[1][6].ENA
we_ => gpr[1][5].ENA
we_ => gpr[1][4].ENA
we_ => gpr[1][3].ENA
we_ => gpr[1][2].ENA
we_ => gpr[1][1].ENA
we_ => gpr[1][0].ENA
we_ => gpr[0][31].ENA
we_ => gpr[0][30].ENA
we_ => gpr[0][29].ENA
we_ => gpr[0][28].ENA
we_ => gpr[0][27].ENA
we_ => gpr[0][26].ENA
we_ => gpr[0][25].ENA
we_ => gpr[0][24].ENA
we_ => gpr[0][23].ENA
we_ => gpr[0][22].ENA
we_ => gpr[0][21].ENA
we_ => gpr[0][20].ENA
we_ => gpr[0][19].ENA
we_ => gpr[0][18].ENA
we_ => gpr[0][17].ENA
we_ => gpr[0][16].ENA
we_ => gpr[0][15].ENA
we_ => gpr[0][14].ENA
we_ => gpr[0][13].ENA
we_ => gpr[0][12].ENA
we_ => gpr[0][11].ENA
we_ => gpr[0][10].ENA
we_ => gpr[0][9].ENA
we_ => gpr[0][8].ENA
we_ => gpr[0][7].ENA
we_ => gpr[0][6].ENA
we_ => gpr[0][5].ENA
we_ => gpr[0][4].ENA
we_ => gpr[0][3].ENA
we_ => gpr[0][2].ENA
we_ => gpr[0][1].ENA
wr_addr => Equal0.IN9
wr_addr => Equal1.IN9
wr_addr => Decoder0.IN0
wr_data => rd_data_0.DATAB
wr_data => rd_data_1.DATAB
wr_data => gpr.DATAB
wr_data => gpr.DATAB


