{
  "design": {
    "design_info": {
      "boundary_crc": "0x81913B68BE1E534B",
      "device": "xc7z007sclg400-1",
      "name": "ramTop",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "MemInputCtrl_0": "",
      "MemOutputCtrl_0": "",
      "MemoryMappedIO_0": ""
    },
    "ports": {
      "addrAOut": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "addrBOut": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "alu": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "clk": {
        "direction": "I"
      },
      "din": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "doutA": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "doutB": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "enA": {
        "direction": "I"
      },
      "instrAddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "memOp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "memSize": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "readValidA": {
        "direction": "O"
      },
      "readValidB": {
        "direction": "O"
      },
      "ready": {
        "direction": "O"
      },
      "busErr": {
        "direction": "O"
      }
    },
    "components": {
      "MemInputCtrl_0": {
        "vlnv": "xilinx.com:module_ref:MemInputCtrl:1.0",
        "xci_name": "ramTop_MemInputCtrl_0_0",
        "xci_path": "ip/ramTop_MemInputCtrl_0_0/ramTop_MemInputCtrl_0_0.xci",
        "inst_hier_path": "MemInputCtrl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MemInputCtrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aluIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "memSize": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "memOp": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "wen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "enB": {
            "direction": "O"
          },
          "data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "busErr": {
            "direction": "O"
          }
        }
      },
      "MemOutputCtrl_0": {
        "vlnv": "xilinx.com:module_ref:MemOutputCtrl:1.0",
        "xci_name": "ramTop_MemOutputCtrl_0_0",
        "xci_path": "ip/ramTop_MemOutputCtrl_0_0/ramTop_MemOutputCtrl_0_0.xci",
        "inst_hier_path": "MemOutputCtrl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MemOutputCtrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "memInstr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "memOut": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aluIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "memSize": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "memOp": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "instr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "MemoryMappedIO_0": {
        "vlnv": "xilinx.com:module_ref:MemoryMappedIO:1.0",
        "xci_name": "ramTop_MemoryMappedIO_0_0",
        "xci_path": "ip/ramTop_MemoryMappedIO_0_0/ramTop_MemoryMappedIO_0_0.xci",
        "inst_hier_path": "MemoryMappedIO_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MemoryMappedIO",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "enA": {
            "direction": "I"
          },
          "addrA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "doutA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "addrOutA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "readValidA": {
            "direction": "O"
          },
          "enB": {
            "direction": "I"
          },
          "weB": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "addrB": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dinB": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "doutB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "addrOutB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "readValidB": {
            "direction": "O"
          },
          "ready": {
            "direction": "O"
          },
          "memOpIn": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "memSizeIn": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "memOp": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "memSize": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "MemInputCtrl_0_busErr": {
        "ports": [
          "MemInputCtrl_0/busErr",
          "busErr"
        ]
      },
      "MemInputCtrl_0_data": {
        "ports": [
          "MemInputCtrl_0/data",
          "MemoryMappedIO_0/dinB"
        ]
      },
      "MemInputCtrl_0_enB": {
        "ports": [
          "MemInputCtrl_0/enB",
          "MemoryMappedIO_0/enB"
        ]
      },
      "MemInputCtrl_0_wen": {
        "ports": [
          "MemInputCtrl_0/wen",
          "MemoryMappedIO_0/weB"
        ]
      },
      "MemOutputCtrl_0_data": {
        "ports": [
          "MemOutputCtrl_0/data",
          "doutB"
        ]
      },
      "MemOutputCtrl_0_instr": {
        "ports": [
          "MemOutputCtrl_0/instr",
          "doutA"
        ]
      },
      "MemoryMappedIO_0_addrOutA": {
        "ports": [
          "MemoryMappedIO_0/addrOutA",
          "addrAOut"
        ]
      },
      "MemoryMappedIO_0_addrOutB": {
        "ports": [
          "MemoryMappedIO_0/addrOutB",
          "addrBOut",
          "MemOutputCtrl_0/aluIn"
        ]
      },
      "MemoryMappedIO_0_doutA": {
        "ports": [
          "MemoryMappedIO_0/doutA",
          "MemOutputCtrl_0/memInstr"
        ]
      },
      "MemoryMappedIO_0_doutB": {
        "ports": [
          "MemoryMappedIO_0/doutB",
          "MemOutputCtrl_0/memOut"
        ]
      },
      "MemoryMappedIO_0_memOp": {
        "ports": [
          "MemoryMappedIO_0/memOp",
          "MemOutputCtrl_0/memOp"
        ]
      },
      "MemoryMappedIO_0_memSize": {
        "ports": [
          "MemoryMappedIO_0/memSize",
          "MemOutputCtrl_0/memSize"
        ]
      },
      "MemoryMappedIO_0_readValidA": {
        "ports": [
          "MemoryMappedIO_0/readValidA",
          "readValidA"
        ]
      },
      "MemoryMappedIO_0_readValidB": {
        "ports": [
          "MemoryMappedIO_0/readValidB",
          "readValidB"
        ]
      },
      "MemoryMappedIO_0_ready": {
        "ports": [
          "MemoryMappedIO_0/ready",
          "ready"
        ]
      },
      "alu_1": {
        "ports": [
          "alu",
          "MemInputCtrl_0/aluIn",
          "MemoryMappedIO_0/addrB"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "MemoryMappedIO_0/clk"
        ]
      },
      "din_1": {
        "ports": [
          "din",
          "MemInputCtrl_0/din"
        ]
      },
      "enA_1": {
        "ports": [
          "enA",
          "MemoryMappedIO_0/enA"
        ]
      },
      "instrAddr_1": {
        "ports": [
          "instrAddr",
          "MemoryMappedIO_0/addrA"
        ]
      },
      "memOp_1": {
        "ports": [
          "memOp",
          "MemInputCtrl_0/memOp",
          "MemoryMappedIO_0/memOpIn"
        ]
      },
      "memSize_1": {
        "ports": [
          "memSize",
          "MemInputCtrl_0/memSize",
          "MemoryMappedIO_0/memSizeIn"
        ]
      }
    }
  }
}