#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 29 15:05:28 2019
# Process ID: 13516
# Current directory: C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 384.719 ; gain = 64.832
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 491.145 ; gain = 102.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:2559' bound to instance 'design_1_i' of component 'design_1' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:2571]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:2863]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:2887]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:1593]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_QJIMLI' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_QJIMLI' (1#1) [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1D3SAH3' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1D3SAH3' (2#1) [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:303]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (3#1) [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:303]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_KGUFR9' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:492]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:785]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:864]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_KGUFR9' (4#1) [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:492]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_19AQZVR' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:993]
INFO: [Synth 8-3491] module 'design_1_auto_ds_1' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_1' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:1365]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_19AQZVR' (5#1) [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:993]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:2340]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (6#1) [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:1593]
INFO: [Synth 8-3491] module 'design_1_rst_ps8_0_96M_0' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_rst_ps8_0_96M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_96M' of component 'design_1_rst_ps8_0_96M_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:3072]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_96M_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_rst_ps8_0_96M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_zynq_ultra_ps_e_0_0' declared at 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:3085]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/.Xil/Vivado-13516-ess-bajor/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:94]
INFO: [Synth 8-256] done synthesizing module 'design_1' (7#1) [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/synth/design_1.vhd:2571]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [C:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
WARNING: [Synth 8-3331] design s02_couplers_imp_19AQZVR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_19AQZVR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 550.516 ; gain = 161.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 550.516 ; gain = 161.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 550.516 ; gain = 161.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s02_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s02_couplers/auto_ds'
Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/khazi/projects/GPIO_init/GPIO_init.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s02_couplers/auto_pc'
Parsing XDC File [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1546.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1546.707 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1546.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1546.707 ; gain = 1158.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1546.707 ; gain = 1158.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_96M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1546.707 ; gain = 1158.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1546.707 ; gain = 1158.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arburst
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arcache
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arlen
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arlock
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arqos
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arsize
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_aruser
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_awburst
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_awcache
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_awid
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_awlen
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_awlock
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_awqos
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_awsize
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_awuser
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_wlast
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1546.707 ; gain = 1158.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1942.359 ; gain = 1553.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1942.434 ; gain = 1553.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1952.816 ; gain = 1564.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.816 ; gain = 1564.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.816 ; gain = 1564.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.816 ; gain = 1564.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.816 ; gain = 1564.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.816 ; gain = 1564.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.816 ; gain = 1564.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_gpio_0_0        |         1|
|7     |design_1_axi_gpio_1_0        |         1|
|8     |design_1_rst_ps8_0_96M_0     |         1|
|9     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_auto_ds_0_bbox_2           |     1|
|2     |design_1_auto_ds_1_bbox_4           |     1|
|3     |design_1_auto_pc_0_bbox_3           |     1|
|4     |design_1_auto_pc_1_bbox_5           |     1|
|5     |design_1_axi_gpio_0_0_bbox_0        |     1|
|6     |design_1_axi_gpio_1_0_bbox_1        |     1|
|7     |design_1_rst_ps8_0_96M_0_bbox_7     |     1|
|8     |design_1_xbar_0_bbox_6              |     1|
|9     |design_1_zynq_ultra_ps_e_0_0_bbox_8 |     1|
|10    |IBUF                                |    13|
|11    |OBUF                                |     8|
+------+------------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  2221|
|2     |  design_1_i         |design_1                    |  2200|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |  1415|
|4     |      s01_couplers   |s01_couplers_imp_KGUFR9     |   519|
|5     |      s02_couplers   |s02_couplers_imp_19AQZVR    |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.816 ; gain = 1564.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1952.816 ; gain = 568.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1952.816 ; gain = 1564.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1992.344 ; gain = 1607.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/khazi/projects/GPIO_init/GPIO_init.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 15:06:28 2019...
