#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 17 12:00:48 2015
# Process ID: 5964
# Log file: C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Kaboom_with_title_4_17_2015/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Kaboom_with_title_4_17_2015/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Kaboom_with_title_4_17_2015/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list move]]
set_property iostandard LVCMOS33 [get_ports [list pad_l]]
set_property iostandard LVCMOS33 [get_ports [list pad_r]]
set_property iostandard LVCMOS33 [get_ports [list rst]]
set_property iostandard LVCMOS33 [get_ports [list back]]
startgroup
set_property package_pin H3 [get_ports back]
endgroup
startgroup
set_property package_pin F2 [get_ports move]
endgroup
startgroup
set_property package_pin K2 [get_ports pad_l]
endgroup
startgroup
set_property package_pin K5 [get_ports pad_r]
endgroup
startgroup
set_property package_pin K3 [get_ports rst]
endgroup
save_constraints
