#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x565031269870 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x5650312a06b0_0 .var "Clk", 0 0;
v0x5650312a07a0_0 .var "Reset", 0 0;
v0x5650312a08b0_0 .var "Start", 0 0;
v0x5650312a09a0_0 .var/i "counter", 31 0;
v0x5650312a0a40_0 .var/i "i", 31 0;
v0x5650312a0b70_0 .var/i "outfile", 31 0;
E_0x565031262a10 .event posedge, v0x56503129e950_0;
S_0x5650312747e0 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x565031269870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x5650312a02b0_0 .net "clk_i", 0 0, v0x5650312a06b0_0;  1 drivers
v0x5650312a0350_0 .net "inst_addr", 31 0, v0x56503129eaf0_0;  1 drivers
v0x5650312a03f0_0 .net "inst_addr_new", 31 0, L_0x5650312a0c50;  1 drivers
v0x5650312a04e0_0 .net "rst_i", 0 0, v0x5650312a07a0_0;  1 drivers
v0x5650312a0580_0 .net "start_i", 0 0, v0x5650312a08b0_0;  1 drivers
S_0x565031262240 .scope module, "Add_PC" "Adder" 3 24, 4 1 0, S_0x5650312747e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5650312714a0_0 .net "data1_in", 31 0, v0x56503129eaf0_0;  alias, 1 drivers
L_0x7fc26328b018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x565031270680_0 .net "data2_in", 31 0, L_0x7fc26328b018;  1 drivers
v0x565031262150_0 .net "data_o", 31 0, L_0x5650312a0c50;  alias, 1 drivers
L_0x5650312a0c50 .arith/sum 32, v0x56503129eaf0_0, L_0x7fc26328b018;
S_0x56503129d530 .scope module, "Instruction_Memory" "Instruction_Memory" 3 39, 5 1 0, S_0x5650312747e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5650312705f0 .functor BUFZ 32, L_0x5650312b0d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56503129d700_0 .net *"_s0", 31 0, L_0x5650312b0d20;  1 drivers
v0x56503129d800_0 .net *"_s2", 31 0, L_0x5650312b0ee0;  1 drivers
v0x56503129d8e0_0 .net *"_s4", 29 0, L_0x5650312b0de0;  1 drivers
L_0x7fc26328b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56503129d9a0_0 .net *"_s6", 1 0, L_0x7fc26328b060;  1 drivers
v0x56503129da80_0 .net "addr_i", 31 0, v0x56503129eaf0_0;  alias, 1 drivers
v0x56503129db90_0 .net "instr_o", 31 0, L_0x5650312705f0;  1 drivers
v0x56503129dc50 .array "memory", 255 0, 31 0;
L_0x5650312b0d20 .array/port v0x56503129dc50, L_0x5650312b0ee0;
L_0x5650312b0de0 .part v0x56503129eaf0_0, 2, 30;
L_0x5650312b0ee0 .concat [ 30 2 0 0], L_0x5650312b0de0, L_0x7fc26328b060;
S_0x56503129dd70 .scope module, "MUX_RegDst" "MUX5" 3 56, 6 1 0, S_0x5650312747e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
o0x7fc2632d4408 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5650312b1300 .functor NOT 1, o0x7fc2632d4408, C4<0>, C4<0>, C4<0>;
o0x7fc2632d4378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
L_0x5650312b14c0 .functor AND 5, L_0x5650312b13a0, o0x7fc2632d4378, C4<11111>, C4<11111>;
o0x7fc2632d4318 .functor BUFZ 5, C4<zzzzz>; HiZ drive
o0x7fc2632d43a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
L_0x5650312b1530 .functor AND 5, o0x7fc2632d4318, o0x7fc2632d43a8, C4<11111>, C4<11111>;
L_0x5650312b1630 .functor OR 5, L_0x5650312b14c0, L_0x5650312b1530, C4<00000>, C4<00000>;
v0x56503129df40_0 .net *"_s0", 0 0, L_0x5650312b1300;  1 drivers
v0x56503129e000_0 .net *"_s2", 4 0, L_0x5650312b13a0;  1 drivers
v0x56503129e0e0_0 .net *"_s4", 4 0, L_0x5650312b14c0;  1 drivers
; Elide local net with no drivers, v0x56503129e1a0_0 name=_s6
v0x56503129e280_0 .net *"_s8", 4 0, L_0x5650312b1530;  1 drivers
v0x56503129e3b0_0 .net "data1_i", 4 0, o0x7fc2632d4378;  0 drivers
v0x56503129e490_0 .net "data2_i", 4 0, o0x7fc2632d43a8;  0 drivers
v0x56503129e570_0 .net "data_o", 4 0, L_0x5650312b1630;  1 drivers
v0x56503129e650_0 .net "select_i", 0 0, o0x7fc2632d4408;  0 drivers
LS_0x5650312b13a0_0_0 .concat [ 1 1 1 1], L_0x5650312b1300, L_0x5650312b1300, L_0x5650312b1300, L_0x5650312b1300;
LS_0x5650312b13a0_0_4 .concat [ 1 0 0 0], L_0x5650312b1300;
L_0x5650312b13a0 .concat [ 4 1 0 0], LS_0x5650312b13a0_0_0, LS_0x5650312b13a0_0_4;
S_0x56503129e790 .scope module, "PC" "PC" 3 31, 7 1 0, S_0x5650312747e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x56503129e950_0 .net "clk_i", 0 0, v0x5650312a06b0_0;  alias, 1 drivers
v0x56503129ea30_0 .net "pc_i", 31 0, L_0x5650312a0c50;  alias, 1 drivers
v0x56503129eaf0_0 .var "pc_o", 31 0;
v0x56503129ebe0_0 .net "rst_i", 0 0, v0x5650312a07a0_0;  alias, 1 drivers
v0x56503129ec80_0 .net "start_i", 0 0, v0x5650312a08b0_0;  alias, 1 drivers
E_0x565031264fb0/0 .event negedge, v0x56503129ebe0_0;
E_0x565031264fb0/1 .event posedge, v0x56503129e950_0;
E_0x565031264fb0 .event/or E_0x565031264fb0/0, E_0x565031264fb0/1;
S_0x56503129ee30 .scope module, "Registers" "Registers" 3 44, 8 1 0, S_0x5650312747e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x565031278900 .functor BUFZ 32, L_0x5650312b10c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x565031278970 .functor BUFZ 32, L_0x5650312b11b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7fc2632d4678 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56503129f0e0_0 .net "RDaddr_i", 4 0, o0x7fc2632d4678;  0 drivers
o0x7fc2632d46a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56503129f1e0_0 .net "RDdata_i", 31 0, o0x7fc2632d46a8;  0 drivers
o0x7fc2632d46d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56503129f2c0_0 .net "RSaddr_i", 4 0, o0x7fc2632d46d8;  0 drivers
v0x56503129f380_0 .net "RSdata_o", 31 0, L_0x565031278900;  1 drivers
o0x7fc2632d4738 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x56503129f460_0 .net "RTaddr_i", 4 0, o0x7fc2632d4738;  0 drivers
v0x56503129f590_0 .net "RTdata_o", 31 0, L_0x565031278970;  1 drivers
o0x7fc2632d4798 .functor BUFZ 1, C4<z>; HiZ drive
v0x56503129f670_0 .net "RegWrite_i", 0 0, o0x7fc2632d4798;  0 drivers
v0x56503129f730_0 .net *"_s0", 31 0, L_0x5650312b10c0;  1 drivers
L_0x7fc26328b0f0 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x56503129f810_0 .net *"_s10", 6 0, L_0x7fc26328b0f0;  1 drivers
L_0x7fc26328b0a8 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x56503129f8f0_0 .net *"_s2", 6 0, L_0x7fc26328b0a8;  1 drivers
v0x56503129f9d0_0 .net *"_s8", 31 0, L_0x5650312b11b0;  1 drivers
o0x7fc2632d4888 .functor BUFZ 1, C4<z>; HiZ drive
v0x56503129fab0_0 .net "clk_i", 0 0, o0x7fc2632d4888;  0 drivers
v0x56503129fb70 .array "register", 31 0, 31 0;
E_0x5650312651f0 .event posedge, v0x56503129fab0_0;
L_0x5650312b10c0 .array/port v0x56503129fb70, L_0x7fc26328b0a8;
L_0x5650312b11b0 .array/port v0x56503129fb70, L_0x7fc26328b0f0;
S_0x56503129fd30 .scope module, "Sign_Extend" "Sign_Extend" 3 74, 9 1 0, S_0x5650312747e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x56503129fed0_0 .net *"_s1", 0 0, L_0x5650312b17a0;  1 drivers
v0x56503129ffd0_0 .net *"_s2", 15 0, L_0x5650312b1840;  1 drivers
o0x7fc2632d4a98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5650312a00b0_0 .net "data_i", 15 0, o0x7fc2632d4a98;  0 drivers
v0x5650312a0170_0 .net "data_o", 31 0, L_0x5650312b1a80;  1 drivers
L_0x5650312b17a0 .part o0x7fc2632d4a98, 15, 1;
LS_0x5650312b1840_0_0 .concat [ 1 1 1 1], L_0x5650312b17a0, L_0x5650312b17a0, L_0x5650312b17a0, L_0x5650312b17a0;
LS_0x5650312b1840_0_4 .concat [ 1 1 1 1], L_0x5650312b17a0, L_0x5650312b17a0, L_0x5650312b17a0, L_0x5650312b17a0;
LS_0x5650312b1840_0_8 .concat [ 1 1 1 1], L_0x5650312b17a0, L_0x5650312b17a0, L_0x5650312b17a0, L_0x5650312b17a0;
LS_0x5650312b1840_0_12 .concat [ 1 1 1 1], L_0x5650312b17a0, L_0x5650312b17a0, L_0x5650312b17a0, L_0x5650312b17a0;
L_0x5650312b1840 .concat [ 4 4 4 4], LS_0x5650312b1840_0_0, LS_0x5650312b1840_0_4, LS_0x5650312b1840_0_8, LS_0x5650312b1840_0_12;
L_0x5650312b1a80 .concat [ 16 16 0 0], o0x7fc2632d4a98, L_0x5650312b1840;
    .scope S_0x56503129e790;
T_0 ;
    %wait E_0x565031264fb0;
    %load/vec4 v0x56503129ebe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56503129eaf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56503129ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56503129ea30_0;
    %assign/vec4 v0x56503129eaf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x56503129eaf0_0;
    %assign/vec4 v0x56503129eaf0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56503129ee30;
T_1 ;
    %wait E_0x5650312651f0;
    %load/vec4 v0x56503129f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x56503129f1e0_0;
    %load/vec4 v0x56503129f0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56503129fb70, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x565031269870;
T_2 ;
    %delay 25, 0;
    %load/vec4 v0x5650312a06b0_0;
    %inv;
    %store/vec4 v0x5650312a06b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565031269870;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650312a09a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650312a0a40_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5650312a0a40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5650312a0a40_0;
    %store/vec4a v0x56503129dc50, 4, 0;
    %load/vec4 v0x5650312a0a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5650312a0a40_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5650312a0a40_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5650312a0a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5650312a0a40_0;
    %store/vec4a v0x56503129fb70, 4, 0;
    %load/vec4 v0x5650312a0a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5650312a0a40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0x56503129dc50 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5650312a0b70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650312a06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650312a07a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5650312a08b0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5650312a07a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5650312a08b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x565031269870;
T_4 ;
    %wait E_0x565031262a10;
    %load/vec4 v0x5650312a09a0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 2 51 "$stop" {0 0 0};
T_4.0 ;
    %vpi_call 2 54 "$fdisplay", v0x5650312a0b70_0, "PC = %d", v0x56503129eaf0_0 {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x5650312a0b70_0, "Registers" {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x5650312a0b70_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x56503129fb70, 0>, &A<v0x56503129fb70, 8>, &A<v0x56503129fb70, 16>, &A<v0x56503129fb70, 24> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x5650312a0b70_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x56503129fb70, 1>, &A<v0x56503129fb70, 9>, &A<v0x56503129fb70, 17>, &A<v0x56503129fb70, 25> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x5650312a0b70_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x56503129fb70, 2>, &A<v0x56503129fb70, 10>, &A<v0x56503129fb70, 18>, &A<v0x56503129fb70, 26> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x5650312a0b70_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x56503129fb70, 3>, &A<v0x56503129fb70, 11>, &A<v0x56503129fb70, 19>, &A<v0x56503129fb70, 27> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x5650312a0b70_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x56503129fb70, 4>, &A<v0x56503129fb70, 12>, &A<v0x56503129fb70, 20>, &A<v0x56503129fb70, 28> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x5650312a0b70_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x56503129fb70, 5>, &A<v0x56503129fb70, 13>, &A<v0x56503129fb70, 21>, &A<v0x56503129fb70, 29> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x5650312a0b70_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x56503129fb70, 6>, &A<v0x56503129fb70, 14>, &A<v0x56503129fb70, 22>, &A<v0x56503129fb70, 30> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x5650312a0b70_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x56503129fb70, 7>, &A<v0x56503129fb70, 15>, &A<v0x56503129fb70, 23>, &A<v0x56503129fb70, 31> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x5650312a0b70_0, "\012" {0 0 0};
    %load/vec4 v0x5650312a09a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5650312a09a0_0, 0, 32;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "Instruction_Memory.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
