// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/28/2022 19:17:38"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	r1,
	r30,
	r31);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] r1;
output 	[31:0] r30;
output 	[31:0] r31;

// Design Ports Information
// imem_clock	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[3]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[9]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[12]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[13]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[14]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[15]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[16]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[17]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[18]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[19]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[20]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[21]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[22]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[23]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[24]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[25]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[26]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[27]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[28]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[29]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[30]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[31]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[2]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[4]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[7]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[8]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[9]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[10]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[11]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[12]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[13]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[14]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[15]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[16]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[17]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[18]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[19]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[20]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[21]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[22]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[23]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[24]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[25]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[26]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[27]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[28]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[29]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[30]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r30[31]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[1]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[3]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[7]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[9]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[11]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[12]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[13]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[14]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[16]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[17]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[18]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[19]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[20]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[21]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[22]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[23]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[24]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[25]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[26]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[27]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[28]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[29]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[30]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r31[31]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \r1[0]~output_o ;
wire \r1[1]~output_o ;
wire \r1[2]~output_o ;
wire \r1[3]~output_o ;
wire \r1[4]~output_o ;
wire \r1[5]~output_o ;
wire \r1[6]~output_o ;
wire \r1[7]~output_o ;
wire \r1[8]~output_o ;
wire \r1[9]~output_o ;
wire \r1[10]~output_o ;
wire \r1[11]~output_o ;
wire \r1[12]~output_o ;
wire \r1[13]~output_o ;
wire \r1[14]~output_o ;
wire \r1[15]~output_o ;
wire \r1[16]~output_o ;
wire \r1[17]~output_o ;
wire \r1[18]~output_o ;
wire \r1[19]~output_o ;
wire \r1[20]~output_o ;
wire \r1[21]~output_o ;
wire \r1[22]~output_o ;
wire \r1[23]~output_o ;
wire \r1[24]~output_o ;
wire \r1[25]~output_o ;
wire \r1[26]~output_o ;
wire \r1[27]~output_o ;
wire \r1[28]~output_o ;
wire \r1[29]~output_o ;
wire \r1[30]~output_o ;
wire \r1[31]~output_o ;
wire \r30[0]~output_o ;
wire \r30[1]~output_o ;
wire \r30[2]~output_o ;
wire \r30[3]~output_o ;
wire \r30[4]~output_o ;
wire \r30[5]~output_o ;
wire \r30[6]~output_o ;
wire \r30[7]~output_o ;
wire \r30[8]~output_o ;
wire \r30[9]~output_o ;
wire \r30[10]~output_o ;
wire \r30[11]~output_o ;
wire \r30[12]~output_o ;
wire \r30[13]~output_o ;
wire \r30[14]~output_o ;
wire \r30[15]~output_o ;
wire \r30[16]~output_o ;
wire \r30[17]~output_o ;
wire \r30[18]~output_o ;
wire \r30[19]~output_o ;
wire \r30[20]~output_o ;
wire \r30[21]~output_o ;
wire \r30[22]~output_o ;
wire \r30[23]~output_o ;
wire \r30[24]~output_o ;
wire \r30[25]~output_o ;
wire \r30[26]~output_o ;
wire \r30[27]~output_o ;
wire \r30[28]~output_o ;
wire \r30[29]~output_o ;
wire \r30[30]~output_o ;
wire \r30[31]~output_o ;
wire \r31[0]~output_o ;
wire \r31[1]~output_o ;
wire \r31[2]~output_o ;
wire \r31[3]~output_o ;
wire \r31[4]~output_o ;
wire \r31[5]~output_o ;
wire \r31[6]~output_o ;
wire \r31[7]~output_o ;
wire \r31[8]~output_o ;
wire \r31[9]~output_o ;
wire \r31[10]~output_o ;
wire \r31[11]~output_o ;
wire \r31[12]~output_o ;
wire \r31[13]~output_o ;
wire \r31[14]~output_o ;
wire \r31[15]~output_o ;
wire \r31[16]~output_o ;
wire \r31[17]~output_o ;
wire \r31[18]~output_o ;
wire \r31[19]~output_o ;
wire \r31[20]~output_o ;
wire \r31[21]~output_o ;
wire \r31[22]~output_o ;
wire \r31[23]~output_o ;
wire \r31[24]~output_o ;
wire \r31[25]~output_o ;
wire \r31[26]~output_o ;
wire \r31[27]~output_o ;
wire \r31[28]~output_o ;
wire \r31[29]~output_o ;
wire \r31[30]~output_o ;
wire \r31[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \cd1|clk_track~0_combout ;
wire \cd1|clk_track~feeder_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \cd1|r_reg[0]~1_combout ;
wire \cd1|r_reg~0_combout ;
wire \cd1|Equal0~0_combout ;
wire \cd1|clk_track~q ;
wire \cd2|clk_track~0_combout ;
wire \cd2|clk_track~feeder_combout ;
wire \cd2|clk_track~q ;
wire \cd1|clk_track~clkctrl_outclk ;
wire \cd2|clk_track~clkctrl_outclk ;
wire \my_processor|pc_alu|Add0~1 ;
wire \my_processor|pc_alu|Add0~3 ;
wire \my_processor|pc_alu|Add0~5 ;
wire \my_processor|pc_alu|Add0~7 ;
wire \my_processor|pc_alu|Add0~9 ;
wire \my_processor|pc_alu|Add0~10_combout ;
wire \my_processor|pc_alu|Add0~11 ;
wire \my_processor|pc_alu|Add0~13 ;
wire \my_processor|pc_alu|Add0~14_combout ;
wire \my_processor|mydecoder|WideAnd1~combout ;
wire \my_processor|mydecoder|WideAnd0~5_combout ;
wire \my_processor|mydecoder|WideAnd0~4_combout ;
wire \my_processor|exception~0_combout ;
wire \my_processor|exception~1_combout ;
wire \my_processor|mydecoder|WideAnd9~0_combout ;
wire \my_processor|ctrl_readRegA[2]~2_combout ;
wire \my_processor|ctrl_readRegA[3]~3_combout ;
wire \my_processor|ctrl_readRegA[0]~0_combout ;
wire \my_processor|ctrl_readRegA[1]~1_combout ;
wire \my_regfile|readA_decode|WideAnd0~81_combout ;
wire \my_regfile|readA_decode|WideAnd0~101_combout ;
wire \my_processor|mydecoder|WideAnd2~0_combout ;
wire \my_processor|mydecoder|WideAnd6~combout ;
wire \my_processor|data_writeReg[27]~218_combout ;
wire \my_processor|mydecoder|WideAnd2~combout ;
wire \my_regfile|readB_decode|WideAnd0~15_combout ;
wire \my_regfile|readB_decode|WideAnd0~4_combout ;
wire \my_processor|mydecoder|WideAnd7~0_combout ;
wire \my_processor|WideOr2~combout ;
wire \my_regfile|readB_decode|WideAnd0~16_combout ;
wire \my_processor|my_alu|Selector31~14_combout ;
wire \my_processor|mydecoder|WideAnd3~combout ;
wire \my_processor|WideOr1~combout ;
wire \my_regfile|readB_decode|WideAnd0~10_combout ;
wire \my_regfile|readB_decode|WideAnd0~9_combout ;
wire \my_regfile|readB_decode|WideAnd0~11_combout ;
wire \my_processor|mydecoder|WideAnd6~0_combout ;
wire \my_processor|pc_alu|Add0~0_combout ;
wire \my_processor|data_writeReg[0]~16_combout ;
wire \my_processor|realInputB[1]~30_combout ;
wire \my_processor|pc_alu|Add0~2_combout ;
wire \my_processor|data_writeReg[1]~20_combout ;
wire \my_regfile|readA_decode|WideAnd0~83_combout ;
wire \my_regfile|readA_decode|WideAnd0~103_combout ;
wire \my_processor|data_writeReg[11]~212_combout ;
wire \my_regfile|register[20].reg_i|reg32[2].dffe_i|q~feeder_combout ;
wire \my_processor|ctrl_writeReg[3]~3_combout ;
wire \my_processor|mydecoder|WideAnd0~combout ;
wire \my_processor|WideOr0~1_combout ;
wire \my_regfile|write_decode|WideAnd1~7_combout ;
wire \my_processor|ctrl_writeReg[4]~4_combout ;
wire \my_processor|mydecoder|WideAnd10~combout ;
wire \my_processor|ctrl_writeReg[0]~0_combout ;
wire \my_processor|ctrl_writeReg[1]~1_combout ;
wire \my_regfile|write_decode|WideAnd1~25_combout ;
wire \my_regfile|write_decode|WideAnd1~30_combout ;
wire \my_regfile|register[20].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|write_decode|WideAnd1~8_combout ;
wire \my_regfile|write_decode|WideAnd1~9_combout ;
wire \my_regfile|register[4].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~612_combout ;
wire \my_regfile|write_decode|WideAnd1~1_combout ;
wire \my_regfile|write_decode|WideAnd1~5_combout ;
wire \my_regfile|write_decode|WideAnd1~6_combout ;
wire \my_regfile|register[3].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~7_combout ;
wire \my_regfile|readB_decode|WideAnd0~6_combout ;
wire \my_regfile|readB_decode|WideAnd0~8_combout ;
wire \my_regfile|write_decode|WideAnd1~29_combout ;
wire \my_regfile|register[19].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~611_combout ;
wire \my_regfile|readB_decode|WideAnd0~1_combout ;
wire \my_regfile|readB_decode|WideAnd0~0_combout ;
wire \my_regfile|readB_decode|WideAnd0~2_combout ;
wire \my_regfile|write_decode|WideAnd1~0_combout ;
wire \my_regfile|write_decode|WideAnd1~27_combout ;
wire \my_regfile|register[17].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|write_decode|WideAnd1~2_combout ;
wire \my_regfile|register[1].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~609_combout ;
wire \my_regfile|register[18].reg_i|reg32[2].dffe_i|q~feeder_combout ;
wire \my_regfile|write_decode|WideAnd1~3_combout ;
wire \my_regfile|write_decode|WideAnd1~28_combout ;
wire \my_regfile|register[18].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~3_combout ;
wire \my_regfile|readB_decode|WideAnd0~5_combout ;
wire \my_regfile|write_decode|WideAnd1~4_combout ;
wire \my_regfile|register[2].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~610_combout ;
wire \my_regfile|data_readRegB[2]~613_combout ;
wire \my_regfile|register[22].reg_i|reg32[2].dffe_i|q~feeder_combout ;
wire \my_regfile|write_decode|WideAnd1~10_combout ;
wire \my_regfile|write_decode|WideAnd1~32_combout ;
wire \my_regfile|register[22].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~615_combout ;
wire \my_regfile|readB_decode|WideAnd0~13_combout ;
wire \my_regfile|readB_decode|WideAnd0~12_combout ;
wire \my_regfile|readB_decode|WideAnd0~14_combout ;
wire \my_regfile|write_decode|WideAnd1~11_combout ;
wire \my_regfile|register[5].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[2].dffe_i|q~feeder_combout ;
wire \my_regfile|write_decode|WideAnd1~31_combout ;
wire \my_regfile|register[21].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~614_combout ;
wire \my_regfile|register[8].reg_i|reg32[2].dffe_i|q~feeder_combout ;
wire \my_regfile|write_decode|WideAnd1~14_combout ;
wire \my_regfile|write_decode|WideAnd1~15_combout ;
wire \my_regfile|write_decode|WideAnd1~16_combout ;
wire \my_regfile|register[8].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[2].dffe_i|q~feeder_combout ;
wire \my_regfile|write_decode|WideAnd1~34_combout ;
wire \my_regfile|register[24].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~21_combout ;
wire \my_regfile|readB_decode|WideAnd0~20_combout ;
wire \my_regfile|readB_decode|WideAnd0~22_combout ;
wire \my_regfile|data_readRegB[2]~617_combout ;
wire \my_regfile|write_decode|WideAnd1~13_combout ;
wire \my_regfile|register[7].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~18_combout ;
wire \my_regfile|readB_decode|WideAnd0~17_combout ;
wire \my_regfile|readB_decode|WideAnd0~19_combout ;
wire \my_regfile|write_decode|WideAnd1~33_combout ;
wire \my_regfile|register[23].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~616_combout ;
wire \my_regfile|data_readRegB[2]~618_combout ;
wire \my_processor|ctrl_writeReg[2]~2_combout ;
wire \my_regfile|write_decode|WideAnd1~17_combout ;
wire \my_regfile|write_decode|WideAnd1~20_combout ;
wire \my_regfile|register[11].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|write_decode|WideAnd1~35_combout ;
wire \my_regfile|write_decode|WideAnd1~38_combout ;
wire \my_regfile|register[27].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~621_combout ;
wire \my_regfile|readB_decode|WideAnd0~23_combout ;
wire \my_regfile|readB_decode|WideAnd0~24_combout ;
wire \my_regfile|readB_decode|WideAnd0~25_combout ;
wire \my_regfile|write_decode|WideAnd1~18_combout ;
wire \my_regfile|register[9].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|write_decode|WideAnd1~36_combout ;
wire \my_regfile|register[25].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~619_combout ;
wire \my_regfile|write_decode|WideAnd1~39_combout ;
wire \my_regfile|register[28].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[2].dffe_i|q~feeder_combout ;
wire \my_regfile|write_decode|WideAnd1~21_combout ;
wire \my_regfile|register[12].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~32_combout ;
wire \my_regfile|readB_decode|WideAnd0~33_combout ;
wire \my_regfile|readB_decode|WideAnd0~34_combout ;
wire \my_regfile|data_readRegB[2]~622_combout ;
wire \my_regfile|write_decode|WideAnd1~19_combout ;
wire \my_regfile|register[10].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|write_decode|WideAnd1~37_combout ;
wire \my_regfile|register[26].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~620_combout ;
wire \my_regfile|data_readRegB[2]~623_combout ;
wire \my_regfile|write_decode|WideAnd1~42_combout ;
wire \my_regfile|register[31].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~41_combout ;
wire \my_regfile|readB_decode|WideAnd0~42_combout ;
wire \my_regfile|readB_decode|WideAnd0~43_combout ;
wire \my_regfile|write_decode|WideAnd1~24_combout ;
wire \my_regfile|register[15].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~627_combout ;
wire \my_regfile|readB_decode|WideAnd0~36_combout ;
wire \my_regfile|readB_decode|WideAnd0~35_combout ;
wire \my_regfile|readB_decode|WideAnd0~37_combout ;
wire \my_regfile|write_decode|WideAnd1~22_combout ;
wire \my_regfile|register[13].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|write_decode|WideAnd1~40_combout ;
wire \my_regfile|register[29].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~624_combout ;
wire \my_regfile|write_decode|WideAnd1~26_combout ;
wire \my_regfile|register[16].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~45_combout ;
wire \my_regfile|readB_decode|WideAnd0~44_combout ;
wire \my_regfile|readB_decode|WideAnd0~46_combout ;
wire \my_regfile|data_readRegB[2]~626_combout ;
wire \my_regfile|readB_decode|WideAnd0~38_combout ;
wire \my_regfile|readB_decode|WideAnd0~39_combout ;
wire \my_regfile|readB_decode|WideAnd0~40_combout ;
wire \my_regfile|write_decode|WideAnd1~23_combout ;
wire \my_regfile|register[14].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|write_decode|WideAnd1~41_combout ;
wire \my_regfile|register[30].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegB[2]~625_combout ;
wire \my_regfile|data_readRegB[2]~628_combout ;
wire \my_regfile|data_readRegB[2]~629_combout ;
wire \my_processor|my_alu|Selector31~9_combout ;
wire \my_processor|my_alu|Selector29~9_combout ;
wire \my_processor|pc_alu|Add0~6_combout ;
wire \my_regfile|register[22].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~82_combout ;
wire \my_regfile|readA_decode|WideAnd0~117_combout ;
wire \my_regfile|register[21].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~118_combout ;
wire \my_regfile|data_readRegA[4]~579_combout ;
wire \my_regfile|readA_decode|WideAnd0~116_combout ;
wire \my_regfile|readA_decode|WideAnd0~80_combout ;
wire \my_regfile|readA_decode|WideAnd0~115_combout ;
wire \my_regfile|register[19].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|data_readRegA[4]~578_combout ;
wire \my_regfile|register[23].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~84_combout ;
wire \my_regfile|readA_decode|WideAnd0~119_combout ;
wire \my_regfile|readA_decode|WideAnd0~85_combout ;
wire \my_regfile|readA_decode|WideAnd0~120_combout ;
wire \my_regfile|data_readRegA[4]~580_combout ;
wire \my_regfile|readA_decode|WideAnd0~79_combout ;
wire \my_regfile|readA_decode|WideAnd0~114_combout ;
wire \my_regfile|register[17].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[4].dffe_i|q~q ;
wire \my_processor|ctrl_readRegA[4]~4_combout ;
wire \my_regfile|readA_decode|WideAnd0~125_combout ;
wire \my_regfile|readA_decode|WideAnd0~95_combout ;
wire \my_regfile|data_readRegA[4]~577_combout ;
wire \my_regfile|data_readRegA[4]~581_combout ;
wire \my_regfile|write_decode|WideAnd1~12_combout ;
wire \my_regfile|register[6].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~102_combout ;
wire \my_regfile|data_readRegA[4]~569_combout ;
wire \my_regfile|readA_decode|WideAnd0~105_combout ;
wire \my_regfile|register[8].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~104_combout ;
wire \my_regfile|data_readRegA[4]~570_combout ;
wire \my_regfile|register[4].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~100_combout ;
wire \my_regfile|data_readRegA[4]~568_combout ;
wire \my_regfile|readA_decode|WideAnd0~99_combout ;
wire \my_regfile|register[1].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~78_combout ;
wire \my_regfile|readA_decode|WideAnd0~98_combout ;
wire \my_regfile|data_readRegA[4]~567_combout ;
wire \my_regfile|data_readRegA[4]~571_combout ;
wire \my_regfile|readA_decode|WideAnd0~94_combout ;
wire \my_regfile|register[31].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|data_readRegA[4]~584_combout ;
wire \my_regfile|readA_decode|WideAnd0~127_combout ;
wire \my_regfile|readA_decode|WideAnd0~97_combout ;
wire \my_regfile|readA_decode|WideAnd0~126_combout ;
wire \my_regfile|readA_decode|WideAnd0~96_combout ;
wire \my_regfile|register[27].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|data_readRegA[4]~583_combout ;
wire \my_regfile|readA_decode|WideAnd0~92_combout ;
wire \my_regfile|readA_decode|WideAnd0~124_combout ;
wire \my_regfile|readA_decode|WideAnd0~90_combout ;
wire \my_regfile|readA_decode|WideAnd0~91_combout ;
wire \my_regfile|readA_decode|WideAnd0~123_combout ;
wire \my_regfile|register[30].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[30].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|data_readRegA[4]~585_combout ;
wire \my_regfile|readA_decode|WideAnd0~87_combout ;
wire \my_regfile|readA_decode|WideAnd0~122_combout ;
wire \my_regfile|readA_decode|WideAnd0~86_combout ;
wire \my_regfile|readA_decode|WideAnd0~121_combout ;
wire \my_regfile|register[25].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[26].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|data_readRegA[4]~582_combout ;
wire \my_regfile|data_readRegA[4]~586_combout ;
wire \my_regfile|register[16].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~113_combout ;
wire \my_regfile|register[15].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~93_combout ;
wire \my_regfile|readA_decode|WideAnd0~112_combout ;
wire \my_regfile|data_readRegA[4]~575_combout ;
wire \my_regfile|readA_decode|WideAnd0~106_combout ;
wire \my_regfile|register[9].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[9].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~107_combout ;
wire \my_regfile|data_readRegA[4]~572_combout ;
wire \my_regfile|register[11].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~89_combout ;
wire \my_regfile|readA_decode|WideAnd0~109_combout ;
wire \my_regfile|readA_decode|WideAnd0~88_combout ;
wire \my_regfile|readA_decode|WideAnd0~108_combout ;
wire \my_regfile|data_readRegA[4]~573_combout ;
wire \my_regfile|readA_decode|WideAnd0~110_combout ;
wire \my_regfile|register[14].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|readA_decode|WideAnd0~111_combout ;
wire \my_regfile|data_readRegA[4]~574_combout ;
wire \my_regfile|data_readRegA[4]~576_combout ;
wire \my_regfile|data_readRegA[4]~587_combout ;
wire \my_processor|realInputB[4]~27_combout ;
wire \my_regfile|register[22].reg_i|reg32[3].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~600_combout ;
wire \my_regfile|register[17].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~598_combout ;
wire \my_regfile|register[19].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[3].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~599_combout ;
wire \my_regfile|register[24].reg_i|reg32[3].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[3].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~601_combout ;
wire \my_regfile|data_readRegA[3]~602_combout ;
wire \my_regfile|register[10].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~593_combout ;
wire \my_regfile|register[16].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~596_combout ;
wire \my_regfile|register[14].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~595_combout ;
wire \my_regfile|register[12].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~594_combout ;
wire \my_regfile|data_readRegA[3]~597_combout ;
wire \my_regfile|register[6].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~590_combout ;
wire \my_regfile|register[2].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~588_combout ;
wire \my_regfile|register[7].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[3].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~591_combout ;
wire \my_regfile|register[4].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~589_combout ;
wire \my_regfile|data_readRegA[3]~592_combout ;
wire \my_regfile|register[31].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~605_combout ;
wire \my_regfile|register[27].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[3].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~604_combout ;
wire \my_regfile|register[30].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~606_combout ;
wire \my_regfile|register[26].reg_i|reg32[3].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegA[3]~603_combout ;
wire \my_regfile|data_readRegA[3]~607_combout ;
wire \my_regfile|data_readRegA[3]~608_combout ;
wire \my_processor|realInputB[2]~29_combout ;
wire \my_regfile|register[6].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[6].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~653_combout ;
wire \my_regfile|register[1].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[1].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~651_combout ;
wire \my_regfile|register[7].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~654_combout ;
wire \my_regfile|register[3].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[3].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~652_combout ;
wire \my_regfile|data_readRegA[0]~655_combout ;
wire \my_regfile|register[19].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~662_combout ;
wire \my_regfile|register[24].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~664_combout ;
wire \my_regfile|register[21].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~663_combout ;
wire \my_regfile|register[17].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~661_combout ;
wire \my_regfile|data_readRegA[0]~665_combout ;
wire \my_regfile|register[10].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~656_combout ;
wire \my_regfile|register[15].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~659_combout ;
wire \my_regfile|register[14].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[14].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~658_combout ;
wire \my_regfile|register[12].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~657_combout ;
wire \my_regfile|data_readRegA[0]~660_combout ;
wire \my_regfile|register[30].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~669_combout ;
wire \my_regfile|register[31].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~668_combout ;
wire \my_regfile|register[27].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~667_combout ;
wire \my_regfile|register[26].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegA[0]~666_combout ;
wire \my_regfile|data_readRegA[0]~670_combout ;
wire \my_regfile|data_readRegA[0]~671_combout ;
wire \my_processor|my_alu|Add0~1 ;
wire \my_processor|my_alu|Add0~3 ;
wire \my_processor|my_alu|Add0~5 ;
wire \my_processor|my_alu|Add0~7 ;
wire \my_processor|my_alu|Add0~8_combout ;
wire \my_regfile|register[24].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~433_combout ;
wire \my_regfile|register[21].reg_i|reg32[11].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~432_combout ;
wire \my_regfile|register[17].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~430_combout ;
wire \my_regfile|register[19].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~431_combout ;
wire \my_regfile|data_readRegA[11]~434_combout ;
wire \my_regfile|register[4].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~421_combout ;
wire \my_regfile|register[7].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[11].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~423_combout ;
wire \my_regfile|register[5].reg_i|reg32[11].dffe_i|q~feeder_combout ;
wire \my_regfile|register[5].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~422_combout ;
wire \my_regfile|register[2].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~420_combout ;
wire \my_regfile|data_readRegA[11]~424_combout ;
wire \my_regfile|register[29].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~438_combout ;
wire \my_regfile|register[28].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~436_combout ;
wire \my_regfile|register[26].reg_i|reg32[11].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~435_combout ;
wire \my_regfile|register[31].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~437_combout ;
wire \my_regfile|data_readRegA[11]~439_combout ;
wire \my_regfile|register[12].reg_i|reg32[11].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[11].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~426_combout ;
wire \my_regfile|register[9].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[11].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~425_combout ;
wire \my_regfile|register[13].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~427_combout ;
wire \my_regfile|register[16].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegA[11]~428_combout ;
wire \my_regfile|data_readRegA[11]~429_combout ;
wire \my_regfile|data_readRegA[11]~440_combout ;
wire \my_regfile|register[8].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~486_combout ;
wire \my_regfile|register[3].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~484_combout ;
wire \my_regfile|register[2].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~483_combout ;
wire \my_regfile|register[6].reg_i|reg32[8].dffe_i|q~feeder_combout ;
wire \my_regfile|register[6].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~485_combout ;
wire \my_regfile|data_readRegA[8]~487_combout ;
wire \my_regfile|register[10].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~488_combout ;
wire \my_regfile|register[14].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~490_combout ;
wire \my_regfile|register[11].reg_i|reg32[8].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~489_combout ;
wire \my_regfile|register[15].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~491_combout ;
wire \my_regfile|data_readRegA[8]~492_combout ;
wire \my_regfile|register[26].reg_i|reg32[8].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~498_combout ;
wire \my_regfile|register[30].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~501_combout ;
wire \my_regfile|register[31].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~500_combout ;
wire \my_regfile|register[27].reg_i|reg32[8].dffe_i|q~feeder_combout ;
wire \my_regfile|register[27].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~499_combout ;
wire \my_regfile|data_readRegA[8]~502_combout ;
wire \my_regfile|register[24].reg_i|reg32[8].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~496_combout ;
wire \my_regfile|register[18].reg_i|reg32[8].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~493_combout ;
wire \my_regfile|register[19].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[8].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~494_combout ;
wire \my_regfile|register[21].reg_i|reg32[8].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegA[8]~495_combout ;
wire \my_regfile|data_readRegA[8]~497_combout ;
wire \my_regfile|data_readRegA[8]~503_combout ;
wire \my_processor|realInputB[8]~23_combout ;
wire \my_regfile|register[4].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~505_combout ;
wire \my_regfile|register[8].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~507_combout ;
wire \my_regfile|register[1].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~504_combout ;
wire \my_regfile|register[6].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~506_combout ;
wire \my_regfile|data_readRegA[7]~508_combout ;
wire \my_regfile|register[16].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~512_combout ;
wire \my_regfile|register[9].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~509_combout ;
wire \my_regfile|register[13].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[13].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[14].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~511_combout ;
wire \my_regfile|register[12].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~510_combout ;
wire \my_regfile|data_readRegA[7]~513_combout ;
wire \my_regfile|register[21].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~516_combout ;
wire \my_regfile|register[23].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~517_combout ;
wire \my_regfile|register[19].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~515_combout ;
wire \my_regfile|register[17].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~514_combout ;
wire \my_regfile|data_readRegA[7]~518_combout ;
wire \my_regfile|register[26].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~519_combout ;
wire \my_regfile|register[28].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~520_combout ;
wire \my_regfile|register[31].reg_i|reg32[7].dffe_i|q~feeder_combout ;
wire \my_regfile|register[31].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~521_combout ;
wire \my_regfile|register[29].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegA[7]~522_combout ;
wire \my_regfile|data_readRegA[7]~523_combout ;
wire \my_regfile|data_readRegA[7]~524_combout ;
wire \my_processor|realInputB[6]~25_combout ;
wire \my_regfile|register[31].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~563_combout ;
wire \my_regfile|register[27].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~562_combout ;
wire \my_regfile|register[25].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[26].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~561_combout ;
wire \my_regfile|register[29].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~564_combout ;
wire \my_regfile|data_readRegA[5]~565_combout ;
wire \my_regfile|register[23].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~559_combout ;
wire \my_regfile|register[22].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~558_combout ;
wire \my_regfile|register[17].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~556_combout ;
wire \my_regfile|register[19].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[19].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~557_combout ;
wire \my_regfile|data_readRegA[5]~560_combout ;
wire \my_regfile|register[4].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~547_combout ;
wire \my_regfile|register[2].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~546_combout ;
wire \my_regfile|register[6].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~548_combout ;
wire \my_regfile|register[8].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~549_combout ;
wire \my_regfile|data_readRegA[5]~550_combout ;
wire \my_regfile|register[14].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~553_combout ;
wire \my_regfile|register[9].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~551_combout ;
wire \my_regfile|register[11].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[5].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~552_combout ;
wire \my_regfile|register[16].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegA[5]~554_combout ;
wire \my_regfile|data_readRegA[5]~555_combout ;
wire \my_regfile|data_readRegA[5]~566_combout ;
wire \my_processor|my_alu|Add0~9 ;
wire \my_processor|my_alu|Add0~11 ;
wire \my_processor|my_alu|Add0~13 ;
wire \my_processor|my_alu|Add0~15 ;
wire \my_processor|my_alu|Add0~16_combout ;
wire \my_processor|my_alu|Selector31~10_combout ;
wire \my_processor|my_alu|Selector23~2_combout ;
wire \my_processor|my_alu|Selector23~3_combout ;
wire \my_processor|my_alu|Add1~1 ;
wire \my_processor|my_alu|Add1~3 ;
wire \my_processor|my_alu|Add1~5 ;
wire \my_processor|my_alu|Add1~7 ;
wire \my_processor|my_alu|Add1~9 ;
wire \my_processor|my_alu|Add1~11 ;
wire \my_processor|my_alu|Add1~13 ;
wire \my_processor|my_alu|Add1~15 ;
wire \my_processor|my_alu|Add1~16_combout ;
wire \my_regfile|register[22].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~405_combout ;
wire \my_regfile|register[8].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~407_combout ;
wire \my_regfile|register[5].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~404_combout ;
wire \my_regfile|register[7].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~406_combout ;
wire \my_regfile|data_readRegB[12]~408_combout ;
wire \my_regfile|register[20].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~402_combout ;
wire \my_regfile|register[17].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~399_combout ;
wire \my_regfile|register[3].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[19].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~401_combout ;
wire \my_regfile|register[2].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~400_combout ;
wire \my_regfile|data_readRegB[12]~403_combout ;
wire \my_regfile|register[14].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~415_combout ;
wire \my_regfile|register[29].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[29].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~414_combout ;
wire \my_regfile|register[31].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~416_combout ;
wire \my_regfile|register[16].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~417_combout ;
wire \my_regfile|register[25].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[25].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~409_combout ;
wire \my_regfile|register[26].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~410_combout ;
wire \my_regfile|register[27].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~411_combout ;
wire \my_regfile|register[12].reg_i|reg32[12].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegB[12]~412_combout ;
wire \my_regfile|data_readRegB[12]~413_combout ;
wire \my_regfile|data_readRegB[12]~418_combout ;
wire \my_regfile|data_readRegB[12]~419_combout ;
wire \my_processor|pc_alu|Add0~15 ;
wire \my_processor|pc_alu|Add0~17 ;
wire \my_processor|pc_alu|Add0~19 ;
wire \my_processor|pc_alu|Add0~21 ;
wire \my_processor|pc_alu|Add0~22_combout ;
wire \my_processor|pc_alu|Add0~20_combout ;
wire \my_processor|pc_alu|Add0~18_combout ;
wire \my_processor|pc_alu|Add0~16_combout ;
wire \my_processor|pc_alu|Add0~12_combout ;
wire \my_processor|pc_alu|Add0~8_combout ;
wire \my_processor|pc_alu|Add0~4_combout ;
wire \my_processor|pcPlusN|Add0~1 ;
wire \my_processor|pcPlusN|Add0~3 ;
wire \my_processor|pcPlusN|Add0~5 ;
wire \my_processor|pcPlusN|Add0~7 ;
wire \my_processor|pcPlusN|Add0~9 ;
wire \my_processor|pcPlusN|Add0~11 ;
wire \my_processor|pcPlusN|Add0~13 ;
wire \my_processor|pcPlusN|Add0~15 ;
wire \my_processor|pcPlusN|Add0~17 ;
wire \my_processor|pcPlusN|Add0~19 ;
wire \my_processor|pcPlusN|Add0~21 ;
wire \my_processor|pcPlusN|Add0~23 ;
wire \my_processor|pcPlusN|Add0~24_combout ;
wire \my_regfile|register[20].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~3_combout ;
wire \my_regfile|register[18].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~1_combout ;
wire \my_regfile|register[17].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[1].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~0_combout ;
wire \my_regfile|register[3].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[3].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[19].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~2_combout ;
wire \my_regfile|data_readRegB[31]~4_combout ;
wire \my_regfile|register[24].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~8_combout ;
wire \my_regfile|register[22].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[6].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~6_combout ;
wire \my_regfile|register[7].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~7_combout ;
wire \my_regfile|register[5].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[5].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~5_combout ;
wire \my_regfile|data_readRegB[31]~9_combout ;
wire \my_regfile|register[30].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~16_combout ;
wire \my_regfile|register[29].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~15_combout ;
wire \my_regfile|register[16].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~17_combout ;
wire \my_regfile|data_readRegB[31]~18_combout ;
wire \my_regfile|register[26].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~11_combout ;
wire \my_regfile|register[27].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[27].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~12_combout ;
wire \my_regfile|register[28].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~13_combout ;
wire \my_regfile|register[25].reg_i|reg32[31].dffe_i|q~feeder_combout ;
wire \my_regfile|register[25].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegB[31]~10_combout ;
wire \my_regfile|data_readRegB[31]~14_combout ;
wire \my_regfile|data_readRegB[31]~19_combout ;
wire \my_regfile|data_readRegB[31]~20_combout ;
wire \my_processor|realInputB[31]~0_combout ;
wire \my_regfile|register[5].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~23_combout ;
wire \my_regfile|register[4].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~22_combout ;
wire \my_regfile|register[1].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~21_combout ;
wire \my_regfile|register[7].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~24_combout ;
wire \my_regfile|data_readRegA[30]~25_combout ;
wire \my_regfile|register[15].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~29_combout ;
wire \my_regfile|register[14].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~28_combout ;
wire \my_regfile|register[11].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~27_combout ;
wire \my_regfile|register[10].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~26_combout ;
wire \my_regfile|data_readRegA[30]~30_combout ;
wire \my_regfile|register[30].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[30].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~39_combout ;
wire \my_regfile|register[31].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~38_combout ;
wire \my_regfile|register[26].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~36_combout ;
wire \my_regfile|register[27].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~37_combout ;
wire \my_regfile|data_readRegA[30]~40_combout ;
wire \my_regfile|register[24].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~34_combout ;
wire \my_regfile|register[17].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~31_combout ;
wire \my_regfile|register[20].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[19].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~32_combout ;
wire \my_regfile|register[21].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[30].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegA[30]~33_combout ;
wire \my_regfile|data_readRegA[30]~35_combout ;
wire \my_regfile|data_readRegA[30]~41_combout ;
wire \my_processor|realInputB[30]~1_combout ;
wire \my_regfile|register[18].reg_i|reg32[29].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[29].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~43_combout ;
wire \my_regfile|register[4].reg_i|reg32[29].dffe_i|q~feeder_combout ;
wire \my_regfile|register[4].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[29].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~45_combout ;
wire \my_regfile|register[19].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~44_combout ;
wire \my_regfile|register[1].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~42_combout ;
wire \my_regfile|data_readRegB[29]~46_combout ;
wire \my_regfile|register[30].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~58_combout ;
wire \my_regfile|register[11].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[29].dffe_i|q~feeder_combout ;
wire \my_regfile|register[27].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~54_combout ;
wire \my_regfile|register[9].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[29].dffe_i|q~feeder_combout ;
wire \my_regfile|register[25].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~52_combout ;
wire \my_regfile|register[26].reg_i|reg32[29].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~53_combout ;
wire \my_regfile|register[12].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~55_combout ;
wire \my_regfile|data_readRegB[29]~56_combout ;
wire \my_regfile|register[13].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~57_combout ;
wire \my_regfile|register[16].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~59_combout ;
wire \my_regfile|data_readRegB[29]~60_combout ;
wire \my_regfile|data_readRegB[29]~61_combout ;
wire \my_regfile|register[22].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[29].dffe_i|q~feeder_combout ;
wire \my_regfile|register[6].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~48_combout ;
wire \my_regfile|register[21].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~47_combout ;
wire \my_regfile|register[7].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~49_combout ;
wire \my_regfile|register[8].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegB[29]~50_combout ;
wire \my_regfile|data_readRegB[29]~51_combout ;
wire \my_regfile|data_readRegB[29]~62_combout ;
wire \my_processor|realInputB[29]~2_combout ;
wire \my_regfile|register[1].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~63_combout ;
wire \my_regfile|register[3].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~65_combout ;
wire \my_regfile|register[18].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~64_combout ;
wire \my_regfile|register[20].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~66_combout ;
wire \my_regfile|data_readRegB[28]~67_combout ;
wire \my_regfile|register[29].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~78_combout ;
wire \my_regfile|register[30].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~79_combout ;
wire \my_regfile|register[16].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[16].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[15].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~80_combout ;
wire \my_regfile|data_readRegB[28]~81_combout ;
wire \my_regfile|register[10].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[26].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~74_combout ;
wire \my_regfile|register[9].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[25].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~73_combout ;
wire \my_regfile|register[11].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[27].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~75_combout ;
wire \my_regfile|register[12].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~76_combout ;
wire \my_regfile|data_readRegB[28]~77_combout ;
wire \my_regfile|data_readRegB[28]~82_combout ;
wire \my_regfile|register[6].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~69_combout ;
wire \my_regfile|register[21].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~68_combout ;
wire \my_regfile|register[24].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~71_combout ;
wire \my_regfile|register[23].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegB[28]~70_combout ;
wire \my_regfile|data_readRegB[28]~72_combout ;
wire \my_regfile|data_readRegB[28]~83_combout ;
wire \my_processor|realInputB[28]~3_combout ;
wire \my_regfile|register[18].reg_i|reg32[27].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~85_combout ;
wire \my_regfile|register[17].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~84_combout ;
wire \my_regfile|register[19].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~86_combout ;
wire \my_regfile|register[20].reg_i|reg32[27].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~87_combout ;
wire \my_regfile|data_readRegB[27]~88_combout ;
wire \my_regfile|register[8].reg_i|reg32[27].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[27].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~92_combout ;
wire \my_regfile|register[21].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[27].dffe_i|q~feeder_combout ;
wire \my_regfile|register[5].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~89_combout ;
wire \my_regfile|register[6].reg_i|reg32[27].dffe_i|q~feeder_combout ;
wire \my_regfile|register[6].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~90_combout ;
wire \my_regfile|register[7].reg_i|reg32[27].dffe_i|q~feeder_combout ;
wire \my_regfile|register[7].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~91_combout ;
wire \my_regfile|data_readRegB[27]~93_combout ;
wire \my_regfile|register[16].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~101_combout ;
wire \my_regfile|data_readRegB[27]~102_combout ;
wire \my_regfile|register[30].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~100_combout ;
wire \my_regfile|register[9].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~94_combout ;
wire \my_regfile|register[26].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~95_combout ;
wire \my_regfile|register[12].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~97_combout ;
wire \my_regfile|register[11].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~96_combout ;
wire \my_regfile|data_readRegB[27]~98_combout ;
wire \my_regfile|register[13].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegB[27]~99_combout ;
wire \my_regfile|data_readRegB[27]~103_combout ;
wire \my_regfile|data_readRegB[27]~104_combout ;
wire \my_processor|mydecoder|WideAnd5~0_combout ;
wire \my_processor|my_alu|Equal0~2_combout ;
wire \my_processor|my_alu|Equal0~1_combout ;
wire \my_processor|my_alu|Equal0~3_combout ;
wire \my_processor|my_alu|Equal0~0_combout ;
wire \my_processor|my_alu|Equal0~4_combout ;
wire \my_regfile|register[4].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~150_combout ;
wire \my_regfile|register[17].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~147_combout ;
wire \my_regfile|register[2].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~148_combout ;
wire \my_regfile|register[19].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[3].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~149_combout ;
wire \my_regfile|data_readRegB[24]~151_combout ;
wire \my_regfile|register[13].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~162_combout ;
wire \my_regfile|register[30].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~163_combout ;
wire \my_regfile|register[28].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~160_combout ;
wire \my_regfile|register[26].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~158_combout ;
wire \my_regfile|register[27].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~159_combout ;
wire \my_regfile|register[25].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[9].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~157_combout ;
wire \my_regfile|data_readRegB[24]~161_combout ;
wire \my_regfile|register[16].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~164_combout ;
wire \my_regfile|data_readRegB[24]~165_combout ;
wire \my_regfile|data_readRegB[24]~166_combout ;
wire \my_regfile|register[7].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[7].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~154_combout ;
wire \my_regfile|register[6].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~153_combout ;
wire \my_regfile|register[24].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~155_combout ;
wire \my_regfile|register[5].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[5].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegB[24]~152_combout ;
wire \my_regfile|data_readRegB[24]~156_combout ;
wire \my_regfile|data_readRegB[24]~167_combout ;
wire \my_regfile|register[8].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~470_combout ;
wire \my_regfile|register[23].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~469_combout ;
wire \my_regfile|register[6].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~468_combout ;
wire \my_regfile|register[21].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~467_combout ;
wire \my_regfile|data_readRegB[9]~471_combout ;
wire \my_regfile|register[18].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~463_combout ;
wire \my_regfile|register[1].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~462_combout ;
wire \my_regfile|register[19].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~464_combout ;
wire \my_regfile|register[20].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~465_combout ;
wire \my_regfile|data_readRegB[9]~466_combout ;
wire \my_regfile|register[30].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~478_combout ;
wire \my_regfile|register[16].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[31].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~479_combout ;
wire \my_regfile|data_readRegB[9]~480_combout ;
wire \my_regfile|register[13].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~477_combout ;
wire \my_regfile|register[11].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~474_combout ;
wire \my_regfile|register[10].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[26].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~473_combout ;
wire \my_regfile|register[9].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[25].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~472_combout ;
wire \my_regfile|register[28].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[9].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegB[9]~475_combout ;
wire \my_regfile|data_readRegB[9]~476_combout ;
wire \my_regfile|data_readRegB[9]~481_combout ;
wire \my_regfile|data_readRegB[9]~482_combout ;
wire \my_processor|realInputB[9]~22_combout ;
wire \my_processor|my_alu|Add0~17 ;
wire \my_processor|my_alu|Add0~18_combout ;
wire \my_processor|my_alu|Selector31~4_combout ;
wire \my_processor|data_writeReg[16]~84_combout ;
wire \my_processor|ALUop[0]~8_combout ;
wire \my_processor|data_writeReg[16]~85_combout ;
wire \my_processor|realInputB[11]~20_combout ;
wire \my_regfile|register[30].reg_i|reg32[10].dffe_i|q~feeder_combout ;
wire \my_regfile|register[30].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~459_combout ;
wire \my_regfile|register[31].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~458_combout ;
wire \my_regfile|register[28].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~457_combout ;
wire \my_regfile|register[26].reg_i|reg32[10].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~456_combout ;
wire \my_regfile|data_readRegA[10]~460_combout ;
wire \my_regfile|register[14].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~448_combout ;
wire \my_regfile|register[12].reg_i|reg32[10].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~447_combout ;
wire \my_regfile|register[9].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[10].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~446_combout ;
wire \my_regfile|register[15].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~449_combout ;
wire \my_regfile|data_readRegA[10]~450_combout ;
wire \my_regfile|register[23].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[10].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~454_combout ;
wire \my_regfile|register[18].reg_i|reg32[10].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~451_combout ;
wire \my_regfile|register[21].reg_i|reg32[10].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~453_combout ;
wire \my_regfile|register[19].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[10].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~452_combout ;
wire \my_regfile|data_readRegA[10]~455_combout ;
wire \my_regfile|register[8].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~444_combout ;
wire \my_regfile|register[6].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~443_combout ;
wire \my_regfile|register[3].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~442_combout ;
wire \my_regfile|register[2].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegA[10]~441_combout ;
wire \my_regfile|data_readRegA[10]~445_combout ;
wire \my_regfile|data_readRegA[10]~461_combout ;
wire \my_processor|my_alu|Add0~19 ;
wire \my_processor|my_alu|Add0~21 ;
wire \my_processor|my_alu|Add0~22_combout ;
wire \my_processor|my_alu|Add1~17 ;
wire \my_processor|my_alu|Add1~19 ;
wire \my_processor|my_alu|Add1~21 ;
wire \my_processor|my_alu|Add1~22_combout ;
wire \my_regfile|register[19].reg_i|reg32[19].dffe_i|q~feeder_combout ;
wire \my_regfile|register[19].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~254_combout ;
wire \my_regfile|register[4].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~255_combout ;
wire \my_regfile|register[18].reg_i|reg32[19].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~253_combout ;
wire \my_regfile|register[17].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~252_combout ;
wire \my_regfile|data_readRegB[19]~256_combout ;
wire \my_regfile|register[5].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~257_combout ;
wire \my_regfile|register[22].reg_i|reg32[19].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~258_combout ;
wire \my_regfile|register[24].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~260_combout ;
wire \my_regfile|register[7].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~259_combout ;
wire \my_regfile|data_readRegB[19]~261_combout ;
wire \my_regfile|register[28].reg_i|reg32[19].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[19].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~265_combout ;
wire \my_regfile|register[25].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~262_combout ;
wire \my_regfile|register[27].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~264_combout ;
wire \my_regfile|register[10].reg_i|reg32[19].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[26].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~263_combout ;
wire \my_regfile|data_readRegB[19]~266_combout ;
wire \my_regfile|register[30].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~268_combout ;
wire \my_regfile|register[29].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~267_combout ;
wire \my_regfile|register[16].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegB[19]~269_combout ;
wire \my_regfile|data_readRegB[19]~270_combout ;
wire \my_regfile|data_readRegB[19]~271_combout ;
wire \my_regfile|data_readRegB[19]~272_combout ;
wire \my_regfile|register[6].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~275_combout ;
wire \my_regfile|register[2].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[1].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~273_combout ;
wire \my_regfile|register[3].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~274_combout ;
wire \my_regfile|register[8].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~276_combout ;
wire \my_regfile|data_readRegA[18]~277_combout ;
wire \my_regfile|register[23].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~286_combout ;
wire \my_regfile|register[17].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~283_combout ;
wire \my_regfile|register[22].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~285_combout ;
wire \my_regfile|register[20].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~284_combout ;
wire \my_regfile|data_readRegA[18]~287_combout ;
wire \my_regfile|register[31].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~290_combout ;
wire \my_regfile|register[27].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~289_combout ;
wire \my_regfile|register[30].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~291_combout ;
wire \my_regfile|register[26].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~288_combout ;
wire \my_regfile|data_readRegA[18]~292_combout ;
wire \my_regfile|register[9].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~278_combout ;
wire \my_regfile|register[14].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~280_combout ;
wire \my_regfile|register[11].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~279_combout ;
wire \my_regfile|register[16].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegA[18]~281_combout ;
wire \my_regfile|data_readRegA[18]~282_combout ;
wire \my_regfile|data_readRegA[18]~293_combout ;
wire \my_processor|realInputB[18]~13_combout ;
wire \my_processor|realInputB[13]~18_combout ;
wire \my_regfile|register[9].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~383_combout ;
wire \my_regfile|register[12].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~384_combout ;
wire \my_regfile|register[15].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~386_combout ;
wire \my_regfile|register[14].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~385_combout ;
wire \my_regfile|data_readRegA[13]~387_combout ;
wire \my_regfile|register[26].reg_i|reg32[13].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~393_combout ;
wire \my_regfile|register[28].reg_i|reg32[13].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~394_combout ;
wire \my_regfile|register[22].reg_i|reg32[13].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~390_combout ;
wire \my_regfile|register[19].reg_i|reg32[13].dffe_i|q~feeder_combout ;
wire \my_regfile|register[19].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~389_combout ;
wire \my_regfile|register[18].reg_i|reg32[13].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~388_combout ;
wire \my_regfile|register[23].reg_i|reg32[13].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~391_combout ;
wire \my_regfile|data_readRegA[13]~392_combout ;
wire \my_regfile|register[31].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~395_combout ;
wire \my_regfile|data_readRegA[13]~396_combout ;
wire \my_regfile|data_readRegA[13]~397_combout ;
wire \my_regfile|register[4].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~379_combout ;
wire \my_regfile|register[8].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~381_combout ;
wire \my_regfile|register[6].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~380_combout ;
wire \my_regfile|register[2].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegA[13]~378_combout ;
wire \my_regfile|data_readRegA[13]~382_combout ;
wire \my_regfile|data_readRegA[13]~398_combout ;
wire \my_processor|realInputB[12]~19_combout ;
wire \my_processor|my_alu|Add0~23 ;
wire \my_processor|my_alu|Add0~25 ;
wire \my_processor|my_alu|Add0~26_combout ;
wire \my_processor|my_alu|Add1~23 ;
wire \my_processor|my_alu|Add1~25 ;
wire \my_processor|my_alu|Add1~26_combout ;
wire \my_regfile|register[3].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~128_combout ;
wire \my_regfile|register[17].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~126_combout ;
wire \my_regfile|register[20].reg_i|reg32[25].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~129_combout ;
wire \my_regfile|register[18].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~127_combout ;
wire \my_regfile|data_readRegB[25]~130_combout ;
wire \my_regfile|register[6].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[25].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~132_combout ;
wire \my_regfile|register[23].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~133_combout ;
wire \my_regfile|register[24].reg_i|reg32[25].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~134_combout ;
wire \my_regfile|register[5].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~131_combout ;
wire \my_regfile|data_readRegB[25]~135_combout ;
wire \my_regfile|register[29].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~141_combout ;
wire \my_regfile|register[31].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~143_combout ;
wire \my_regfile|data_readRegB[25]~144_combout ;
wire \my_regfile|register[30].reg_i|reg32[25].dffe_i|q~feeder_combout ;
wire \my_regfile|register[30].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[25].dffe_i|q~feeder_combout ;
wire \my_regfile|register[14].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~142_combout ;
wire \my_regfile|register[27].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~138_combout ;
wire \my_regfile|register[28].reg_i|reg32[25].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[25].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~139_combout ;
wire \my_regfile|register[9].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~136_combout ;
wire \my_regfile|register[26].reg_i|reg32[25].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegB[25]~137_combout ;
wire \my_regfile|data_readRegB[25]~140_combout ;
wire \my_regfile|data_readRegB[25]~145_combout ;
wire \my_regfile|data_readRegB[25]~146_combout ;
wire \my_regfile|register[21].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~173_combout ;
wire \my_regfile|register[22].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~174_combout ;
wire \my_regfile|register[23].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~175_combout ;
wire \my_regfile|register[8].reg_i|reg32[23].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~176_combout ;
wire \my_regfile|data_readRegB[23]~177_combout ;
wire \my_regfile|register[4].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[23].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~171_combout ;
wire \my_regfile|register[1].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~168_combout ;
wire \my_regfile|register[18].reg_i|reg32[23].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~169_combout ;
wire \my_regfile|register[19].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~170_combout ;
wire \my_regfile|data_readRegB[23]~172_combout ;
wire \my_regfile|register[13].reg_i|reg32[23].dffe_i|q~feeder_combout ;
wire \my_regfile|register[13].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~183_combout ;
wire \my_regfile|register[30].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~184_combout ;
wire \my_regfile|register[16].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~185_combout ;
wire \my_regfile|data_readRegB[23]~186_combout ;
wire \my_regfile|register[10].reg_i|reg32[23].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[26].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~179_combout ;
wire \my_regfile|register[9].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~178_combout ;
wire \my_regfile|register[27].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~180_combout ;
wire \my_regfile|register[12].reg_i|reg32[23].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegB[23]~181_combout ;
wire \my_regfile|data_readRegB[23]~182_combout ;
wire \my_regfile|data_readRegB[23]~187_combout ;
wire \my_regfile|data_readRegB[23]~188_combout ;
wire \my_processor|realInputB[20]~11_combout ;
wire \my_regfile|register[30].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~249_combout ;
wire \my_regfile|register[27].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~247_combout ;
wire \my_regfile|register[25].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~246_combout ;
wire \my_regfile|register[31].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~248_combout ;
wire \my_regfile|data_readRegA[20]~250_combout ;
wire \my_regfile|register[6].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~233_combout ;
wire \my_regfile|register[2].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~231_combout ;
wire \my_regfile|register[7].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~234_combout ;
wire \my_regfile|register[3].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~232_combout ;
wire \my_regfile|data_readRegA[20]~235_combout ;
wire \my_regfile|register[22].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~243_combout ;
wire \my_regfile|register[18].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~241_combout ;
wire \my_regfile|register[24].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~244_combout ;
wire \my_regfile|register[19].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~242_combout ;
wire \my_regfile|data_readRegA[20]~245_combout ;
wire \my_regfile|register[12].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~237_combout ;
wire \my_regfile|register[15].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~239_combout ;
wire \my_regfile|register[14].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~238_combout ;
wire \my_regfile|register[9].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[9].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegA[20]~236_combout ;
wire \my_regfile|data_readRegA[20]~240_combout ;
wire \my_regfile|data_readRegA[20]~251_combout ;
wire \my_processor|realInputB[19]~12_combout ;
wire \my_processor|my_alu|Add0~37 ;
wire \my_processor|my_alu|Add0~39 ;
wire \my_processor|my_alu|Add0~40_combout ;
wire \my_processor|data_writeReg[20]~124_combout ;
wire \my_processor|data_writeReg[20]~125_combout ;
wire \my_processor|data_writeReg[16]~86_combout ;
wire \my_processor|my_alu|ShiftRight0~15_combout ;
wire \my_processor|my_alu|ShiftRight0~14_combout ;
wire \my_processor|my_alu|ShiftRight0~75_combout ;
wire \my_regfile|register[8].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[26].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~113_combout ;
wire \my_regfile|register[5].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~110_combout ;
wire \my_regfile|register[22].reg_i|reg32[26].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[26].dffe_i|q~feeder_combout ;
wire \my_regfile|register[6].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~111_combout ;
wire \my_regfile|register[23].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~112_combout ;
wire \my_regfile|data_readRegB[26]~114_combout ;
wire \my_regfile|register[27].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~117_combout ;
wire \my_regfile|register[9].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~115_combout ;
wire \my_regfile|register[12].reg_i|reg32[26].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~118_combout ;
wire \my_regfile|register[10].reg_i|reg32[26].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[26].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~116_combout ;
wire \my_regfile|data_readRegB[26]~119_combout ;
wire \my_regfile|register[18].reg_i|reg32[26].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~106_combout ;
wire \my_regfile|register[4].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[26].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~108_combout ;
wire \my_regfile|register[19].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~107_combout ;
wire \my_regfile|register[17].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~105_combout ;
wire \my_regfile|data_readRegB[26]~109_combout ;
wire \my_regfile|register[14].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~121_combout ;
wire \my_regfile|register[16].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~122_combout ;
wire \my_regfile|data_readRegB[26]~123_combout ;
wire \my_regfile|register[29].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegB[26]~120_combout ;
wire \my_regfile|data_readRegB[26]~124_combout ;
wire \my_regfile|data_readRegB[26]~125_combout ;
wire \my_processor|pcPlusN|Add0~51 ;
wire \my_processor|pcPlusN|Add0~52_combout ;
wire \my_processor|pc_next[26]~60_combout ;
wire \my_processor|pc_next[26]~61_combout ;
wire \my_processor|pc|reg32[26].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~23 ;
wire \my_processor|pc_alu|Add0~25 ;
wire \my_processor|pc_alu|Add0~27 ;
wire \my_processor|pc_alu|Add0~29 ;
wire \my_processor|pc_alu|Add0~31 ;
wire \my_processor|pc_alu|Add0~33 ;
wire \my_processor|pc_alu|Add0~34_combout ;
wire \my_processor|pcPlusN|Add0~33 ;
wire \my_processor|pcPlusN|Add0~34_combout ;
wire \my_processor|pc_next[17]~42_combout ;
wire \my_processor|pc_next[17]~43_combout ;
wire \my_processor|pc|reg32[17].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~35 ;
wire \my_processor|pc_alu|Add0~36_combout ;
wire \my_processor|pcPlusN|Add0~35 ;
wire \my_processor|pcPlusN|Add0~36_combout ;
wire \my_processor|pc_next[18]~44_combout ;
wire \my_processor|pc_next[18]~45_combout ;
wire \my_processor|pc|reg32[18].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~37 ;
wire \my_processor|pc_alu|Add0~38_combout ;
wire \my_processor|pcPlusN|Add0~37 ;
wire \my_processor|pcPlusN|Add0~38_combout ;
wire \my_processor|pc_next[19]~46_combout ;
wire \my_processor|pc_next[19]~47_combout ;
wire \my_processor|pc|reg32[19].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~39 ;
wire \my_processor|pc_alu|Add0~40_combout ;
wire \my_processor|pcPlusN|Add0~39 ;
wire \my_processor|pcPlusN|Add0~40_combout ;
wire \my_processor|pc_next[20]~48_combout ;
wire \my_processor|pc_next[20]~49_combout ;
wire \my_processor|pc|reg32[20].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~41 ;
wire \my_processor|pc_alu|Add0~43 ;
wire \my_processor|pc_alu|Add0~45 ;
wire \my_processor|pc_alu|Add0~47 ;
wire \my_processor|pc_alu|Add0~49 ;
wire \my_processor|pc_alu|Add0~51 ;
wire \my_processor|pc_alu|Add0~52_combout ;
wire \my_processor|my_alu|Selector29~10_combout ;
wire \my_processor|realInputB[26]~5_combout ;
wire \my_processor|realInputB[25]~6_combout ;
wire \my_processor|realInputB[24]~7_combout ;
wire \my_processor|realInputB[23]~8_combout ;
wire \my_processor|realInputB[22]~9_combout ;
wire \my_regfile|register[16].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~197_combout ;
wire \my_regfile|register[9].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~194_combout ;
wire \my_regfile|register[13].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[14].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~196_combout ;
wire \my_regfile|register[11].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~195_combout ;
wire \my_regfile|data_readRegA[22]~198_combout ;
wire \my_regfile|register[18].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~199_combout ;
wire \my_regfile|register[24].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~202_combout ;
wire \my_regfile|register[20].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~200_combout ;
wire \my_regfile|register[22].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~201_combout ;
wire \my_regfile|data_readRegA[22]~203_combout ;
wire \my_regfile|register[5].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[5].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~191_combout ;
wire \my_regfile|register[2].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[1].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~189_combout ;
wire \my_regfile|register[7].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~192_combout ;
wire \my_regfile|register[4].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~190_combout ;
wire \my_regfile|data_readRegA[22]~193_combout ;
wire \my_regfile|register[28].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~205_combout ;
wire \my_regfile|register[31].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~206_combout ;
wire \my_regfile|register[26].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~204_combout ;
wire \my_regfile|register[30].reg_i|reg32[22].dffe_i|q~feeder_combout ;
wire \my_regfile|register[30].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegA[22]~207_combout ;
wire \my_regfile|data_readRegA[22]~208_combout ;
wire \my_regfile|data_readRegA[22]~209_combout ;
wire \my_regfile|register[8].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~213_combout ;
wire \my_regfile|register[6].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~212_combout ;
wire \my_regfile|register[4].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~211_combout ;
wire \my_regfile|register[2].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[1].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~210_combout ;
wire \my_regfile|data_readRegA[21]~214_combout ;
wire \my_regfile|register[13].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[13].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[14].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~217_combout ;
wire \my_regfile|register[10].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~215_combout ;
wire \my_regfile|register[15].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~218_combout ;
wire \my_regfile|register[12].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~216_combout ;
wire \my_regfile|data_readRegA[21]~219_combout ;
wire \my_regfile|register[22].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~222_combout ;
wire \my_regfile|register[17].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~220_combout ;
wire \my_regfile|register[19].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~221_combout ;
wire \my_regfile|register[24].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~223_combout ;
wire \my_regfile|data_readRegA[21]~224_combout ;
wire \my_regfile|register[31].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~227_combout ;
wire \my_regfile|register[28].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~226_combout ;
wire \my_regfile|register[26].reg_i|reg32[21].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~225_combout ;
wire \my_regfile|register[29].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegA[21]~228_combout ;
wire \my_regfile|data_readRegA[21]~229_combout ;
wire \my_regfile|data_readRegA[21]~230_combout ;
wire \my_processor|realInputB[21]~10_combout ;
wire \my_processor|my_alu|Add0~41 ;
wire \my_processor|my_alu|Add0~43 ;
wire \my_processor|my_alu|Add0~45 ;
wire \my_processor|my_alu|Add0~47 ;
wire \my_processor|my_alu|Add0~49 ;
wire \my_processor|my_alu|Add0~51 ;
wire \my_processor|my_alu|Add0~52_combout ;
wire \my_processor|my_alu|inner_result~3_combout ;
wire \my_processor|my_alu|inner_result~2_combout ;
wire \my_processor|my_alu|Selector29~6_combout ;
wire \my_processor|my_alu|Selector0~1_combout ;
wire \my_processor|my_alu|Selector26~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~88_combout ;
wire \my_processor|my_alu|ShiftLeft0~18_combout ;
wire \my_processor|my_alu|ShiftLeft0~91_combout ;
wire \my_processor|my_alu|ShiftLeft0~98_combout ;
wire \my_processor|my_alu|ShiftLeft0~97_combout ;
wire \my_processor|my_alu|ShiftLeft0~99_combout ;
wire \my_processor|data_writeReg[26]~171_combout ;
wire \my_processor|my_alu|ShiftLeft0~29_combout ;
wire \my_processor|my_alu|ShiftLeft0~30_combout ;
wire \my_processor|my_alu|ShiftLeft0~7_combout ;
wire \my_processor|my_alu|ShiftLeft0~38_combout ;
wire \my_processor|my_alu|ShiftLeft0~42_combout ;
wire \my_processor|my_alu|ShiftLeft0~49_combout ;
wire \my_processor|my_alu|ShiftLeft0~11_combout ;
wire \my_processor|my_alu|ShiftLeft0~53_combout ;
wire \my_processor|my_alu|ShiftLeft0~54_combout ;
wire \my_processor|my_alu|ShiftLeft0~55_combout ;
wire \my_processor|my_alu|ShiftLeft0~62_combout ;
wire \my_regfile|register[3].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[3].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~359_combout ;
wire \my_regfile|register[20].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~360_combout ;
wire \my_regfile|register[18].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~358_combout ;
wire \my_regfile|register[1].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~357_combout ;
wire \my_regfile|data_readRegB[14]~361_combout ;
wire \my_regfile|register[13].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~372_combout ;
wire \my_regfile|register[30].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[30].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~373_combout ;
wire \my_regfile|register[15].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~374_combout ;
wire \my_regfile|register[16].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[16].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~375_combout ;
wire \my_regfile|register[27].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~369_combout ;
wire \my_regfile|register[25].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~367_combout ;
wire \my_regfile|register[26].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~368_combout ;
wire \my_regfile|register[12].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~370_combout ;
wire \my_regfile|data_readRegB[14]~371_combout ;
wire \my_regfile|data_readRegB[14]~376_combout ;
wire \my_regfile|register[23].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~364_combout ;
wire \my_regfile|register[21].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~362_combout ;
wire \my_regfile|register[24].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~365_combout ;
wire \my_regfile|register[22].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegB[14]~363_combout ;
wire \my_regfile|data_readRegB[14]~366_combout ;
wire \my_regfile|data_readRegB[14]~377_combout ;
wire \my_processor|realInputB[14]~17_combout ;
wire \my_processor|my_alu|Add0~27 ;
wire \my_processor|my_alu|Add0~28_combout ;
wire \my_processor|data_writeReg[12]~55_combout ;
wire \my_processor|data_writeReg[14]~70_combout ;
wire \my_processor|data_writeReg[14]~71_combout ;
wire \my_processor|my_alu|Add1~27 ;
wire \my_processor|my_alu|Add1~28_combout ;
wire \my_processor|my_alu|ShiftRight0~36_combout ;
wire \my_processor|my_alu|ShiftRight0~46_combout ;
wire \my_processor|my_alu|ShiftRight0~47_combout ;
wire \my_processor|my_alu|ShiftRight0~49_combout ;
wire \my_processor|my_alu|ShiftRight0~39_combout ;
wire \my_processor|my_alu|ShiftRight0~50_combout ;
wire \my_processor|my_alu|ShiftRight0~84_combout ;
wire \my_regfile|register[21].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[22].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~306_combout ;
wire \my_regfile|register[17].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~304_combout ;
wire \my_regfile|register[24].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~307_combout ;
wire \my_regfile|register[20].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~305_combout ;
wire \my_regfile|data_readRegA[17]~308_combout ;
wire \my_regfile|register[30].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~312_combout ;
wire \my_regfile|register[31].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~311_combout ;
wire \my_regfile|register[27].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[28].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~310_combout ;
wire \my_regfile|register[26].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~309_combout ;
wire \my_regfile|data_readRegA[17]~313_combout ;
wire \my_regfile|register[10].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~299_combout ;
wire \my_regfile|register[11].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~300_combout ;
wire \my_regfile|register[14].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~301_combout ;
wire \my_regfile|register[16].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~302_combout ;
wire \my_regfile|data_readRegA[17]~303_combout ;
wire \my_regfile|register[4].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[4].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~295_combout ;
wire \my_regfile|register[8].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~297_combout ;
wire \my_regfile|register[5].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[5].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~296_combout ;
wire \my_regfile|register[1].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[1].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegA[17]~294_combout ;
wire \my_regfile|data_readRegA[17]~298_combout ;
wire \my_regfile|data_readRegA[17]~314_combout ;
wire \my_regfile|register[17].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~336_combout ;
wire \my_regfile|register[4].reg_i|reg32[15].dffe_i|q~feeder_combout ;
wire \my_regfile|register[4].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[15].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~339_combout ;
wire \my_regfile|register[19].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~338_combout ;
wire \my_regfile|register[18].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~337_combout ;
wire \my_regfile|data_readRegB[15]~340_combout ;
wire \my_regfile|register[5].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~341_combout ;
wire \my_regfile|register[23].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~343_combout ;
wire \my_regfile|register[22].reg_i|reg32[15].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[6].reg_i|reg32[15].dffe_i|q~feeder_combout ;
wire \my_regfile|register[6].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~342_combout ;
wire \my_regfile|register[24].reg_i|reg32[15].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~344_combout ;
wire \my_regfile|data_readRegB[15]~345_combout ;
wire \my_regfile|register[13].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[15].dffe_i|q~feeder_combout ;
wire \my_regfile|register[29].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~351_combout ;
wire \my_regfile|register[14].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~352_combout ;
wire \my_regfile|register[10].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[26].reg_i|reg32[15].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~347_combout ;
wire \my_regfile|register[25].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~346_combout ;
wire \my_regfile|register[27].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~348_combout ;
wire \my_regfile|register[28].reg_i|reg32[15].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~349_combout ;
wire \my_regfile|data_readRegB[15]~350_combout ;
wire \my_regfile|register[16].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[31].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegB[15]~353_combout ;
wire \my_regfile|data_readRegB[15]~354_combout ;
wire \my_regfile|data_readRegB[15]~355_combout ;
wire \my_regfile|data_readRegB[15]~356_combout ;
wire \my_processor|realInputB[15]~16_combout ;
wire \my_processor|my_alu|Add0~29 ;
wire \my_processor|my_alu|Add0~30_combout ;
wire \my_processor|my_alu|Add1~29 ;
wire \my_processor|my_alu|Add1~30_combout ;
wire \my_processor|my_alu|Selector31~5_combout ;
wire \my_processor|my_alu|Selector31~6_combout ;
wire \my_processor|my_alu|ShiftLeft0~15_combout ;
wire \my_processor|my_alu|ShiftLeft0~14_combout ;
wire \my_processor|my_alu|ShiftLeft0~12_combout ;
wire \my_processor|my_alu|ShiftLeft0~13_combout ;
wire \my_processor|my_alu|ShiftLeft0~16_combout ;
wire \my_processor|my_alu|ShiftLeft0~4_combout ;
wire \my_processor|my_alu|ShiftLeft0~5_combout ;
wire \my_processor|my_alu|ShiftLeft0~6_combout ;
wire \my_processor|my_alu|ShiftLeft0~8_combout ;
wire \my_processor|my_alu|ShiftLeft0~9_combout ;
wire \my_processor|my_alu|ShiftLeft0~10_combout ;
wire \my_processor|my_alu|ShiftLeft0~17_combout ;
wire \my_processor|data_writeReg[15]~76_combout ;
wire \my_processor|my_alu|ShiftRight0~63_combout ;
wire \my_processor|my_alu|ShiftRight0~34_combout ;
wire \my_processor|my_alu|ShiftRight0~64_combout ;
wire \my_processor|my_alu|ShiftRight0~66_combout ;
wire \my_processor|my_alu|ShiftRight0~87_combout ;
wire \my_regfile|register[15].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~323_combout ;
wire \my_regfile|register[9].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[10].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~320_combout ;
wire \my_regfile|register[14].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[13].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~322_combout ;
wire \my_regfile|register[12].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~321_combout ;
wire \my_regfile|data_readRegA[16]~324_combout ;
wire \my_regfile|register[31].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[30].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[30].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~332_combout ;
wire \my_regfile|data_readRegA[16]~333_combout ;
wire \my_regfile|register[28].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~331_combout ;
wire \my_regfile|register[26].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~330_combout ;
wire \my_regfile|register[19].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[20].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~326_combout ;
wire \my_regfile|register[22].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~327_combout ;
wire \my_regfile|register[18].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~325_combout ;
wire \my_regfile|register[23].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~328_combout ;
wire \my_regfile|data_readRegA[16]~329_combout ;
wire \my_regfile|data_readRegA[16]~334_combout ;
wire \my_regfile|register[6].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~317_combout ;
wire \my_regfile|register[8].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~318_combout ;
wire \my_regfile|register[4].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~316_combout ;
wire \my_regfile|register[2].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[16].dffe_i|q~feeder_combout ;
wire \my_regfile|register[1].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegA[16]~315_combout ;
wire \my_regfile|data_readRegA[16]~319_combout ;
wire \my_regfile|data_readRegA[16]~335_combout ;
wire \my_processor|my_alu|ShiftRight0~21_combout ;
wire \my_processor|my_alu|ShiftRight0~71_combout ;
wire \my_processor|my_alu|ShiftRight0~86_combout ;
wire \my_processor|data_writeReg[15]~77_combout ;
wire \my_processor|data_writeReg[15]~78_combout ;
wire \my_processor|data_writeReg[15]~79_combout ;
wire \my_processor|data_writeReg[12]~57_combout ;
wire \my_processor|data_writeReg[12]~56_combout ;
wire \my_processor|data_writeReg[15]~80_combout ;
wire \my_processor|data_writeReg[15]~81_combout ;
wire \my_processor|data_writeReg[15]~82_combout ;
wire \my_regfile|register[7].reg_i|reg32[15].dffe_i|q~q ;
wire \my_regfile|data_readRegA[15]~339_combout ;
wire \my_regfile|data_readRegA[15]~336_combout ;
wire \my_regfile|data_readRegA[15]~337_combout ;
wire \my_regfile|data_readRegA[15]~338_combout ;
wire \my_regfile|data_readRegA[15]~340_combout ;
wire \my_regfile|data_readRegA[15]~341_combout ;
wire \my_regfile|data_readRegA[15]~343_combout ;
wire \my_regfile|data_readRegA[15]~342_combout ;
wire \my_regfile|data_readRegA[15]~344_combout ;
wire \my_regfile|data_readRegA[15]~345_combout ;
wire \my_regfile|data_readRegA[15]~353_combout ;
wire \my_regfile|data_readRegA[15]~354_combout ;
wire \my_regfile|data_readRegA[15]~352_combout ;
wire \my_regfile|data_readRegA[15]~347_combout ;
wire \my_regfile|data_readRegA[15]~348_combout ;
wire \my_regfile|data_readRegA[15]~346_combout ;
wire \my_regfile|data_readRegA[15]~349_combout ;
wire \my_regfile|data_readRegA[15]~350_combout ;
wire \my_regfile|data_readRegA[15]~351_combout ;
wire \my_regfile|data_readRegA[15]~355_combout ;
wire \my_regfile|data_readRegA[15]~356_combout ;
wire \my_processor|my_alu|ShiftRight0~58_combout ;
wire \my_processor|my_alu|ShiftRight0~29_combout ;
wire \my_processor|my_alu|ShiftRight0~59_combout ;
wire \my_processor|my_alu|ShiftRight0~41_combout ;
wire \my_processor|my_alu|ShiftRight0~52_combout ;
wire \my_processor|my_alu|ShiftRight0~82_combout ;
wire \my_processor|my_alu|ShiftLeft0~71_combout ;
wire \my_processor|my_alu|ShiftRight0~95_combout ;
wire \my_processor|my_alu|ShiftLeft0~66_combout ;
wire \my_processor|my_alu|ShiftLeft0~69_combout ;
wire \my_processor|my_alu|ShiftLeft0~70_combout ;
wire \my_processor|data_writeReg[14]~68_combout ;
wire \my_processor|data_writeReg[14]~69_combout ;
wire \my_processor|data_writeReg[14]~72_combout ;
wire \my_processor|data_writeReg[14]~73_combout ;
wire \my_processor|data_writeReg[14]~74_combout ;
wire \my_processor|data_writeReg[14]~75_combout ;
wire \my_regfile|register[2].reg_i|reg32[14].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[14].dffe_i|q~q ;
wire \my_regfile|data_readRegA[14]~357_combout ;
wire \my_regfile|data_readRegA[14]~358_combout ;
wire \my_regfile|data_readRegA[14]~359_combout ;
wire \my_regfile|data_readRegA[14]~360_combout ;
wire \my_regfile|data_readRegA[14]~361_combout ;
wire \my_regfile|data_readRegA[14]~368_combout ;
wire \my_regfile|data_readRegA[14]~370_combout ;
wire \my_regfile|data_readRegA[14]~369_combout ;
wire \my_regfile|data_readRegA[14]~367_combout ;
wire \my_regfile|data_readRegA[14]~371_combout ;
wire \my_regfile|data_readRegA[14]~365_combout ;
wire \my_regfile|data_readRegA[14]~362_combout ;
wire \my_regfile|data_readRegA[14]~363_combout ;
wire \my_regfile|data_readRegA[14]~364_combout ;
wire \my_regfile|data_readRegA[14]~366_combout ;
wire \my_regfile|data_readRegA[14]~373_combout ;
wire \my_regfile|data_readRegA[14]~374_combout ;
wire \my_regfile|data_readRegA[14]~375_combout ;
wire \my_regfile|data_readRegA[14]~372_combout ;
wire \my_regfile|data_readRegA[14]~376_combout ;
wire \my_regfile|data_readRegA[14]~377_combout ;
wire \my_processor|my_alu|ShiftLeft0~67_combout ;
wire \my_processor|my_alu|ShiftLeft0~68_combout ;
wire \my_processor|my_alu|ShiftLeft0~76_combout ;
wire \my_processor|my_alu|ShiftLeft0~79_combout ;
wire \my_processor|my_alu|ShiftLeft0~80_combout ;
wire \my_processor|my_alu|ShiftLeft0~81_combout ;
wire \my_processor|data_writeReg[26]~172_combout ;
wire \my_processor|my_alu|ShiftRight0~45_combout ;
wire \my_processor|my_alu|ShiftRight0~48_combout ;
wire \my_processor|my_alu|ShiftRight0~91_combout ;
wire \my_processor|my_alu|Selector29~4_combout ;
wire \my_processor|realInputB[16]~15_combout ;
wire \my_processor|my_alu|Add1~31 ;
wire \my_processor|my_alu|Add1~33 ;
wire \my_processor|my_alu|Add1~35 ;
wire \my_processor|my_alu|Add1~37 ;
wire \my_processor|my_alu|Add1~39 ;
wire \my_processor|my_alu|Add1~41 ;
wire \my_processor|my_alu|Add1~43 ;
wire \my_processor|my_alu|Add1~45 ;
wire \my_processor|my_alu|Add1~47 ;
wire \my_processor|my_alu|Add1~49 ;
wire \my_processor|my_alu|Add1~51 ;
wire \my_processor|my_alu|Add1~52_combout ;
wire \my_processor|data_writeReg[26]~173_combout ;
wire \my_processor|data_writeReg[26]~174_combout ;
wire \my_processor|data_writeReg[26]~175_combout ;
wire \my_processor|data_writeReg[26]~176_combout ;
wire \my_processor|data_writeReg[26]~177_combout ;
wire \my_processor|data_writeReg[26]~178_combout ;
wire \my_processor|data_writeReg[26]~217_combout ;
wire \my_regfile|register[31].reg_i|reg32[26].dffe_i|q~q ;
wire \my_regfile|data_readRegA[26]~122_combout ;
wire \my_regfile|data_readRegA[26]~120_combout ;
wire \my_regfile|data_readRegA[26]~121_combout ;
wire \my_regfile|data_readRegA[26]~123_combout ;
wire \my_regfile|data_readRegA[26]~124_combout ;
wire \my_regfile|data_readRegA[26]~112_combout ;
wire \my_regfile|data_readRegA[26]~111_combout ;
wire \my_regfile|data_readRegA[26]~113_combout ;
wire \my_regfile|data_readRegA[26]~110_combout ;
wire \my_regfile|data_readRegA[26]~114_combout ;
wire \my_regfile|data_readRegA[26]~105_combout ;
wire \my_regfile|data_readRegA[26]~107_combout ;
wire \my_regfile|data_readRegA[26]~108_combout ;
wire \my_regfile|data_readRegA[26]~106_combout ;
wire \my_regfile|data_readRegA[26]~109_combout ;
wire \my_regfile|data_readRegA[26]~117_combout ;
wire \my_regfile|data_readRegA[26]~116_combout ;
wire \my_regfile|data_readRegA[26]~115_combout ;
wire \my_regfile|data_readRegA[26]~118_combout ;
wire \my_regfile|data_readRegA[26]~119_combout ;
wire \my_regfile|data_readRegA[26]~125_combout ;
wire \my_processor|my_alu|ShiftRight0~12_combout ;
wire \my_processor|my_alu|ShiftRight0~13_combout ;
wire \my_processor|my_alu|ShiftRight0~18_combout ;
wire \my_processor|my_alu|ShiftRight0~19_combout ;
wire \my_processor|my_alu|ShiftRight0~76_combout ;
wire \my_processor|my_alu|ShiftRight0~77_combout ;
wire \my_processor|my_alu|ShiftLeft0~45_combout ;
wire \my_processor|my_alu|ShiftLeft0~46_combout ;
wire \my_processor|my_alu|ShiftLeft0~58_combout ;
wire \my_processor|my_alu|ShiftLeft0~59_combout ;
wire \my_processor|my_alu|ShiftLeft0~60_combout ;
wire \my_processor|data_writeReg[16]~87_combout ;
wire \my_processor|my_alu|ShiftLeft0~85_combout ;
wire \my_processor|my_alu|ShiftLeft0~84_combout ;
wire \my_processor|my_alu|ShiftLeft0~86_combout ;
wire \my_processor|my_alu|ShiftLeft0~72_combout ;
wire \my_processor|my_alu|ShiftLeft0~73_combout ;
wire \my_processor|my_alu|ShiftLeft0~74_combout ;
wire \my_processor|my_alu|ShiftLeft0~87_combout ;
wire \my_processor|data_writeReg[20]~122_combout ;
wire \my_processor|my_alu|ShiftLeft0~32_combout ;
wire \my_processor|my_alu|ShiftLeft0~33_combout ;
wire \my_processor|my_alu|ShiftLeft0~34_combout ;
wire \my_processor|my_alu|ShiftLeft0~35_combout ;
wire \my_processor|my_alu|ShiftLeft0~36_combout ;
wire \my_processor|my_alu|ShiftLeft0~37_combout ;
wire \my_processor|data_writeReg[20]~123_combout ;
wire \my_processor|my_alu|Add1~40_combout ;
wire \my_processor|data_writeReg[20]~126_combout ;
wire \my_processor|data_writeReg[20]~127_combout ;
wire \my_processor|data_writeReg[20]~128_combout ;
wire \my_processor|data_writeReg[20]~121_combout ;
wire \my_processor|data_writeReg[20]~129_combout ;
wire \my_regfile|register[26].reg_i|reg32[20].dffe_i|q~feeder_combout ;
wire \my_regfile|register[26].reg_i|reg32[20].dffe_i|q~q ;
wire \my_regfile|data_readRegB[20]~242_combout ;
wire \my_regfile|data_readRegB[20]~243_combout ;
wire \my_regfile|data_readRegB[20]~244_combout ;
wire \my_regfile|data_readRegB[20]~241_combout ;
wire \my_regfile|data_readRegB[20]~245_combout ;
wire \my_regfile|data_readRegB[20]~246_combout ;
wire \my_regfile|data_readRegB[20]~247_combout ;
wire \my_regfile|data_readRegB[20]~248_combout ;
wire \my_regfile|data_readRegB[20]~249_combout ;
wire \my_regfile|data_readRegB[20]~250_combout ;
wire \my_regfile|data_readRegB[20]~233_combout ;
wire \my_regfile|data_readRegB[20]~231_combout ;
wire \my_regfile|data_readRegB[20]~232_combout ;
wire \my_regfile|data_readRegB[20]~234_combout ;
wire \my_regfile|data_readRegB[20]~235_combout ;
wire \my_regfile|data_readRegB[20]~237_combout ;
wire \my_regfile|data_readRegB[20]~238_combout ;
wire \my_regfile|data_readRegB[20]~239_combout ;
wire \my_regfile|data_readRegB[20]~236_combout ;
wire \my_regfile|data_readRegB[20]~240_combout ;
wire \my_regfile|data_readRegB[20]~251_combout ;
wire \my_processor|my_alu|Add0~42_combout ;
wire \my_processor|my_alu|Add1~42_combout ;
wire \my_processor|my_alu|ShiftLeft0~63_combout ;
wire \my_processor|my_alu|ShiftLeft0~50_combout ;
wire \my_processor|my_alu|ShiftLeft0~64_combout ;
wire \my_processor|my_alu|ShiftLeft0~77_combout ;
wire \my_processor|my_alu|ShiftLeft0~89_combout ;
wire \my_processor|my_alu|ShiftLeft0~90_combout ;
wire \my_processor|my_alu|ShiftLeft0~39_combout ;
wire \my_processor|my_alu|ShiftLeft0~40_combout ;
wire \my_processor|my_alu|ShiftLeft0~41_combout ;
wire \my_processor|data_writeReg[21]~131_combout ;
wire \my_processor|my_alu|Selector31~1_combout ;
wire \my_processor|my_alu|ShiftRight0~79_combout ;
wire \my_processor|my_alu|ShiftRight0~81_combout ;
wire \my_processor|data_writeReg[21]~132_combout ;
wire \my_processor|data_writeReg[21]~133_combout ;
wire \my_processor|data_writeReg[21]~134_combout ;
wire \my_processor|data_writeReg[21]~135_combout ;
wire \my_processor|data_writeReg[21]~136_combout ;
wire \my_processor|data_writeReg[21]~130_combout ;
wire \my_processor|data_writeReg[21]~137_combout ;
wire \my_regfile|register[5].reg_i|reg32[21].dffe_i|q~q ;
wire \my_regfile|data_readRegB[21]~215_combout ;
wire \my_regfile|data_readRegB[21]~218_combout ;
wire \my_regfile|data_readRegB[21]~216_combout ;
wire \my_regfile|data_readRegB[21]~217_combout ;
wire \my_regfile|data_readRegB[21]~219_combout ;
wire \my_regfile|data_readRegB[21]~227_combout ;
wire \my_regfile|data_readRegB[21]~228_combout ;
wire \my_regfile|data_readRegB[21]~225_combout ;
wire \my_regfile|data_readRegB[21]~226_combout ;
wire \my_regfile|data_readRegB[21]~221_combout ;
wire \my_regfile|data_readRegB[21]~222_combout ;
wire \my_regfile|data_readRegB[21]~223_combout ;
wire \my_regfile|data_readRegB[21]~220_combout ;
wire \my_regfile|data_readRegB[21]~224_combout ;
wire \my_regfile|data_readRegB[21]~229_combout ;
wire \my_regfile|data_readRegB[21]~213_combout ;
wire \my_regfile|data_readRegB[21]~210_combout ;
wire \my_regfile|data_readRegB[21]~212_combout ;
wire \my_regfile|data_readRegB[21]~211_combout ;
wire \my_regfile|data_readRegB[21]~214_combout ;
wire \my_regfile|data_readRegB[21]~230_combout ;
wire \my_processor|pcPlusN|Add0~41 ;
wire \my_processor|pcPlusN|Add0~42_combout ;
wire \my_processor|pc_next[21]~50_combout ;
wire \my_processor|pc_next[21]~51_combout ;
wire \my_processor|pc|reg32[21].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~42_combout ;
wire \my_processor|pcPlusN|Add0~43 ;
wire \my_processor|pcPlusN|Add0~44_combout ;
wire \my_processor|pc_next[22]~52_combout ;
wire \my_processor|pc_next[22]~53_combout ;
wire \my_processor|pc|reg32[22].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~44_combout ;
wire \my_processor|pcPlusN|Add0~45 ;
wire \my_processor|pcPlusN|Add0~46_combout ;
wire \my_processor|pc_next[23]~54_combout ;
wire \my_processor|pc_next[23]~55_combout ;
wire \my_processor|pc|reg32[23].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~46_combout ;
wire \my_processor|pcPlusN|Add0~47 ;
wire \my_processor|pcPlusN|Add0~48_combout ;
wire \my_processor|pc_next[24]~56_combout ;
wire \my_processor|pc_next[24]~57_combout ;
wire \my_processor|pc|reg32[24].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~48_combout ;
wire \my_processor|pcPlusN|Add0~49 ;
wire \my_processor|pcPlusN|Add0~50_combout ;
wire \my_processor|pc_next[25]~58_combout ;
wire \my_processor|pc_next[25]~59_combout ;
wire \my_processor|pc|reg32[25].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~50_combout ;
wire \my_processor|my_alu|Add0~50_combout ;
wire \my_processor|my_alu|ShiftLeft0~51_combout ;
wire \my_processor|my_alu|ShiftLeft0~52_combout ;
wire \my_processor|my_alu|ShiftLeft0~95_combout ;
wire \my_processor|my_alu|ShiftLeft0~93_combout ;
wire \my_processor|my_alu|ShiftLeft0~96_combout ;
wire \my_processor|my_alu|ShiftLeft0~78_combout ;
wire \my_processor|data_writeReg[25]~163_combout ;
wire \my_processor|data_writeReg[25]~164_combout ;
wire \my_processor|my_alu|ShiftRight0~35_combout ;
wire \my_processor|my_alu|ShiftRight0~38_combout ;
wire \my_processor|my_alu|ShiftRight0~90_combout ;
wire \my_processor|my_alu|Add1~50_combout ;
wire \my_processor|data_writeReg[25]~165_combout ;
wire \my_processor|data_writeReg[25]~166_combout ;
wire \my_processor|data_writeReg[25]~167_combout ;
wire \my_processor|data_writeReg[25]~168_combout ;
wire \my_processor|data_writeReg[25]~169_combout ;
wire \my_processor|data_writeReg[25]~170_combout ;
wire \my_processor|data_writeReg[25]~216_combout ;
wire \my_regfile|register[16].reg_i|reg32[25].dffe_i|q~q ;
wire \my_regfile|data_readRegA[25]~134_combout ;
wire \my_regfile|data_readRegA[25]~133_combout ;
wire \my_regfile|data_readRegA[25]~131_combout ;
wire \my_regfile|data_readRegA[25]~132_combout ;
wire \my_regfile|data_readRegA[25]~135_combout ;
wire \my_regfile|data_readRegA[25]~141_combout ;
wire \my_regfile|data_readRegA[25]~143_combout ;
wire \my_regfile|data_readRegA[25]~142_combout ;
wire \my_regfile|data_readRegA[25]~144_combout ;
wire \my_regfile|data_readRegA[25]~145_combout ;
wire \my_regfile|data_readRegA[25]~136_combout ;
wire \my_regfile|data_readRegA[25]~139_combout ;
wire \my_regfile|data_readRegA[25]~138_combout ;
wire \my_regfile|data_readRegA[25]~137_combout ;
wire \my_regfile|data_readRegA[25]~140_combout ;
wire \my_regfile|data_readRegA[25]~127_combout ;
wire \my_regfile|data_readRegA[25]~126_combout ;
wire \my_regfile|data_readRegA[25]~129_combout ;
wire \my_regfile|data_readRegA[25]~128_combout ;
wire \my_regfile|data_readRegA[25]~130_combout ;
wire \my_regfile|data_readRegA[25]~146_combout ;
wire \my_processor|my_alu|ShiftRight0~11_combout ;
wire \my_processor|my_alu|ShiftRight0~37_combout ;
wire \my_processor|my_alu|ShiftRight0~80_combout ;
wire \my_processor|my_alu|ShiftRight0~4_combout ;
wire \my_processor|my_alu|ShiftRight0~30_combout ;
wire \my_processor|my_alu|ShiftRight0~20_combout ;
wire \my_processor|my_alu|ShiftRight0~42_combout ;
wire \my_processor|my_alu|ShiftRight0~78_combout ;
wire \my_processor|my_alu|ShiftLeft0~65_combout ;
wire \my_processor|my_alu|ShiftRight0~94_combout ;
wire \my_processor|data_writeReg[13]~61_combout ;
wire \my_processor|data_writeReg[13]~62_combout ;
wire \my_processor|data_writeReg[13]~63_combout ;
wire \my_processor|data_writeReg[13]~64_combout ;
wire \my_processor|data_writeReg[13]~65_combout ;
wire \my_processor|data_writeReg[13]~66_combout ;
wire \my_processor|data_writeReg[13]~67_combout ;
wire \my_regfile|register[1].reg_i|reg32[13].dffe_i|q~q ;
wire \my_regfile|data_readRegB[13]~378_combout ;
wire \my_regfile|data_readRegB[13]~380_combout ;
wire \my_regfile|data_readRegB[13]~381_combout ;
wire \my_regfile|data_readRegB[13]~379_combout ;
wire \my_regfile|data_readRegB[13]~382_combout ;
wire \my_regfile|data_readRegB[13]~395_combout ;
wire \my_regfile|data_readRegB[13]~396_combout ;
wire \my_regfile|data_readRegB[13]~394_combout ;
wire \my_regfile|data_readRegB[13]~393_combout ;
wire \my_regfile|data_readRegB[13]~388_combout ;
wire \my_regfile|data_readRegB[13]~389_combout ;
wire \my_regfile|data_readRegB[13]~390_combout ;
wire \my_regfile|data_readRegB[13]~391_combout ;
wire \my_regfile|data_readRegB[13]~392_combout ;
wire \my_regfile|data_readRegB[13]~397_combout ;
wire \my_regfile|data_readRegB[13]~383_combout ;
wire \my_regfile|data_readRegB[13]~385_combout ;
wire \my_regfile|data_readRegB[13]~386_combout ;
wire \my_regfile|data_readRegB[13]~384_combout ;
wire \my_regfile|data_readRegB[13]~387_combout ;
wire \my_regfile|data_readRegB[13]~398_combout ;
wire \my_processor|pcPlusN|Add0~25 ;
wire \my_processor|pcPlusN|Add0~26_combout ;
wire \my_processor|pc_next[13]~34_combout ;
wire \my_processor|pc_next[13]~35_combout ;
wire \my_processor|pc|reg32[13].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~26_combout ;
wire \my_processor|pcPlusN|Add0~27 ;
wire \my_processor|pcPlusN|Add0~28_combout ;
wire \my_processor|pc_next[14]~36_combout ;
wire \my_processor|pc_next[14]~37_combout ;
wire \my_processor|pc|reg32[14].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~28_combout ;
wire \my_processor|pcPlusN|Add0~29 ;
wire \my_processor|pcPlusN|Add0~30_combout ;
wire \my_processor|pc_next[15]~38_combout ;
wire \my_processor|pc_next[15]~39_combout ;
wire \my_processor|pc|reg32[15].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~30_combout ;
wire \my_processor|pcPlusN|Add0~31 ;
wire \my_processor|pcPlusN|Add0~32_combout ;
wire \my_processor|pc_next[16]~40_combout ;
wire \my_processor|pc_next[16]~41_combout ;
wire \my_processor|pc|reg32[16].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~32_combout ;
wire \my_processor|data_writeReg[16]~83_combout ;
wire \my_processor|my_alu|Add0~31 ;
wire \my_processor|my_alu|Add0~32_combout ;
wire \my_processor|data_writeReg[16]~90_combout ;
wire \my_processor|data_writeReg[16]~91_combout ;
wire \my_processor|my_alu|Selector0~2_combout ;
wire \my_processor|my_alu|ShiftLeft0~28_combout ;
wire \my_processor|my_alu|ShiftLeft0~47_combout ;
wire \my_processor|my_alu|ShiftLeft0~75_combout ;
wire \my_processor|data_writeReg[16]~88_combout ;
wire \my_processor|my_alu|ShiftRight0~16_combout ;
wire \my_processor|my_alu|ShiftRight0~22_combout ;
wire \my_processor|my_alu|ShiftRight0~23_combout ;
wire \my_processor|my_alu|ShiftRight0~24_combout ;
wire \my_processor|data_writeReg[16]~89_combout ;
wire \my_processor|my_alu|Add1~32_combout ;
wire \my_processor|data_writeReg[16]~92_combout ;
wire \my_processor|data_writeReg[16]~93_combout ;
wire \my_processor|data_writeReg[16]~94_combout ;
wire \my_processor|data_writeReg[16]~95_combout ;
wire \my_regfile|register[24].reg_i|reg32[16].dffe_i|q~q ;
wire \my_regfile|data_readRegB[16]~323_combout ;
wire \my_regfile|data_readRegB[16]~320_combout ;
wire \my_regfile|data_readRegB[16]~322_combout ;
wire \my_regfile|data_readRegB[16]~321_combout ;
wire \my_regfile|data_readRegB[16]~324_combout ;
wire \my_regfile|data_readRegB[16]~316_combout ;
wire \my_regfile|data_readRegB[16]~317_combout ;
wire \my_regfile|data_readRegB[16]~318_combout ;
wire \my_regfile|data_readRegB[16]~315_combout ;
wire \my_regfile|data_readRegB[16]~319_combout ;
wire \my_regfile|data_readRegB[16]~331_combout ;
wire \my_regfile|data_readRegB[16]~330_combout ;
wire \my_regfile|data_readRegB[16]~327_combout ;
wire \my_regfile|data_readRegB[16]~325_combout ;
wire \my_regfile|data_readRegB[16]~326_combout ;
wire \my_regfile|data_readRegB[16]~328_combout ;
wire \my_regfile|data_readRegB[16]~329_combout ;
wire \my_regfile|data_readRegB[16]~332_combout ;
wire \my_regfile|data_readRegB[16]~333_combout ;
wire \my_regfile|data_readRegB[16]~334_combout ;
wire \my_regfile|data_readRegB[16]~335_combout ;
wire \my_processor|my_alu|ShiftRight0~44_combout ;
wire \my_processor|my_alu|ShiftLeft0~101_combout ;
wire \my_processor|data_writeReg[17]~97_combout ;
wire \my_processor|data_writeReg[17]~98_combout ;
wire \my_processor|my_alu|Add1~34_combout ;
wire \my_processor|data_writeReg[17]~99_combout ;
wire \my_processor|data_writeReg[17]~100_combout ;
wire \my_processor|my_alu|Add0~33 ;
wire \my_processor|my_alu|Add0~34_combout ;
wire \my_processor|data_writeReg[17]~101_combout ;
wire \my_processor|data_writeReg[17]~102_combout ;
wire \my_processor|data_writeReg[17]~96_combout ;
wire \my_processor|data_writeReg[17]~103_combout ;
wire \my_regfile|register[6].reg_i|reg32[17].dffe_i|q~feeder_combout ;
wire \my_regfile|register[6].reg_i|reg32[17].dffe_i|q~q ;
wire \my_regfile|data_readRegB[17]~300_combout ;
wire \my_regfile|data_readRegB[17]~301_combout ;
wire \my_regfile|data_readRegB[17]~302_combout ;
wire \my_regfile|data_readRegB[17]~299_combout ;
wire \my_regfile|data_readRegB[17]~303_combout ;
wire \my_regfile|data_readRegB[17]~294_combout ;
wire \my_regfile|data_readRegB[17]~296_combout ;
wire \my_regfile|data_readRegB[17]~295_combout ;
wire \my_regfile|data_readRegB[17]~297_combout ;
wire \my_regfile|data_readRegB[17]~298_combout ;
wire \my_regfile|data_readRegB[17]~310_combout ;
wire \my_regfile|data_readRegB[17]~309_combout ;
wire \my_regfile|data_readRegB[17]~311_combout ;
wire \my_regfile|data_readRegB[17]~312_combout ;
wire \my_regfile|data_readRegB[17]~304_combout ;
wire \my_regfile|data_readRegB[17]~306_combout ;
wire \my_regfile|data_readRegB[17]~305_combout ;
wire \my_regfile|data_readRegB[17]~307_combout ;
wire \my_regfile|data_readRegB[17]~308_combout ;
wire \my_regfile|data_readRegB[17]~313_combout ;
wire \my_regfile|data_readRegB[17]~314_combout ;
wire \my_processor|realInputB[17]~14_combout ;
wire \my_processor|my_alu|Add0~35 ;
wire \my_processor|my_alu|Add0~36_combout ;
wire \my_processor|data_writeReg[18]~107_combout ;
wire \my_processor|data_writeReg[18]~108_combout ;
wire \my_processor|my_alu|Add1~36_combout ;
wire \my_processor|my_alu|ShiftLeft0~102_combout ;
wire \my_processor|my_alu|ShiftRight0~53_combout ;
wire \my_processor|my_alu|ShiftRight0~54_combout ;
wire \my_processor|data_writeReg[18]~105_combout ;
wire \my_processor|data_writeReg[18]~106_combout ;
wire \my_processor|data_writeReg[18]~109_combout ;
wire \my_processor|data_writeReg[18]~110_combout ;
wire \my_processor|data_writeReg[18]~111_combout ;
wire \my_processor|data_writeReg[18]~104_combout ;
wire \my_processor|data_writeReg[18]~112_combout ;
wire \my_regfile|register[4].reg_i|reg32[18].dffe_i|q~feeder_combout ;
wire \my_regfile|register[4].reg_i|reg32[18].dffe_i|q~q ;
wire \my_regfile|data_readRegB[18]~276_combout ;
wire \my_regfile|data_readRegB[18]~274_combout ;
wire \my_regfile|data_readRegB[18]~273_combout ;
wire \my_regfile|data_readRegB[18]~275_combout ;
wire \my_regfile|data_readRegB[18]~277_combout ;
wire \my_regfile|data_readRegB[18]~278_combout ;
wire \my_regfile|data_readRegB[18]~279_combout ;
wire \my_regfile|data_readRegB[18]~280_combout ;
wire \my_regfile|data_readRegB[18]~281_combout ;
wire \my_regfile|data_readRegB[18]~282_combout ;
wire \my_regfile|data_readRegB[18]~289_combout ;
wire \my_regfile|data_readRegB[18]~290_combout ;
wire \my_regfile|data_readRegB[18]~291_combout ;
wire \my_regfile|data_readRegB[18]~288_combout ;
wire \my_regfile|data_readRegB[18]~285_combout ;
wire \my_regfile|data_readRegB[18]~283_combout ;
wire \my_regfile|data_readRegB[18]~284_combout ;
wire \my_regfile|data_readRegB[18]~286_combout ;
wire \my_regfile|data_readRegB[18]~287_combout ;
wire \my_regfile|data_readRegB[18]~292_combout ;
wire \my_regfile|data_readRegB[18]~293_combout ;
wire \my_processor|my_alu|Add1~38_combout ;
wire \my_processor|my_alu|ShiftLeft0~21_combout ;
wire \my_processor|my_alu|ShiftLeft0~82_combout ;
wire \my_processor|my_alu|ShiftLeft0~22_combout ;
wire \my_processor|my_alu|ShiftLeft0~83_combout ;
wire \my_processor|my_alu|Selector29~1_combout ;
wire \my_processor|my_alu|ShiftLeft0~31_combout ;
wire \my_processor|data_writeReg[19]~114_combout ;
wire \my_processor|my_alu|ShiftRight0~65_combout ;
wire \my_processor|my_alu|ShiftRight0~69_combout ;
wire \my_processor|my_alu|ShiftLeft0~56_combout ;
wire \my_processor|data_writeReg[19]~115_combout ;
wire \my_processor|data_writeReg[19]~116_combout ;
wire \my_processor|data_writeReg[19]~117_combout ;
wire \my_processor|my_alu|Add0~38_combout ;
wire \my_processor|data_writeReg[19]~118_combout ;
wire \my_processor|data_writeReg[19]~119_combout ;
wire \my_processor|data_writeReg[19]~113_combout ;
wire \my_processor|data_writeReg[19]~120_combout ;
wire \my_regfile|register[23].reg_i|reg32[19].dffe_i|q~feeder_combout ;
wire \my_regfile|register[23].reg_i|reg32[19].dffe_i|q~q ;
wire \my_regfile|data_readRegA[19]~265_combout ;
wire \my_regfile|data_readRegA[19]~264_combout ;
wire \my_regfile|data_readRegA[19]~262_combout ;
wire \my_regfile|data_readRegA[19]~263_combout ;
wire \my_regfile|data_readRegA[19]~266_combout ;
wire \my_regfile|data_readRegA[19]~268_combout ;
wire \my_regfile|data_readRegA[19]~267_combout ;
wire \my_regfile|data_readRegA[19]~269_combout ;
wire \my_regfile|data_readRegA[19]~270_combout ;
wire \my_regfile|data_readRegA[19]~271_combout ;
wire \my_regfile|data_readRegA[19]~252_combout ;
wire \my_regfile|data_readRegA[19]~254_combout ;
wire \my_regfile|data_readRegA[19]~253_combout ;
wire \my_regfile|data_readRegA[19]~255_combout ;
wire \my_regfile|data_readRegA[19]~256_combout ;
wire \my_regfile|data_readRegA[19]~259_combout ;
wire \my_regfile|data_readRegA[19]~257_combout ;
wire \my_regfile|data_readRegA[19]~258_combout ;
wire \my_regfile|data_readRegA[19]~260_combout ;
wire \my_regfile|data_readRegA[19]~261_combout ;
wire \my_regfile|data_readRegA[19]~272_combout ;
wire \my_processor|my_alu|ShiftRight0~51_combout ;
wire \my_processor|my_alu|ShiftRight0~67_combout ;
wire \my_processor|my_alu|ShiftRight0~68_combout ;
wire \my_processor|my_alu|ShiftRight0~92_combout ;
wire \my_processor|my_alu|ShiftLeft0~57_combout ;
wire \my_processor|my_alu|Selector20~0_combout ;
wire \my_processor|my_alu|ShiftRight0~60_combout ;
wire \my_processor|my_alu|ShiftRight0~72_combout ;
wire \my_processor|my_alu|ShiftRight0~73_combout ;
wire \my_processor|my_alu|Selector20~1_combout ;
wire \my_processor|my_alu|Selector20~2_combout ;
wire \my_processor|my_alu|Selector20~3_combout ;
wire \my_processor|my_alu|Selector20~4_combout ;
wire \my_processor|data_writeReg[10]~45_combout ;
wire \my_processor|data_writeReg[10]~46_combout ;
wire \my_processor|data_writeReg[10]~47_combout ;
wire \my_regfile|register[25].reg_i|reg32[10].dffe_i|q~q ;
wire \my_regfile|data_readRegB[10]~451_combout ;
wire \my_regfile|data_readRegB[10]~454_combout ;
wire \my_regfile|data_readRegB[10]~452_combout ;
wire \my_regfile|data_readRegB[10]~453_combout ;
wire \my_regfile|data_readRegB[10]~455_combout ;
wire \my_regfile|data_readRegB[10]~444_combout ;
wire \my_regfile|data_readRegB[10]~443_combout ;
wire \my_regfile|data_readRegB[10]~441_combout ;
wire \my_regfile|data_readRegB[10]~442_combout ;
wire \my_regfile|data_readRegB[10]~445_combout ;
wire \my_regfile|data_readRegB[10]~447_combout ;
wire \my_regfile|data_readRegB[10]~449_combout ;
wire \my_regfile|data_readRegB[10]~448_combout ;
wire \my_regfile|data_readRegB[10]~446_combout ;
wire \my_regfile|data_readRegB[10]~450_combout ;
wire \my_regfile|data_readRegB[10]~458_combout ;
wire \my_regfile|data_readRegB[10]~459_combout ;
wire \my_regfile|data_readRegB[10]~456_combout ;
wire \my_regfile|data_readRegB[10]~457_combout ;
wire \my_regfile|data_readRegB[10]~460_combout ;
wire \my_regfile|data_readRegB[10]~461_combout ;
wire \my_processor|realInputB[10]~21_combout ;
wire \my_processor|my_alu|Add0~20_combout ;
wire \my_processor|my_alu|Selector21~2_combout ;
wire \my_processor|my_alu|Selector21~3_combout ;
wire \my_processor|my_alu|Add1~20_combout ;
wire \my_processor|my_alu|ShiftRight0~31_combout ;
wire \my_processor|my_alu|ShiftRight0~61_combout ;
wire \my_processor|my_alu|ShiftRight0~62_combout ;
wire \my_processor|my_alu|Selector21~0_combout ;
wire \my_processor|my_alu|Selector21~1_combout ;
wire \my_processor|my_alu|Selector21~4_combout ;
wire \my_processor|my_alu|Selector21~5_combout ;
wire \my_processor|data_writeReg[22]~141_combout ;
wire \my_processor|data_writeReg[22]~142_combout ;
wire \my_processor|my_alu|ShiftLeft0~43_combout ;
wire \my_processor|my_alu|ShiftRight0~83_combout ;
wire \my_processor|my_alu|ShiftRight0~85_combout ;
wire \my_processor|my_alu|ShiftLeft0~92_combout ;
wire \my_processor|data_writeReg[22]~139_combout ;
wire \my_processor|data_writeReg[22]~140_combout ;
wire \my_processor|my_alu|Add1~44_combout ;
wire \my_processor|data_writeReg[22]~143_combout ;
wire \my_processor|my_alu|Add0~44_combout ;
wire \my_processor|data_writeReg[22]~144_combout ;
wire \my_processor|data_writeReg[22]~145_combout ;
wire \my_processor|data_writeReg[22]~138_combout ;
wire \my_processor|data_writeReg[22]~146_combout ;
wire \my_regfile|register[29].reg_i|reg32[22].dffe_i|q~q ;
wire \my_regfile|data_readRegB[22]~204_combout ;
wire \my_regfile|data_readRegB[22]~205_combout ;
wire \my_regfile|data_readRegB[22]~206_combout ;
wire \my_regfile|data_readRegB[22]~207_combout ;
wire \my_regfile|data_readRegB[22]~202_combout ;
wire \my_regfile|data_readRegB[22]~200_combout ;
wire \my_regfile|data_readRegB[22]~199_combout ;
wire \my_regfile|data_readRegB[22]~201_combout ;
wire \my_regfile|data_readRegB[22]~203_combout ;
wire \my_regfile|data_readRegB[22]~208_combout ;
wire \my_regfile|data_readRegB[22]~197_combout ;
wire \my_regfile|data_readRegB[22]~196_combout ;
wire \my_regfile|data_readRegB[22]~194_combout ;
wire \my_regfile|data_readRegB[22]~195_combout ;
wire \my_regfile|data_readRegB[22]~198_combout ;
wire \my_regfile|data_readRegB[22]~190_combout ;
wire \my_regfile|data_readRegB[22]~191_combout ;
wire \my_regfile|data_readRegB[22]~189_combout ;
wire \my_regfile|data_readRegB[22]~192_combout ;
wire \my_regfile|data_readRegB[22]~193_combout ;
wire \my_regfile|data_readRegB[22]~209_combout ;
wire \my_processor|my_alu|Add0~46_combout ;
wire \my_processor|my_alu|ShiftRight0~88_combout ;
wire \my_processor|my_alu|ShiftLeft0~19_combout ;
wire \my_processor|my_alu|ShiftLeft0~20_combout ;
wire \my_processor|my_alu|ShiftLeft0~23_combout ;
wire \my_processor|my_alu|ShiftLeft0~44_combout ;
wire \my_processor|data_writeReg[23]~148_combout ;
wire \my_processor|data_writeReg[23]~149_combout ;
wire \my_processor|my_alu|Add1~46_combout ;
wire \my_processor|data_writeReg[23]~150_combout ;
wire \my_processor|data_writeReg[23]~151_combout ;
wire \my_processor|data_writeReg[23]~152_combout ;
wire \my_processor|data_writeReg[23]~153_combout ;
wire \my_processor|data_writeReg[23]~147_combout ;
wire \my_processor|data_writeReg[23]~154_combout ;
wire \my_regfile|register[24].reg_i|reg32[23].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[23].dffe_i|q~q ;
wire \my_regfile|data_readRegA[23]~181_combout ;
wire \my_regfile|data_readRegA[23]~180_combout ;
wire \my_regfile|data_readRegA[23]~179_combout ;
wire \my_regfile|data_readRegA[23]~178_combout ;
wire \my_regfile|data_readRegA[23]~182_combout ;
wire \my_regfile|data_readRegA[23]~175_combout ;
wire \my_regfile|data_readRegA[23]~176_combout ;
wire \my_regfile|data_readRegA[23]~173_combout ;
wire \my_regfile|data_readRegA[23]~174_combout ;
wire \my_regfile|data_readRegA[23]~177_combout ;
wire \my_regfile|data_readRegA[23]~168_combout ;
wire \my_regfile|data_readRegA[23]~170_combout ;
wire \my_regfile|data_readRegA[23]~169_combout ;
wire \my_regfile|data_readRegA[23]~171_combout ;
wire \my_regfile|data_readRegA[23]~172_combout ;
wire \my_regfile|data_readRegA[23]~186_combout ;
wire \my_regfile|data_readRegA[23]~183_combout ;
wire \my_regfile|data_readRegA[23]~185_combout ;
wire \my_regfile|data_readRegA[23]~184_combout ;
wire \my_regfile|data_readRegA[23]~187_combout ;
wire \my_regfile|data_readRegA[23]~188_combout ;
wire \my_processor|my_alu|ShiftRight0~17_combout ;
wire \my_processor|my_alu|ShiftRight0~40_combout ;
wire \my_processor|my_alu|ShiftRight0~43_combout ;
wire \my_processor|my_alu|Selector22~0_combout ;
wire \my_processor|my_alu|ShiftRight0~32_combout ;
wire \my_processor|my_alu|ShiftRight0~33_combout ;
wire \my_processor|my_alu|Selector22~1_combout ;
wire \my_processor|my_alu|Add1~18_combout ;
wire \my_processor|my_alu|Selector22~2_combout ;
wire \my_processor|my_alu|Selector22~3_combout ;
wire \my_processor|my_alu|Selector22~4_combout ;
wire \my_processor|my_alu|inner_result~1_combout ;
wire \my_processor|my_alu|Add0~48_combout ;
wire \my_processor|my_alu|ShiftLeft0~94_combout ;
wire \my_processor|data_writeReg[24]~155_combout ;
wire \my_processor|my_alu|ShiftLeft0~48_combout ;
wire \my_processor|data_writeReg[24]~156_combout ;
wire \my_processor|my_alu|ShiftRight0~89_combout ;
wire \my_processor|my_alu|Add1~48_combout ;
wire \my_processor|data_writeReg[24]~157_combout ;
wire \my_processor|data_writeReg[24]~158_combout ;
wire \my_processor|my_alu|inner_result~0_combout ;
wire \my_processor|data_writeReg[24]~159_combout ;
wire \my_processor|data_writeReg[24]~160_combout ;
wire \my_processor|data_writeReg[24]~161_combout ;
wire \my_processor|data_writeReg[24]~162_combout ;
wire \my_processor|data_writeReg[24]~215_combout ;
wire \my_regfile|register[20].reg_i|reg32[24].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[24].dffe_i|q~q ;
wire \my_regfile|data_readRegA[24]~158_combout ;
wire \my_regfile|data_readRegA[24]~160_combout ;
wire \my_regfile|data_readRegA[24]~159_combout ;
wire \my_regfile|data_readRegA[24]~157_combout ;
wire \my_regfile|data_readRegA[24]~161_combout ;
wire \my_regfile|data_readRegA[24]~154_combout ;
wire \my_regfile|data_readRegA[24]~155_combout ;
wire \my_regfile|data_readRegA[24]~153_combout ;
wire \my_regfile|data_readRegA[24]~152_combout ;
wire \my_regfile|data_readRegA[24]~156_combout ;
wire \my_regfile|data_readRegA[24]~150_combout ;
wire \my_regfile|data_readRegA[24]~148_combout ;
wire \my_regfile|data_readRegA[24]~147_combout ;
wire \my_regfile|data_readRegA[24]~149_combout ;
wire \my_regfile|data_readRegA[24]~151_combout ;
wire \my_regfile|data_readRegA[24]~164_combout ;
wire \my_regfile|data_readRegA[24]~163_combout ;
wire \my_regfile|data_readRegA[24]~162_combout ;
wire \my_regfile|data_readRegA[24]~165_combout ;
wire \my_regfile|data_readRegA[24]~166_combout ;
wire \my_regfile|data_readRegA[24]~167_combout ;
wire \my_processor|my_alu|Equal0~15_combout ;
wire \my_processor|my_alu|Equal0~18_combout ;
wire \my_processor|my_alu|Equal0~17_combout ;
wire \my_processor|realInputB[27]~4_combout ;
wire \my_processor|my_alu|Equal0~16_combout ;
wire \my_processor|my_alu|Equal0~19_combout ;
wire \my_processor|my_alu|Equal0~6_combout ;
wire \my_processor|my_alu|Equal0~8_combout ;
wire \my_processor|my_alu|Equal0~5_combout ;
wire \my_processor|my_alu|Equal0~7_combout ;
wire \my_processor|my_alu|Equal0~9_combout ;
wire \my_processor|my_alu|Equal0~11_combout ;
wire \my_processor|my_alu|Equal0~10_combout ;
wire \my_processor|my_alu|Equal0~13_combout ;
wire \my_processor|my_alu|Equal0~12_combout ;
wire \my_processor|my_alu|Equal0~14_combout ;
wire \my_processor|my_alu|Equal0~20_combout ;
wire \my_processor|isPCplusN~0_combout ;
wire \my_processor|pcPlusN|Add0~53 ;
wire \my_processor|pcPlusN|Add0~54_combout ;
wire \my_processor|pc_next[27]~62_combout ;
wire \my_processor|pc_next[27]~68_combout ;
wire \my_processor|pc|reg32[27].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~53 ;
wire \my_processor|pc_alu|Add0~54_combout ;
wire \my_processor|my_alu|Add0~53 ;
wire \my_processor|my_alu|Add0~54_combout ;
wire \my_processor|my_alu|Selector0~0_combout ;
wire \my_processor|ALUop[2]~6_combout ;
wire \my_processor|ALUop[1]~7_combout ;
wire \my_processor|data_writeReg[27]~179_combout ;
wire \my_processor|data_writeReg[27]~180_combout ;
wire \my_processor|data_writeReg[27]~181_combout ;
wire \my_processor|my_alu|ShiftLeft0~25_combout ;
wire \my_processor|my_alu|ShiftLeft0~24_combout ;
wire \my_processor|my_alu|ShiftLeft0~26_combout ;
wire \my_processor|data_writeReg[27]~182_combout ;
wire \my_processor|data_writeReg[27]~183_combout ;
wire \my_processor|data_writeReg[27]~184_combout ;
wire \my_processor|my_alu|Add1~53 ;
wire \my_processor|my_alu|Add1~54_combout ;
wire \my_processor|my_alu|Selector4~0_combout ;
wire \my_processor|my_alu|Selector4~1_combout ;
wire \my_processor|data_writeReg[27]~185_combout ;
wire \my_processor|data_writeReg[27]~186_combout ;
wire \my_processor|data_writeReg[27]~187_combout ;
wire \my_processor|data_writeReg[27]~188_combout ;
wire \my_regfile|register[10].reg_i|reg32[27].dffe_i|q~q ;
wire \my_regfile|data_readRegA[27]~89_combout ;
wire \my_regfile|data_readRegA[27]~90_combout ;
wire \my_regfile|data_readRegA[27]~91_combout ;
wire \my_regfile|data_readRegA[27]~92_combout ;
wire \my_regfile|data_readRegA[27]~93_combout ;
wire \my_regfile|data_readRegA[27]~101_combout ;
wire \my_regfile|data_readRegA[27]~102_combout ;
wire \my_regfile|data_readRegA[27]~100_combout ;
wire \my_regfile|data_readRegA[27]~99_combout ;
wire \my_regfile|data_readRegA[27]~103_combout ;
wire \my_regfile|data_readRegA[27]~86_combout ;
wire \my_regfile|data_readRegA[27]~84_combout ;
wire \my_regfile|data_readRegA[27]~87_combout ;
wire \my_regfile|data_readRegA[27]~85_combout ;
wire \my_regfile|data_readRegA[27]~88_combout ;
wire \my_regfile|data_readRegA[27]~97_combout ;
wire \my_regfile|data_readRegA[27]~94_combout ;
wire \my_regfile|data_readRegA[27]~95_combout ;
wire \my_regfile|data_readRegA[27]~96_combout ;
wire \my_regfile|data_readRegA[27]~98_combout ;
wire \my_regfile|data_readRegA[27]~104_combout ;
wire \my_processor|my_alu|Add0~55 ;
wire \my_processor|my_alu|Add0~56_combout ;
wire \my_processor|my_alu|inner_result~5_combout ;
wire \my_processor|my_alu|ShiftRight0~93_combout ;
wire \my_processor|my_alu|Selector29~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~100_combout ;
wire \my_processor|data_writeReg[28]~189_combout ;
wire \my_processor|data_writeReg[28]~190_combout ;
wire \my_processor|my_alu|ShiftLeft0~61_combout ;
wire \my_processor|data_writeReg[28]~191_combout ;
wire \my_processor|data_writeReg[28]~192_combout ;
wire \my_processor|my_alu|inner_result~4_combout ;
wire \my_processor|my_alu|Add1~55 ;
wire \my_processor|my_alu|Add1~56_combout ;
wire \my_processor|data_writeReg[28]~193_combout ;
wire \my_processor|data_writeReg[28]~194_combout ;
wire \my_processor|data_writeReg[29]~196_combout ;
wire \my_processor|data_writeReg[28]~195_combout ;
wire \my_processor|pcPlusN|Add0~55 ;
wire \my_processor|pcPlusN|Add0~56_combout ;
wire \my_processor|pc_next[28]~63_combout ;
wire \my_processor|pc_next[28]~69_combout ;
wire \my_processor|pc|reg32[28].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~55 ;
wire \my_processor|pc_alu|Add0~56_combout ;
wire \my_processor|data_writeReg[28]~197_combout ;
wire \my_regfile|register[2].reg_i|reg32[28].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[28].dffe_i|q~q ;
wire \my_regfile|data_readRegA[28]~63_combout ;
wire \my_regfile|data_readRegA[28]~65_combout ;
wire \my_regfile|data_readRegA[28]~64_combout ;
wire \my_regfile|data_readRegA[28]~66_combout ;
wire \my_regfile|data_readRegA[28]~67_combout ;
wire \my_regfile|data_readRegA[28]~68_combout ;
wire \my_regfile|data_readRegA[28]~71_combout ;
wire \my_regfile|data_readRegA[28]~69_combout ;
wire \my_regfile|data_readRegA[28]~70_combout ;
wire \my_regfile|data_readRegA[28]~72_combout ;
wire \my_regfile|data_readRegA[28]~81_combout ;
wire \my_regfile|data_readRegA[28]~79_combout ;
wire \my_regfile|data_readRegA[28]~78_combout ;
wire \my_regfile|data_readRegA[28]~80_combout ;
wire \my_regfile|data_readRegA[28]~82_combout ;
wire \my_regfile|data_readRegA[28]~76_combout ;
wire \my_regfile|data_readRegA[28]~75_combout ;
wire \my_regfile|data_readRegA[28]~73_combout ;
wire \my_regfile|data_readRegA[28]~74_combout ;
wire \my_regfile|data_readRegA[28]~77_combout ;
wire \my_regfile|data_readRegA[28]~83_combout ;
wire \my_processor|my_alu|Add0~57 ;
wire \my_processor|my_alu|Add0~58_combout ;
wire \my_processor|my_alu|Add1~57 ;
wire \my_processor|my_alu|Add1~58_combout ;
wire \my_processor|my_alu|ShiftLeft0~27_combout ;
wire \my_processor|data_writeReg[29]~198_combout ;
wire \my_processor|data_writeReg[29]~199_combout ;
wire \my_processor|data_writeReg[29]~200_combout ;
wire \my_processor|data_writeReg[29]~201_combout ;
wire \my_processor|data_writeReg[29]~202_combout ;
wire \my_processor|data_writeReg[29]~203_combout ;
wire \my_processor|data_writeReg[29]~204_combout ;
wire \my_processor|pcPlusN|Add0~57 ;
wire \my_processor|pcPlusN|Add0~58_combout ;
wire \my_processor|pc_next[29]~64_combout ;
wire \my_processor|pc_next[29]~70_combout ;
wire \my_processor|pc|reg32[29].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~57 ;
wire \my_processor|pc_alu|Add0~58_combout ;
wire \my_processor|data_writeReg[29]~205_combout ;
wire \my_regfile|register[31].reg_i|reg32[29].dffe_i|q~q ;
wire \my_regfile|data_readRegA[29]~59_combout ;
wire \my_regfile|data_readRegA[29]~60_combout ;
wire \my_regfile|data_readRegA[29]~58_combout ;
wire \my_regfile|data_readRegA[29]~57_combout ;
wire \my_regfile|data_readRegA[29]~61_combout ;
wire \my_regfile|data_readRegA[29]~52_combout ;
wire \my_regfile|data_readRegA[29]~55_combout ;
wire \my_regfile|data_readRegA[29]~54_combout ;
wire \my_regfile|data_readRegA[29]~53_combout ;
wire \my_regfile|data_readRegA[29]~56_combout ;
wire \my_regfile|data_readRegA[29]~45_combout ;
wire \my_regfile|data_readRegA[29]~43_combout ;
wire \my_regfile|data_readRegA[29]~44_combout ;
wire \my_regfile|data_readRegA[29]~42_combout ;
wire \my_regfile|data_readRegA[29]~46_combout ;
wire \my_regfile|data_readRegA[29]~50_combout ;
wire \my_regfile|data_readRegA[29]~47_combout ;
wire \my_regfile|data_readRegA[29]~48_combout ;
wire \my_regfile|data_readRegA[29]~49_combout ;
wire \my_regfile|data_readRegA[29]~51_combout ;
wire \my_regfile|data_readRegA[29]~62_combout ;
wire \my_processor|my_alu|LessThan0~1_cout ;
wire \my_processor|my_alu|LessThan0~3_cout ;
wire \my_processor|my_alu|LessThan0~5_cout ;
wire \my_processor|my_alu|LessThan0~7_cout ;
wire \my_processor|my_alu|LessThan0~9_cout ;
wire \my_processor|my_alu|LessThan0~11_cout ;
wire \my_processor|my_alu|LessThan0~13_cout ;
wire \my_processor|my_alu|LessThan0~15_cout ;
wire \my_processor|my_alu|LessThan0~17_cout ;
wire \my_processor|my_alu|LessThan0~19_cout ;
wire \my_processor|my_alu|LessThan0~21_cout ;
wire \my_processor|my_alu|LessThan0~23_cout ;
wire \my_processor|my_alu|LessThan0~25_cout ;
wire \my_processor|my_alu|LessThan0~27_cout ;
wire \my_processor|my_alu|LessThan0~29_cout ;
wire \my_processor|my_alu|LessThan0~31_cout ;
wire \my_processor|my_alu|LessThan0~33_cout ;
wire \my_processor|my_alu|LessThan0~35_cout ;
wire \my_processor|my_alu|LessThan0~37_cout ;
wire \my_processor|my_alu|LessThan0~39_cout ;
wire \my_processor|my_alu|LessThan0~41_cout ;
wire \my_processor|my_alu|LessThan0~43_cout ;
wire \my_processor|my_alu|LessThan0~45_cout ;
wire \my_processor|my_alu|LessThan0~47_cout ;
wire \my_processor|my_alu|LessThan0~49_cout ;
wire \my_processor|my_alu|LessThan0~51_cout ;
wire \my_processor|my_alu|LessThan0~53_cout ;
wire \my_processor|my_alu|LessThan0~55_cout ;
wire \my_processor|my_alu|LessThan0~57_cout ;
wire \my_processor|my_alu|LessThan0~59_cout ;
wire \my_processor|my_alu|LessThan0~61_cout ;
wire \my_processor|my_alu|LessThan0~62_combout ;
wire \my_processor|WideOr3~8_combout ;
wire \my_processor|WideOr3~7_combout ;
wire \my_processor|WideOr3~5_combout ;
wire \my_processor|WideOr3~6_combout ;
wire \my_processor|WideOr3~9_combout ;
wire \my_processor|WideOr3~1_combout ;
wire \my_processor|WideOr3~0_combout ;
wire \my_processor|WideOr3~3_combout ;
wire \my_processor|WideOr3~2_combout ;
wire \my_processor|WideOr3~4_combout ;
wire \my_processor|WideOr4~0_combout ;
wire \my_processor|WideOr4~1_combout ;
wire \my_processor|pc|reg32[16].dffe_i|q~4_combout ;
wire \my_processor|pc|reg32[16].dffe_i|q~6_combout ;
wire \my_processor|pc_next[12]~32_combout ;
wire \my_processor|pc_next[12]~33_combout ;
wire \my_processor|pc|reg32[12].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~24_combout ;
wire \my_processor|my_alu|Add0~24_combout ;
wire \my_processor|data_writeReg[12]~52_combout ;
wire \my_processor|data_writeReg[12]~53_combout ;
wire \my_processor|my_alu|Add1~24_combout ;
wire \my_processor|data_writeReg[12]~50_combout ;
wire \my_processor|my_alu|ShiftRight0~74_combout ;
wire \my_processor|data_writeReg[12]~51_combout ;
wire \my_processor|data_writeReg[12]~54_combout ;
wire \my_processor|data_writeReg[12]~58_combout ;
wire \my_processor|data_writeReg[12]~59_combout ;
wire \my_processor|data_writeReg[12]~60_combout ;
wire \my_regfile|register[4].reg_i|reg32[12].dffe_i|q~q ;
wire \my_regfile|data_readRegA[12]~400_combout ;
wire \my_regfile|data_readRegA[12]~402_combout ;
wire \my_regfile|data_readRegA[12]~399_combout ;
wire \my_regfile|data_readRegA[12]~401_combout ;
wire \my_regfile|data_readRegA[12]~403_combout ;
wire \my_regfile|data_readRegA[12]~404_combout ;
wire \my_regfile|data_readRegA[12]~407_combout ;
wire \my_regfile|data_readRegA[12]~406_combout ;
wire \my_regfile|data_readRegA[12]~405_combout ;
wire \my_regfile|data_readRegA[12]~408_combout ;
wire \my_regfile|data_readRegA[12]~414_combout ;
wire \my_regfile|data_readRegA[12]~410_combout ;
wire \my_regfile|data_readRegA[12]~411_combout ;
wire \my_regfile|data_readRegA[12]~409_combout ;
wire \my_regfile|data_readRegA[12]~412_combout ;
wire \my_regfile|data_readRegA[12]~413_combout ;
wire \my_regfile|data_readRegA[12]~415_combout ;
wire \my_regfile|data_readRegA[12]~416_combout ;
wire \my_regfile|data_readRegA[12]~417_combout ;
wire \my_regfile|data_readRegA[12]~418_combout ;
wire \my_regfile|data_readRegA[12]~419_combout ;
wire \my_processor|my_alu|ShiftRight0~5_combout ;
wire \my_processor|my_alu|ShiftRight0~6_combout ;
wire \my_processor|my_alu|ShiftRight0~10_combout ;
wire \my_processor|my_alu|Selector23~0_combout ;
wire \my_processor|my_alu|Selector23~1_combout ;
wire \my_processor|my_alu|Selector23~4_combout ;
wire \my_processor|my_alu|Selector23~5_combout ;
wire \my_processor|data_writeReg[7]~37_combout ;
wire \my_processor|data_writeReg[7]~38_combout ;
wire \my_processor|data_writeReg[7]~39_combout ;
wire \my_regfile|register[2].reg_i|reg32[7].dffe_i|q~q ;
wire \my_regfile|data_readRegB[7]~505_combout ;
wire \my_regfile|data_readRegB[7]~507_combout ;
wire \my_regfile|data_readRegB[7]~506_combout ;
wire \my_regfile|data_readRegB[7]~504_combout ;
wire \my_regfile|data_readRegB[7]~508_combout ;
wire \my_regfile|data_readRegB[7]~509_combout ;
wire \my_regfile|data_readRegB[7]~512_combout ;
wire \my_regfile|data_readRegB[7]~510_combout ;
wire \my_regfile|data_readRegB[7]~511_combout ;
wire \my_regfile|data_readRegB[7]~513_combout ;
wire \my_regfile|data_readRegB[7]~517_combout ;
wire \my_regfile|data_readRegB[7]~516_combout ;
wire \my_regfile|data_readRegB[7]~515_combout ;
wire \my_regfile|data_readRegB[7]~514_combout ;
wire \my_regfile|data_readRegB[7]~518_combout ;
wire \my_regfile|data_readRegB[7]~522_combout ;
wire \my_regfile|data_readRegB[7]~520_combout ;
wire \my_regfile|data_readRegB[7]~519_combout ;
wire \my_regfile|data_readRegB[7]~521_combout ;
wire \my_regfile|data_readRegB[7]~523_combout ;
wire \my_regfile|data_readRegB[7]~524_combout ;
wire \my_processor|realInputB[7]~24_combout ;
wire \my_processor|my_alu|Add0~14_combout ;
wire \my_processor|my_alu|Selector26~1_combout ;
wire \my_processor|my_alu|Add1~14_combout ;
wire \my_processor|my_alu|Selector24~2_combout ;
wire \my_processor|my_alu|Selector24~3_combout ;
wire \my_processor|my_alu|ShiftRight0~56_combout ;
wire \my_processor|my_alu|ShiftRight0~8_combout ;
wire \my_processor|my_alu|ShiftRight0~70_combout ;
wire \my_processor|my_alu|Selector24~0_combout ;
wire \my_processor|my_alu|Selector24~1_combout ;
wire \my_processor|my_alu|Selector24~4_combout ;
wire \my_processor|my_alu|Selector24~5_combout ;
wire \my_processor|data_writeReg[6]~34_combout ;
wire \my_processor|data_writeReg[6]~35_combout ;
wire \my_processor|data_writeReg[6]~36_combout ;
wire \my_regfile|register[6].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~527_combout ;
wire \my_regfile|register[4].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[3].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~526_combout ;
wire \my_regfile|register[7].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[8].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[8].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~528_combout ;
wire \my_regfile|register[2].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[2].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[1].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~525_combout ;
wire \my_regfile|data_readRegA[6]~529_combout ;
wire \my_regfile|register[13].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[13].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[14].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~532_combout ;
wire \my_regfile|register[11].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[12].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~531_combout ;
wire \my_regfile|register[10].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[10].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~530_combout ;
wire \my_regfile|register[16].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[15].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~533_combout ;
wire \my_regfile|data_readRegA[6]~534_combout ;
wire \my_regfile|register[31].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[31].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~542_combout ;
wire \my_regfile|register[26].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~540_combout ;
wire \my_regfile|register[30].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[30].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~543_combout ;
wire \my_regfile|register[28].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~541_combout ;
wire \my_regfile|data_readRegA[6]~544_combout ;
wire \my_regfile|register[22].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[22].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[21].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~537_combout ;
wire \my_regfile|register[20].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[19].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~536_combout ;
wire \my_regfile|register[23].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[24].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~538_combout ;
wire \my_regfile|register[17].reg_i|reg32[6].dffe_i|q~feeder_combout ;
wire \my_regfile|register[17].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|register[18].reg_i|reg32[6].dffe_i|q~q ;
wire \my_regfile|data_readRegA[6]~535_combout ;
wire \my_regfile|data_readRegA[6]~539_combout ;
wire \my_regfile|data_readRegA[6]~545_combout ;
wire \my_processor|my_alu|Add0~12_combout ;
wire \my_processor|my_alu|ShiftRight0~55_combout ;
wire \my_processor|my_alu|ShiftRight0~57_combout ;
wire \my_processor|my_alu|Selector25~0_combout ;
wire \my_processor|my_alu|Selector25~1_combout ;
wire \my_processor|my_alu|Add1~12_combout ;
wire \my_processor|my_alu|Selector25~2_combout ;
wire \my_processor|my_alu|Selector25~3_combout ;
wire \my_processor|my_alu|Selector25~4_combout ;
wire \my_processor|my_alu|Selector25~5_combout ;
wire \my_processor|data_writeReg[5]~31_combout ;
wire \my_processor|data_writeReg[5]~32_combout ;
wire \my_processor|data_writeReg[5]~33_combout ;
wire \my_regfile|register[7].reg_i|reg32[5].dffe_i|q~q ;
wire \my_regfile|data_readRegB[5]~553_combout ;
wire \my_regfile|data_readRegB[5]~551_combout ;
wire \my_regfile|data_readRegB[5]~554_combout ;
wire \my_regfile|data_readRegB[5]~552_combout ;
wire \my_regfile|data_readRegB[5]~555_combout ;
wire \my_regfile|data_readRegB[5]~548_combout ;
wire \my_regfile|data_readRegB[5]~546_combout ;
wire \my_regfile|data_readRegB[5]~549_combout ;
wire \my_regfile|data_readRegB[5]~547_combout ;
wire \my_regfile|data_readRegB[5]~550_combout ;
wire \my_regfile|data_readRegB[5]~562_combout ;
wire \my_regfile|data_readRegB[5]~561_combout ;
wire \my_regfile|data_readRegB[5]~564_combout ;
wire \my_regfile|data_readRegB[5]~563_combout ;
wire \my_regfile|data_readRegB[5]~565_combout ;
wire \my_regfile|data_readRegB[5]~556_combout ;
wire \my_regfile|data_readRegB[5]~559_combout ;
wire \my_regfile|data_readRegB[5]~558_combout ;
wire \my_regfile|data_readRegB[5]~557_combout ;
wire \my_regfile|data_readRegB[5]~560_combout ;
wire \my_regfile|data_readRegB[5]~566_combout ;
wire \my_processor|realInputB[5]~26_combout ;
wire \my_processor|my_alu|Add0~10_combout ;
wire \my_processor|my_alu|ShiftRight0~26_combout ;
wire \my_processor|my_alu|ShiftRight0~27_combout ;
wire \my_processor|my_alu|ShiftRight0~28_combout ;
wire \my_processor|my_alu|Selector26~2_combout ;
wire \my_processor|my_alu|Selector26~3_combout ;
wire \my_processor|my_alu|Add1~10_combout ;
wire \my_processor|my_alu|Selector26~4_combout ;
wire \my_processor|my_alu|Selector26~5_combout ;
wire \my_processor|my_alu|Selector26~6_combout ;
wire \my_processor|my_alu|Selector26~7_combout ;
wire \my_processor|data_writeReg[8]~40_combout ;
wire \my_processor|data_writeReg[8]~41_combout ;
wire \my_processor|data_writeReg[8]~42_combout ;
wire \my_regfile|register[22].reg_i|reg32[8].dffe_i|q~q ;
wire \my_regfile|data_readRegB[8]~489_combout ;
wire \my_regfile|data_readRegB[8]~488_combout ;
wire \my_regfile|data_readRegB[8]~491_combout ;
wire \my_regfile|data_readRegB[8]~490_combout ;
wire \my_regfile|data_readRegB[8]~492_combout ;
wire \my_regfile|data_readRegB[8]~498_combout ;
wire \my_regfile|data_readRegB[8]~499_combout ;
wire \my_regfile|data_readRegB[8]~500_combout ;
wire \my_regfile|data_readRegB[8]~501_combout ;
wire \my_regfile|data_readRegB[8]~493_combout ;
wire \my_regfile|data_readRegB[8]~496_combout ;
wire \my_regfile|data_readRegB[8]~495_combout ;
wire \my_regfile|data_readRegB[8]~494_combout ;
wire \my_regfile|data_readRegB[8]~497_combout ;
wire \my_regfile|data_readRegB[8]~502_combout ;
wire \my_regfile|data_readRegB[8]~485_combout ;
wire \my_regfile|data_readRegB[8]~483_combout ;
wire \my_regfile|data_readRegB[8]~484_combout ;
wire \my_regfile|data_readRegB[8]~486_combout ;
wire \my_regfile|data_readRegB[8]~487_combout ;
wire \my_regfile|data_readRegB[8]~503_combout ;
wire \my_processor|data_writeReg[9]~43_combout ;
wire \my_processor|data_writeReg[9]~44_combout ;
wire \my_processor|data_writeReg[9]~213_combout ;
wire \my_regfile|register[5].reg_i|reg32[9].dffe_i|q~q ;
wire \my_regfile|data_readRegA[9]~464_combout ;
wire \my_regfile|data_readRegA[9]~465_combout ;
wire \my_regfile|data_readRegA[9]~462_combout ;
wire \my_regfile|data_readRegA[9]~463_combout ;
wire \my_regfile|data_readRegA[9]~466_combout ;
wire \my_regfile|data_readRegA[9]~474_combout ;
wire \my_regfile|data_readRegA[9]~475_combout ;
wire \my_regfile|data_readRegA[9]~473_combout ;
wire \my_regfile|data_readRegA[9]~472_combout ;
wire \my_regfile|data_readRegA[9]~476_combout ;
wire \my_regfile|data_readRegA[9]~470_combout ;
wire \my_regfile|data_readRegA[9]~467_combout ;
wire \my_regfile|data_readRegA[9]~469_combout ;
wire \my_regfile|data_readRegA[9]~468_combout ;
wire \my_regfile|data_readRegA[9]~471_combout ;
wire \my_regfile|data_readRegA[9]~479_combout ;
wire \my_regfile|data_readRegA[9]~477_combout ;
wire \my_regfile|data_readRegA[9]~478_combout ;
wire \my_regfile|data_readRegA[9]~480_combout ;
wire \my_regfile|data_readRegA[9]~481_combout ;
wire \my_regfile|data_readRegA[9]~482_combout ;
wire \my_processor|my_alu|ShiftRight0~7_combout ;
wire \my_processor|my_alu|ShiftRight0~9_combout ;
wire \my_processor|my_alu|ShiftRight0~2_combout ;
wire \my_processor|my_alu|ShiftRight0~1_combout ;
wire \my_processor|my_alu|ShiftRight0~3_combout ;
wire \my_processor|my_alu|Selector27~0_combout ;
wire \my_processor|my_alu|Selector27~1_combout ;
wire \my_processor|my_alu|Add1~8_combout ;
wire \my_processor|my_alu|Selector27~2_combout ;
wire \my_processor|my_alu|Selector27~3_combout ;
wire \my_processor|my_alu|Selector27~4_combout ;
wire \my_processor|my_alu|Selector27~5_combout ;
wire \my_processor|data_writeReg[3]~25_combout ;
wire \my_processor|data_writeReg[3]~26_combout ;
wire \my_processor|data_writeReg[3]~27_combout ;
wire \my_regfile|register[15].reg_i|reg32[3].dffe_i|q~q ;
wire \my_regfile|data_readRegB[3]~606_combout ;
wire \my_regfile|data_readRegB[3]~604_combout ;
wire \my_regfile|data_readRegB[3]~605_combout ;
wire \my_regfile|data_readRegB[3]~603_combout ;
wire \my_regfile|data_readRegB[3]~607_combout ;
wire \my_regfile|data_readRegB[3]~588_combout ;
wire \my_regfile|data_readRegB[3]~590_combout ;
wire \my_regfile|data_readRegB[3]~591_combout ;
wire \my_regfile|data_readRegB[3]~589_combout ;
wire \my_regfile|data_readRegB[3]~592_combout ;
wire \my_regfile|data_readRegB[3]~595_combout ;
wire \my_regfile|data_readRegB[3]~594_combout ;
wire \my_regfile|data_readRegB[3]~593_combout ;
wire \my_regfile|data_readRegB[3]~596_combout ;
wire \my_regfile|data_readRegB[3]~597_combout ;
wire \my_regfile|data_readRegB[3]~598_combout ;
wire \my_regfile|data_readRegB[3]~599_combout ;
wire \my_regfile|data_readRegB[3]~601_combout ;
wire \my_regfile|data_readRegB[3]~600_combout ;
wire \my_regfile|data_readRegB[3]~602_combout ;
wire \my_regfile|data_readRegB[3]~608_combout ;
wire \my_processor|realInputB[3]~28_combout ;
wire \my_processor|my_alu|Add0~6_combout ;
wire \my_processor|my_alu|Selector29~5_combout ;
wire \my_processor|my_alu|Add1~6_combout ;
wire \my_processor|my_alu|Selector28~2_combout ;
wire \my_processor|my_alu|ShiftRight0~25_combout ;
wire \my_processor|my_alu|Selector28~0_combout ;
wire \my_processor|my_alu|Selector28~1_combout ;
wire \my_processor|my_alu|Selector28~3_combout ;
wire \my_processor|my_alu|Selector28~4_combout ;
wire \my_processor|my_alu|Selector28~5_combout ;
wire \my_processor|data_writeReg[2]~22_combout ;
wire \my_processor|data_writeReg[2]~23_combout ;
wire \my_processor|data_writeReg[2]~24_combout ;
wire \my_regfile|register[6].reg_i|reg32[2].dffe_i|q~q ;
wire \my_regfile|data_readRegA[2]~611_combout ;
wire \my_regfile|data_readRegA[2]~610_combout ;
wire \my_regfile|data_readRegA[2]~612_combout ;
wire \my_regfile|data_readRegA[2]~609_combout ;
wire \my_regfile|data_readRegA[2]~613_combout ;
wire \my_regfile|data_readRegA[2]~620_combout ;
wire \my_regfile|data_readRegA[2]~621_combout ;
wire \my_regfile|data_readRegA[2]~622_combout ;
wire \my_regfile|data_readRegA[2]~619_combout ;
wire \my_regfile|data_readRegA[2]~623_combout ;
wire \my_regfile|data_readRegA[2]~626_combout ;
wire \my_regfile|data_readRegA[2]~624_combout ;
wire \my_regfile|data_readRegA[2]~625_combout ;
wire \my_regfile|data_readRegA[2]~627_combout ;
wire \my_regfile|data_readRegA[2]~628_combout ;
wire \my_regfile|data_readRegA[2]~617_combout ;
wire \my_regfile|data_readRegA[2]~614_combout ;
wire \my_regfile|data_readRegA[2]~616_combout ;
wire \my_regfile|data_readRegA[2]~615_combout ;
wire \my_regfile|data_readRegA[2]~618_combout ;
wire \my_regfile|data_readRegA[2]~629_combout ;
wire \my_processor|my_alu|Add0~4_combout ;
wire \my_processor|my_alu|Selector29~11_combout ;
wire \my_processor|my_alu|Selector29~12_combout ;
wire \my_processor|my_alu|ShiftRight0~0_combout ;
wire \my_processor|my_alu|Selector29~2_combout ;
wire \my_processor|my_alu|Selector29~3_combout ;
wire \my_processor|my_alu|Add1~4_combout ;
wire \my_processor|my_alu|Selector29~7_combout ;
wire \my_processor|my_alu|Selector29~8_combout ;
wire \my_processor|my_alu|Selector29~13_combout ;
wire \my_processor|data_writeReg[1]~18_combout ;
wire \my_processor|data_writeReg[1]~19_combout ;
wire \my_processor|data_writeReg[1]~21_combout ;
wire \my_regfile|register[24].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[24].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[23].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~643_combout ;
wire \my_regfile|register[18].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[17].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~640_combout ;
wire \my_regfile|register[22].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[21].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~642_combout ;
wire \my_regfile|register[20].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[20].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[19].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~641_combout ;
wire \my_regfile|data_readRegA[1]~644_combout ;
wire \my_regfile|register[26].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[25].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~645_combout ;
wire \my_regfile|register[30].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[29].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~648_combout ;
wire \my_regfile|register[31].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~647_combout ;
wire \my_regfile|register[28].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[28].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[27].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~646_combout ;
wire \my_regfile|data_readRegA[1]~649_combout ;
wire \my_regfile|register[8].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[7].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~633_combout ;
wire \my_regfile|register[1].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[2].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~630_combout ;
wire \my_regfile|register[6].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[5].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~632_combout ;
wire \my_regfile|register[3].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[3].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[4].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[4].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~631_combout ;
wire \my_regfile|data_readRegA[1]~634_combout ;
wire \my_regfile|register[15].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[16].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~638_combout ;
wire \my_regfile|register[12].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[12].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[11].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[11].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~636_combout ;
wire \my_regfile|register[10].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[9].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~635_combout ;
wire \my_regfile|register[13].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|register[14].reg_i|reg32[1].dffe_i|q~feeder_combout ;
wire \my_regfile|register[14].reg_i|reg32[1].dffe_i|q~q ;
wire \my_regfile|data_readRegA[1]~637_combout ;
wire \my_regfile|data_readRegA[1]~639_combout ;
wire \my_regfile|data_readRegA[1]~650_combout ;
wire \my_processor|my_alu|Add0~2_combout ;
wire \my_processor|my_alu|Add1~2_combout ;
wire \my_processor|my_alu|Selector31~0_combout ;
wire \my_processor|my_alu|Selector30~0_combout ;
wire \my_processor|my_alu|Selector30~1_combout ;
wire \my_processor|my_alu|Selector30~2_combout ;
wire \my_processor|my_alu|Selector30~3_combout ;
wire \my_processor|my_alu|Selector30~4_combout ;
wire \my_processor|my_alu|Selector30~5_combout ;
wire \my_processor|my_alu|Selector30~6_combout ;
wire \my_processor|data_writeReg[0]~14_combout ;
wire \my_processor|data_writeReg[0]~15_combout ;
wire \my_processor|data_writeReg[0]~17_combout ;
wire \my_regfile|register[4].reg_i|reg32[0].dffe_i|q~feeder_combout ;
wire \my_regfile|register[4].reg_i|reg32[0].dffe_i|q~q ;
wire \my_regfile|data_readRegB[0]~654_combout ;
wire \my_regfile|data_readRegB[0]~651_combout ;
wire \my_regfile|data_readRegB[0]~653_combout ;
wire \my_regfile|data_readRegB[0]~652_combout ;
wire \my_regfile|data_readRegB[0]~655_combout ;
wire \my_regfile|data_readRegB[0]~657_combout ;
wire \my_regfile|data_readRegB[0]~658_combout ;
wire \my_regfile|data_readRegB[0]~659_combout ;
wire \my_regfile|data_readRegB[0]~656_combout ;
wire \my_regfile|data_readRegB[0]~660_combout ;
wire \my_regfile|data_readRegB[0]~669_combout ;
wire \my_regfile|data_readRegB[0]~667_combout ;
wire \my_regfile|data_readRegB[0]~668_combout ;
wire \my_regfile|data_readRegB[0]~666_combout ;
wire \my_regfile|data_readRegB[0]~670_combout ;
wire \my_processor|realInputB[0]~31_combout ;
wire \my_processor|realInputB[0]~32_combout ;
wire \my_processor|my_alu|Add0~0_combout ;
wire \my_processor|my_alu|Add1~0_combout ;
wire \my_processor|my_alu|Selector31~11_combout ;
wire \my_processor|my_alu|Selector31~12_combout ;
wire \my_processor|my_alu|Selector31~2_combout ;
wire \my_processor|my_alu|Selector31~3_combout ;
wire \my_processor|my_alu|Selector31~7_combout ;
wire \my_processor|my_alu|Selector31~8_combout ;
wire \my_processor|my_alu|Selector31~13_combout ;
wire \my_processor|my_alu|Selector31~15_combout ;
wire \my_processor|my_alu|Add0~59 ;
wire \my_processor|my_alu|Add0~60_combout ;
wire \my_processor|my_alu|Selector1~7_combout ;
wire \my_processor|my_alu|Selector1~2_combout ;
wire \my_processor|my_alu|Selector1~3_combout ;
wire \my_processor|my_alu|Selector1~4_combout ;
wire \my_processor|my_alu|Selector1~5_combout ;
wire \my_processor|my_alu|Selector1~6_combout ;
wire \my_processor|my_alu|Selector1~8_combout ;
wire \my_processor|my_alu|Add1~59 ;
wire \my_processor|my_alu|Add1~60_combout ;
wire \my_processor|my_alu|Selector1~0_combout ;
wire \my_processor|my_alu|Selector1~1_combout ;
wire \my_processor|data_writeReg[30]~206_combout ;
wire \my_processor|data_writeReg[30]~207_combout ;
wire \my_processor|data_writeReg[30]~208_combout ;
wire \my_processor|pcPlusN|Add0~59 ;
wire \my_processor|pcPlusN|Add0~60_combout ;
wire \my_processor|pc_next[30]~65_combout ;
wire \my_processor|pc_next[30]~71_combout ;
wire \my_processor|pc|reg32[30].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~59 ;
wire \my_processor|pc_alu|Add0~60_combout ;
wire \my_processor|data_writeReg[30]~209_combout ;
wire \my_regfile|register[6].reg_i|reg32[30].dffe_i|q~q ;
wire \my_regfile|data_readRegB[30]~27_combout ;
wire \my_regfile|data_readRegB[30]~26_combout ;
wire \my_regfile|data_readRegB[30]~29_combout ;
wire \my_regfile|data_readRegB[30]~28_combout ;
wire \my_regfile|data_readRegB[30]~30_combout ;
wire \my_regfile|data_readRegB[30]~38_combout ;
wire \my_regfile|data_readRegB[30]~39_combout ;
wire \my_regfile|data_readRegB[30]~37_combout ;
wire \my_regfile|data_readRegB[30]~36_combout ;
wire \my_regfile|data_readRegB[30]~31_combout ;
wire \my_regfile|data_readRegB[30]~34_combout ;
wire \my_regfile|data_readRegB[30]~32_combout ;
wire \my_regfile|data_readRegB[30]~33_combout ;
wire \my_regfile|data_readRegB[30]~35_combout ;
wire \my_regfile|data_readRegB[30]~40_combout ;
wire \my_regfile|data_readRegB[30]~22_combout ;
wire \my_regfile|data_readRegB[30]~24_combout ;
wire \my_regfile|data_readRegB[30]~23_combout ;
wire \my_regfile|data_readRegB[30]~21_combout ;
wire \my_regfile|data_readRegB[30]~25_combout ;
wire \my_regfile|data_readRegB[30]~41_combout ;
wire \my_processor|my_alu|Add0~61 ;
wire \my_processor|my_alu|Add0~62_combout ;
wire \my_processor|my_alu|Selector0~10_combout ;
wire \my_processor|my_alu|Add1~61 ;
wire \my_processor|my_alu|Add1~62_combout ;
wire \my_processor|my_alu|Selector0~11_combout ;
wire \my_processor|my_alu|Selector0~12_combout ;
wire \my_processor|my_alu|Selector0~4_combout ;
wire \my_processor|my_alu|Selector0~5_combout ;
wire \my_processor|my_alu|Selector0~6_combout ;
wire \my_processor|my_alu|Selector0~7_combout ;
wire \my_processor|my_alu|Selector0~3_combout ;
wire \my_processor|my_alu|Selector0~8_combout ;
wire \my_processor|my_alu|Selector0~9_combout ;
wire \my_processor|data_writeReg[31]~210_combout ;
wire \my_processor|mydecoder|WideAnd7~combout ;
wire \my_processor|pcPlusN|Add0~61 ;
wire \my_processor|pcPlusN|Add0~62_combout ;
wire \my_processor|pc_next[31]~66_combout ;
wire \my_processor|pc_next[31]~67_combout ;
wire \my_processor|pc|reg32[31].dffe_i|q~q ;
wire \my_processor|pc_alu|Add0~61 ;
wire \my_processor|pc_alu|Add0~62_combout ;
wire \my_processor|data_writeReg[31]~211_combout ;
wire \my_regfile|register[4].reg_i|reg32[31].dffe_i|q~q ;
wire \my_regfile|data_readRegA[31]~1_combout ;
wire \my_regfile|data_readRegA[31]~3_combout ;
wire \my_regfile|data_readRegA[31]~0_combout ;
wire \my_regfile|data_readRegA[31]~2_combout ;
wire \my_regfile|data_readRegA[31]~4_combout ;
wire \my_regfile|data_readRegA[31]~5_combout ;
wire \my_regfile|data_readRegA[31]~8_combout ;
wire \my_regfile|data_readRegA[31]~6_combout ;
wire \my_regfile|data_readRegA[31]~7_combout ;
wire \my_regfile|data_readRegA[31]~9_combout ;
wire \my_regfile|data_readRegA[31]~16_combout ;
wire \my_regfile|data_readRegA[31]~15_combout ;
wire \my_regfile|data_readRegA[31]~17_combout ;
wire \my_regfile|data_readRegA[31]~18_combout ;
wire \my_regfile|data_readRegA[31]~11_combout ;
wire \my_regfile|data_readRegA[31]~13_combout ;
wire \my_regfile|data_readRegA[31]~12_combout ;
wire \my_regfile|data_readRegA[31]~10_combout ;
wire \my_regfile|data_readRegA[31]~14_combout ;
wire \my_regfile|data_readRegA[31]~19_combout ;
wire \my_regfile|data_readRegA[31]~20_combout ;
wire \my_processor|my_alu|Add0~63 ;
wire \my_processor|my_alu|Add0~64_combout ;
wire \my_processor|my_alu|Decoder0~0_combout ;
wire \my_processor|my_alu|Add1~63 ;
wire \my_processor|my_alu|Add1~64_combout ;
wire \my_processor|my_alu|Selector32~0_combout ;
wire \my_processor|exception~2_combout ;
wire \my_processor|data_writeReg[11]~48_combout ;
wire \my_processor|data_writeReg[11]~49_combout ;
wire \my_processor|data_writeReg[11]~214_combout ;
wire \my_regfile|register[18].reg_i|reg32[11].dffe_i|q~feeder_combout ;
wire \my_regfile|register[18].reg_i|reg32[11].dffe_i|q~q ;
wire \my_regfile|data_readRegB[11]~421_combout ;
wire \my_regfile|data_readRegB[11]~423_combout ;
wire \my_regfile|data_readRegB[11]~422_combout ;
wire \my_regfile|data_readRegB[11]~420_combout ;
wire \my_regfile|data_readRegB[11]~424_combout ;
wire \my_regfile|data_readRegB[11]~435_combout ;
wire \my_regfile|data_readRegB[11]~436_combout ;
wire \my_regfile|data_readRegB[11]~437_combout ;
wire \my_regfile|data_readRegB[11]~438_combout ;
wire \my_regfile|data_readRegB[11]~430_combout ;
wire \my_regfile|data_readRegB[11]~432_combout ;
wire \my_regfile|data_readRegB[11]~431_combout ;
wire \my_regfile|data_readRegB[11]~433_combout ;
wire \my_regfile|data_readRegB[11]~434_combout ;
wire \my_regfile|data_readRegB[11]~439_combout ;
wire \my_regfile|data_readRegB[11]~426_combout ;
wire \my_regfile|data_readRegB[11]~428_combout ;
wire \my_regfile|data_readRegB[11]~427_combout ;
wire \my_regfile|data_readRegB[11]~425_combout ;
wire \my_regfile|data_readRegB[11]~429_combout ;
wire \my_regfile|data_readRegB[11]~440_combout ;
wire \my_processor|pcPlusN|Add0~22_combout ;
wire \my_processor|pc_next[11]~30_combout ;
wire \my_processor|pc_next[11]~31_combout ;
wire \my_processor|pc|reg32[11].dffe_i|q~q ;
wire \my_processor|pcPlusN|Add0~20_combout ;
wire \my_processor|pc_next[10]~28_combout ;
wire \my_processor|pc_next[10]~29_combout ;
wire \my_processor|pc|reg32[10].dffe_i|q~q ;
wire \my_processor|pcPlusN|Add0~18_combout ;
wire \my_processor|pc_next[9]~26_combout ;
wire \my_processor|pc_next[9]~27_combout ;
wire \my_processor|pc|reg32[9].dffe_i|q~q ;
wire \my_processor|pcPlusN|Add0~16_combout ;
wire \my_processor|pc_next[8]~24_combout ;
wire \my_processor|pc_next[8]~25_combout ;
wire \my_processor|pc|reg32[8].dffe_i|q~q ;
wire \my_processor|pcPlusN|Add0~14_combout ;
wire \my_processor|pc_next[7]~22_combout ;
wire \my_processor|pc_next[7]~23_combout ;
wire \my_processor|pc|reg32[7].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~29_combout ;
wire \my_regfile|readB_decode|WideAnd0~30_combout ;
wire \my_regfile|readB_decode|WideAnd0~31_combout ;
wire \my_regfile|data_readRegB[6]~537_combout ;
wire \my_regfile|data_readRegB[6]~538_combout ;
wire \my_regfile|data_readRegB[6]~536_combout ;
wire \my_regfile|data_readRegB[6]~535_combout ;
wire \my_regfile|data_readRegB[6]~539_combout ;
wire \my_regfile|data_readRegB[6]~528_combout ;
wire \my_regfile|data_readRegB[6]~525_combout ;
wire \my_regfile|data_readRegB[6]~527_combout ;
wire \my_regfile|data_readRegB[6]~526_combout ;
wire \my_regfile|data_readRegB[6]~529_combout ;
wire \my_regfile|data_readRegB[6]~543_combout ;
wire \my_regfile|data_readRegB[6]~541_combout ;
wire \my_regfile|data_readRegB[6]~540_combout ;
wire \my_regfile|data_readRegB[6]~542_combout ;
wire \my_regfile|data_readRegB[6]~544_combout ;
wire \my_regfile|data_readRegB[6]~530_combout ;
wire \my_regfile|data_readRegB[6]~532_combout ;
wire \my_regfile|data_readRegB[6]~531_combout ;
wire \my_regfile|data_readRegB[6]~533_combout ;
wire \my_regfile|data_readRegB[6]~534_combout ;
wire \my_regfile|data_readRegB[6]~545_combout ;
wire \my_processor|pcPlusN|Add0~12_combout ;
wire \my_processor|pc_next[6]~20_combout ;
wire \my_processor|pc_next[6]~21_combout ;
wire \my_processor|pc|reg32[6].dffe_i|q~q ;
wire \my_processor|pcPlusN|Add0~10_combout ;
wire \my_processor|pc_next[5]~18_combout ;
wire \my_processor|pc_next[5]~19_combout ;
wire \my_processor|pc|reg32[5].dffe_i|q~q ;
wire \my_processor|mydecoder|WideAnd1~0_combout ;
wire \my_processor|WideOr0~0_combout ;
wire \my_processor|data_writeReg[4]~28_combout ;
wire \my_processor|data_writeReg[4]~29_combout ;
wire \my_processor|data_writeReg[4]~30_combout ;
wire \my_regfile|register[7].reg_i|reg32[4].dffe_i|q~feeder_combout ;
wire \my_regfile|register[7].reg_i|reg32[4].dffe_i|q~q ;
wire \my_regfile|data_readRegB[4]~574_combout ;
wire \my_regfile|data_readRegB[4]~575_combout ;
wire \my_regfile|data_readRegB[4]~573_combout ;
wire \my_regfile|data_readRegB[4]~572_combout ;
wire \my_regfile|data_readRegB[4]~576_combout ;
wire \my_regfile|data_readRegB[4]~567_combout ;
wire \my_regfile|data_readRegB[4]~568_combout ;
wire \my_regfile|data_readRegB[4]~569_combout ;
wire \my_regfile|data_readRegB[4]~570_combout ;
wire \my_regfile|data_readRegB[4]~571_combout ;
wire \my_regfile|data_readRegB[4]~582_combout ;
wire \my_regfile|data_readRegB[4]~584_combout ;
wire \my_regfile|data_readRegB[4]~585_combout ;
wire \my_regfile|data_readRegB[4]~583_combout ;
wire \my_regfile|data_readRegB[4]~586_combout ;
wire \my_regfile|data_readRegB[4]~580_combout ;
wire \my_regfile|data_readRegB[4]~579_combout ;
wire \my_regfile|data_readRegB[4]~578_combout ;
wire \my_regfile|data_readRegB[4]~577_combout ;
wire \my_regfile|data_readRegB[4]~581_combout ;
wire \my_regfile|data_readRegB[4]~587_combout ;
wire \my_processor|pcPlusN|Add0~8_combout ;
wire \my_processor|pc_next[4]~16_combout ;
wire \my_processor|pc_next[4]~17_combout ;
wire \my_processor|pc|reg32[4].dffe_i|q~q ;
wire \my_processor|pcPlusN|Add0~6_combout ;
wire \my_processor|pc_next[3]~14_combout ;
wire \my_processor|pc_next[3]~15_combout ;
wire \my_processor|pc|reg32[3].dffe_i|q~q ;
wire \my_processor|pc|reg32[16].dffe_i|q~5_combout ;
wire \my_processor|pcPlusN|Add0~4_combout ;
wire \my_processor|pc_next[2]~12_combout ;
wire \my_processor|pc_next[2]~13_combout ;
wire \my_processor|pc|reg32[2].dffe_i|q~q ;
wire \my_processor|ctrl_readRegB[4]~0_combout ;
wire \my_regfile|data_readRegB[1]~637_combout ;
wire \my_regfile|data_readRegB[1]~636_combout ;
wire \my_regfile|data_readRegB[1]~635_combout ;
wire \my_regfile|data_readRegB[1]~638_combout ;
wire \my_regfile|data_readRegB[1]~639_combout ;
wire \my_regfile|data_readRegB[1]~633_combout ;
wire \my_regfile|data_readRegB[1]~630_combout ;
wire \my_regfile|data_readRegB[1]~631_combout ;
wire \my_regfile|data_readRegB[1]~632_combout ;
wire \my_regfile|data_readRegB[1]~634_combout ;
wire \my_regfile|data_readRegB[1]~640_combout ;
wire \my_regfile|data_readRegB[1]~641_combout ;
wire \my_regfile|data_readRegB[1]~642_combout ;
wire \my_regfile|data_readRegB[1]~643_combout ;
wire \my_regfile|data_readRegB[1]~644_combout ;
wire \my_regfile|data_readRegB[1]~648_combout ;
wire \my_regfile|data_readRegB[1]~647_combout ;
wire \my_regfile|data_readRegB[1]~645_combout ;
wire \my_regfile|data_readRegB[1]~646_combout ;
wire \my_regfile|data_readRegB[1]~649_combout ;
wire \my_regfile|data_readRegB[1]~650_combout ;
wire \my_processor|pcPlusN|Add0~2_combout ;
wire \my_processor|pc_next[1]~10_combout ;
wire \my_processor|pc_next[1]~11_combout ;
wire \my_processor|pc|reg32[1].dffe_i|q~q ;
wire \my_regfile|readB_decode|WideAnd0~26_combout ;
wire \my_regfile|readB_decode|WideAnd0~27_combout ;
wire \my_regfile|readB_decode|WideAnd0~28_combout ;
wire \my_regfile|data_readRegB[0]~662_combout ;
wire \my_regfile|data_readRegB[0]~664_combout ;
wire \my_regfile|data_readRegB[0]~663_combout ;
wire \my_regfile|data_readRegB[0]~661_combout ;
wire \my_regfile|data_readRegB[0]~665_combout ;
wire \my_regfile|data_readRegB[0]~671_combout ;
wire \my_processor|pcPlusN|Add0~0_combout ;
wire \my_processor|pc_next[0]~8_combout ;
wire \my_processor|pc_next[0]~9_combout ;
wire \my_processor|pc|reg32[0].dffe_i|q~q ;
wire \my_processor|ctrl_readRegB[0]~1_combout ;
wire \my_processor|ctrl_readRegB[1]~2_combout ;
wire \my_processor|ctrl_readRegB[2]~3_combout ;
wire \my_processor|ctrl_readRegB[3]~4_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_processor|data_writeReg ;
wire [1:0] \cd1|r_reg ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \dmem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \processor_clock~output (
	.i(!\cd1|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \regfile_clock~output (
	.i(!\cd2|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc|reg32[0].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc|reg32[1].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc|reg32[2].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc|reg32[3].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc|reg32[4].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc|reg32[5].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc|reg32[6].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc|reg32[7].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc|reg32[8].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc|reg32[9].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc|reg32[10].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc|reg32[11].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|ctrl_writeReg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|ctrl_writeReg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_processor|ctrl_writeReg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_processor|ctrl_writeReg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_processor|ctrl_writeReg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_processor|ctrl_readRegA[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_processor|ctrl_readRegA[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_processor|ctrl_readRegA[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_processor|ctrl_readRegA[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_processor|ctrl_readRegA[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg[0]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg[1]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~213_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~214_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~112_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~120_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~129_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~137_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~154_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~215_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~216_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~217_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~188_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~209_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~211_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \r1[0]~output (
	.i(\my_regfile|register[1].reg_i|reg32[0].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \r1[1]~output (
	.i(\my_regfile|register[1].reg_i|reg32[1].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \r1[2]~output (
	.i(\my_regfile|register[1].reg_i|reg32[2].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \r1[3]~output (
	.i(\my_regfile|register[1].reg_i|reg32[3].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \r1[4]~output (
	.i(\my_regfile|register[1].reg_i|reg32[4].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \r1[5]~output (
	.i(\my_regfile|register[1].reg_i|reg32[5].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \r1[6]~output (
	.i(\my_regfile|register[1].reg_i|reg32[6].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \r1[7]~output (
	.i(\my_regfile|register[1].reg_i|reg32[7].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \r1[8]~output (
	.i(\my_regfile|register[1].reg_i|reg32[8].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \r1[9]~output (
	.i(\my_regfile|register[1].reg_i|reg32[9].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \r1[10]~output (
	.i(\my_regfile|register[1].reg_i|reg32[10].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \r1[11]~output (
	.i(\my_regfile|register[1].reg_i|reg32[11].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \r1[12]~output (
	.i(\my_regfile|register[1].reg_i|reg32[12].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \r1[13]~output (
	.i(\my_regfile|register[1].reg_i|reg32[13].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \r1[14]~output (
	.i(\my_regfile|register[1].reg_i|reg32[14].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \r1[15]~output (
	.i(\my_regfile|register[1].reg_i|reg32[15].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \r1[16]~output (
	.i(\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[16]~output .bus_hold = "false";
defparam \r1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \r1[17]~output (
	.i(\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[17]~output .bus_hold = "false";
defparam \r1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \r1[18]~output (
	.i(\my_regfile|register[1].reg_i|reg32[18].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[18]~output .bus_hold = "false";
defparam \r1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \r1[19]~output (
	.i(\my_regfile|register[1].reg_i|reg32[19].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[19]~output .bus_hold = "false";
defparam \r1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \r1[20]~output (
	.i(\my_regfile|register[1].reg_i|reg32[20].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[20]~output .bus_hold = "false";
defparam \r1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \r1[21]~output (
	.i(\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[21]~output .bus_hold = "false";
defparam \r1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \r1[22]~output (
	.i(\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[22]~output .bus_hold = "false";
defparam \r1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \r1[23]~output (
	.i(\my_regfile|register[1].reg_i|reg32[23].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[23]~output .bus_hold = "false";
defparam \r1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \r1[24]~output (
	.i(\my_regfile|register[1].reg_i|reg32[24].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[24]~output .bus_hold = "false";
defparam \r1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \r1[25]~output (
	.i(\my_regfile|register[1].reg_i|reg32[25].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[25]~output .bus_hold = "false";
defparam \r1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \r1[26]~output (
	.i(\my_regfile|register[1].reg_i|reg32[26].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[26]~output .bus_hold = "false";
defparam \r1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \r1[27]~output (
	.i(\my_regfile|register[1].reg_i|reg32[27].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[27]~output .bus_hold = "false";
defparam \r1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \r1[28]~output (
	.i(\my_regfile|register[1].reg_i|reg32[28].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[28]~output .bus_hold = "false";
defparam \r1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \r1[29]~output (
	.i(\my_regfile|register[1].reg_i|reg32[29].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[29]~output .bus_hold = "false";
defparam \r1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \r1[30]~output (
	.i(\my_regfile|register[1].reg_i|reg32[30].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[30]~output .bus_hold = "false";
defparam \r1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \r1[31]~output (
	.i(\my_regfile|register[1].reg_i|reg32[31].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[31]~output .bus_hold = "false";
defparam \r1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \r30[0]~output (
	.i(\my_regfile|register[30].reg_i|reg32[0].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[0]~output .bus_hold = "false";
defparam \r30[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \r30[1]~output (
	.i(\my_regfile|register[30].reg_i|reg32[1].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[1]~output .bus_hold = "false";
defparam \r30[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \r30[2]~output (
	.i(\my_regfile|register[30].reg_i|reg32[2].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[2]~output .bus_hold = "false";
defparam \r30[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \r30[3]~output (
	.i(\my_regfile|register[30].reg_i|reg32[3].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[3]~output .bus_hold = "false";
defparam \r30[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \r30[4]~output (
	.i(\my_regfile|register[30].reg_i|reg32[4].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[4]~output .bus_hold = "false";
defparam \r30[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \r30[5]~output (
	.i(\my_regfile|register[30].reg_i|reg32[5].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[5]~output .bus_hold = "false";
defparam \r30[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \r30[6]~output (
	.i(\my_regfile|register[30].reg_i|reg32[6].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[6]~output .bus_hold = "false";
defparam \r30[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \r30[7]~output (
	.i(\my_regfile|register[30].reg_i|reg32[7].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[7]~output .bus_hold = "false";
defparam \r30[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \r30[8]~output (
	.i(\my_regfile|register[30].reg_i|reg32[8].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[8]~output .bus_hold = "false";
defparam \r30[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \r30[9]~output (
	.i(\my_regfile|register[30].reg_i|reg32[9].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[9]~output .bus_hold = "false";
defparam \r30[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \r30[10]~output (
	.i(\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[10]~output .bus_hold = "false";
defparam \r30[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \r30[11]~output (
	.i(\my_regfile|register[30].reg_i|reg32[11].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[11]~output .bus_hold = "false";
defparam \r30[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \r30[12]~output (
	.i(\my_regfile|register[30].reg_i|reg32[12].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[12]~output .bus_hold = "false";
defparam \r30[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \r30[13]~output (
	.i(\my_regfile|register[30].reg_i|reg32[13].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[13]~output .bus_hold = "false";
defparam \r30[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \r30[14]~output (
	.i(\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[14]~output .bus_hold = "false";
defparam \r30[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \r30[15]~output (
	.i(\my_regfile|register[30].reg_i|reg32[15].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[15]~output .bus_hold = "false";
defparam \r30[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \r30[16]~output (
	.i(\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[16]~output .bus_hold = "false";
defparam \r30[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \r30[17]~output (
	.i(\my_regfile|register[30].reg_i|reg32[17].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[17]~output .bus_hold = "false";
defparam \r30[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \r30[18]~output (
	.i(\my_regfile|register[30].reg_i|reg32[18].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[18]~output .bus_hold = "false";
defparam \r30[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \r30[19]~output (
	.i(\my_regfile|register[30].reg_i|reg32[19].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[19]~output .bus_hold = "false";
defparam \r30[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \r30[20]~output (
	.i(\my_regfile|register[30].reg_i|reg32[20].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[20]~output .bus_hold = "false";
defparam \r30[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \r30[21]~output (
	.i(\my_regfile|register[30].reg_i|reg32[21].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[21]~output .bus_hold = "false";
defparam \r30[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \r30[22]~output (
	.i(\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[22]~output .bus_hold = "false";
defparam \r30[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \r30[23]~output (
	.i(\my_regfile|register[30].reg_i|reg32[23].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[23]~output .bus_hold = "false";
defparam \r30[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \r30[24]~output (
	.i(\my_regfile|register[30].reg_i|reg32[24].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[24]~output .bus_hold = "false";
defparam \r30[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \r30[25]~output (
	.i(\my_regfile|register[30].reg_i|reg32[25].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[25]~output .bus_hold = "false";
defparam \r30[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \r30[26]~output (
	.i(\my_regfile|register[30].reg_i|reg32[26].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[26]~output .bus_hold = "false";
defparam \r30[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \r30[27]~output (
	.i(\my_regfile|register[30].reg_i|reg32[27].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[27]~output .bus_hold = "false";
defparam \r30[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \r30[28]~output (
	.i(\my_regfile|register[30].reg_i|reg32[28].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[28]~output .bus_hold = "false";
defparam \r30[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \r30[29]~output (
	.i(\my_regfile|register[30].reg_i|reg32[29].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[29]~output .bus_hold = "false";
defparam \r30[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \r30[30]~output (
	.i(\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[30]~output .bus_hold = "false";
defparam \r30[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \r30[31]~output (
	.i(\my_regfile|register[30].reg_i|reg32[31].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r30[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \r30[31]~output .bus_hold = "false";
defparam \r30[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \r31[0]~output (
	.i(\my_regfile|register[31].reg_i|reg32[0].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[0]~output .bus_hold = "false";
defparam \r31[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \r31[1]~output (
	.i(\my_regfile|register[31].reg_i|reg32[1].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[1]~output .bus_hold = "false";
defparam \r31[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \r31[2]~output (
	.i(\my_regfile|register[31].reg_i|reg32[2].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[2]~output .bus_hold = "false";
defparam \r31[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \r31[3]~output (
	.i(\my_regfile|register[31].reg_i|reg32[3].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[3]~output .bus_hold = "false";
defparam \r31[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \r31[4]~output (
	.i(\my_regfile|register[31].reg_i|reg32[4].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[4]~output .bus_hold = "false";
defparam \r31[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \r31[5]~output (
	.i(\my_regfile|register[31].reg_i|reg32[5].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[5]~output .bus_hold = "false";
defparam \r31[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \r31[6]~output (
	.i(\my_regfile|register[31].reg_i|reg32[6].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[6]~output .bus_hold = "false";
defparam \r31[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \r31[7]~output (
	.i(\my_regfile|register[31].reg_i|reg32[7].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[7]~output .bus_hold = "false";
defparam \r31[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \r31[8]~output (
	.i(\my_regfile|register[31].reg_i|reg32[8].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[8]~output .bus_hold = "false";
defparam \r31[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \r31[9]~output (
	.i(\my_regfile|register[31].reg_i|reg32[9].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[9]~output .bus_hold = "false";
defparam \r31[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \r31[10]~output (
	.i(\my_regfile|register[31].reg_i|reg32[10].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[10]~output .bus_hold = "false";
defparam \r31[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \r31[11]~output (
	.i(\my_regfile|register[31].reg_i|reg32[11].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[11]~output .bus_hold = "false";
defparam \r31[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \r31[12]~output (
	.i(\my_regfile|register[31].reg_i|reg32[12].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[12]~output .bus_hold = "false";
defparam \r31[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \r31[13]~output (
	.i(\my_regfile|register[31].reg_i|reg32[13].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[13]~output .bus_hold = "false";
defparam \r31[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \r31[14]~output (
	.i(\my_regfile|register[31].reg_i|reg32[14].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[14]~output .bus_hold = "false";
defparam \r31[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \r31[15]~output (
	.i(\my_regfile|register[31].reg_i|reg32[15].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[15]~output .bus_hold = "false";
defparam \r31[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \r31[16]~output (
	.i(\my_regfile|register[31].reg_i|reg32[16].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[16]~output .bus_hold = "false";
defparam \r31[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \r31[17]~output (
	.i(\my_regfile|register[31].reg_i|reg32[17].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[17]~output .bus_hold = "false";
defparam \r31[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \r31[18]~output (
	.i(\my_regfile|register[31].reg_i|reg32[18].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[18]~output .bus_hold = "false";
defparam \r31[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \r31[19]~output (
	.i(\my_regfile|register[31].reg_i|reg32[19].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[19]~output .bus_hold = "false";
defparam \r31[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \r31[20]~output (
	.i(\my_regfile|register[31].reg_i|reg32[20].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[20]~output .bus_hold = "false";
defparam \r31[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \r31[21]~output (
	.i(\my_regfile|register[31].reg_i|reg32[21].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[21]~output .bus_hold = "false";
defparam \r31[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \r31[22]~output (
	.i(\my_regfile|register[31].reg_i|reg32[22].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[22]~output .bus_hold = "false";
defparam \r31[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \r31[23]~output (
	.i(\my_regfile|register[31].reg_i|reg32[23].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[23]~output .bus_hold = "false";
defparam \r31[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \r31[24]~output (
	.i(\my_regfile|register[31].reg_i|reg32[24].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[24]~output .bus_hold = "false";
defparam \r31[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \r31[25]~output (
	.i(\my_regfile|register[31].reg_i|reg32[25].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[25]~output .bus_hold = "false";
defparam \r31[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \r31[26]~output (
	.i(\my_regfile|register[31].reg_i|reg32[26].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[26]~output .bus_hold = "false";
defparam \r31[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \r31[27]~output (
	.i(\my_regfile|register[31].reg_i|reg32[27].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[27]~output .bus_hold = "false";
defparam \r31[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \r31[28]~output (
	.i(\my_regfile|register[31].reg_i|reg32[28].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[28]~output .bus_hold = "false";
defparam \r31[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \r31[29]~output (
	.i(\my_regfile|register[31].reg_i|reg32[29].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[29]~output .bus_hold = "false";
defparam \r31[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \r31[30]~output (
	.i(\my_regfile|register[31].reg_i|reg32[30].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[30]~output .bus_hold = "false";
defparam \r31[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \r31[31]~output (
	.i(\my_regfile|register[31].reg_i|reg32[31].dffe_i|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r31[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \r31[31]~output .bus_hold = "false";
defparam \r31[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N16
cycloneive_lcell_comb \cd1|clk_track~0 (
// Equation(s):
// \cd1|clk_track~0_combout  = !\cd1|clk_track~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cd1|clk_track~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cd1|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \cd1|clk_track~0 .lut_mask = 16'h0F0F;
defparam \cd1|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N28
cycloneive_lcell_comb \cd1|clk_track~feeder (
// Equation(s):
// \cd1|clk_track~feeder_combout  = \cd1|clk_track~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cd1|clk_track~0_combout ),
	.cin(gnd),
	.combout(\cd1|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cd1|clk_track~feeder .lut_mask = 16'hFF00;
defparam \cd1|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N30
cycloneive_lcell_comb \cd1|r_reg[0]~1 (
// Equation(s):
// \cd1|r_reg[0]~1_combout  = !\cd1|r_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cd1|r_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cd1|r_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cd1|r_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \cd1|r_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N31
dffeas \cd1|r_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cd1|r_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd1|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cd1|r_reg[0] .is_wysiwyg = "true";
defparam \cd1|r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N18
cycloneive_lcell_comb \cd1|r_reg~0 (
// Equation(s):
// \cd1|r_reg~0_combout  = (\cd1|r_reg [1] & !\cd1|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cd1|r_reg [1]),
	.datad(\cd1|r_reg [0]),
	.cin(gnd),
	.combout(\cd1|r_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cd1|r_reg~0 .lut_mask = 16'h00F0;
defparam \cd1|r_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N19
dffeas \cd1|r_reg[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cd1|r_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd1|r_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cd1|r_reg[1] .is_wysiwyg = "true";
defparam \cd1|r_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N20
cycloneive_lcell_comb \cd1|Equal0~0 (
// Equation(s):
// \cd1|Equal0~0_combout  = (\cd1|r_reg [0] & !\cd1|r_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cd1|r_reg [0]),
	.datad(\cd1|r_reg [1]),
	.cin(gnd),
	.combout(\cd1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cd1|Equal0~0 .lut_mask = 16'h00F0;
defparam \cd1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N29
dffeas \cd1|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cd1|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cd1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd1|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cd1|clk_track .is_wysiwyg = "true";
defparam \cd1|clk_track .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N26
cycloneive_lcell_comb \cd2|clk_track~0 (
// Equation(s):
// \cd2|clk_track~0_combout  = !\cd2|clk_track~q 

	.dataa(gnd),
	.datab(\cd2|clk_track~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cd2|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \cd2|clk_track~0 .lut_mask = 16'h3333;
defparam \cd2|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N24
cycloneive_lcell_comb \cd2|clk_track~feeder (
// Equation(s):
// \cd2|clk_track~feeder_combout  = \cd2|clk_track~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cd2|clk_track~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cd2|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cd2|clk_track~feeder .lut_mask = 16'hF0F0;
defparam \cd2|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \cd2|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cd2|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cd1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd2|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cd2|clk_track .is_wysiwyg = "true";
defparam \cd2|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \cd1|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cd1|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cd1|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \cd1|clk_track~clkctrl .clock_type = "global clock";
defparam \cd1|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \cd2|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cd2|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cd2|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \cd2|clk_track~clkctrl .clock_type = "global clock";
defparam \cd2|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \my_processor|pc_alu|Add0~0 (
// Equation(s):
// \my_processor|pc_alu|Add0~0_combout  = \my_processor|pc|reg32[0].dffe_i|q~q  $ (VCC)
// \my_processor|pc_alu|Add0~1  = CARRY(\my_processor|pc|reg32[0].dffe_i|q~q )

	.dataa(\my_processor|pc|reg32[0].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|pc_alu|Add0~0_combout ),
	.cout(\my_processor|pc_alu|Add0~1 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~0 .lut_mask = 16'h55AA;
defparam \my_processor|pc_alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \my_processor|pc_alu|Add0~2 (
// Equation(s):
// \my_processor|pc_alu|Add0~2_combout  = (\my_processor|pc|reg32[1].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~1 )) # (!\my_processor|pc|reg32[1].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~1 ) # (GND)))
// \my_processor|pc_alu|Add0~3  = CARRY((!\my_processor|pc_alu|Add0~1 ) # (!\my_processor|pc|reg32[1].dffe_i|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[1].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~1 ),
	.combout(\my_processor|pc_alu|Add0~2_combout ),
	.cout(\my_processor|pc_alu|Add0~3 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~2 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \my_processor|pc_alu|Add0~4 (
// Equation(s):
// \my_processor|pc_alu|Add0~4_combout  = (\my_processor|pc|reg32[2].dffe_i|q~q  & (\my_processor|pc_alu|Add0~3  $ (GND))) # (!\my_processor|pc|reg32[2].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~3  & VCC))
// \my_processor|pc_alu|Add0~5  = CARRY((\my_processor|pc|reg32[2].dffe_i|q~q  & !\my_processor|pc_alu|Add0~3 ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[2].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~3 ),
	.combout(\my_processor|pc_alu|Add0~4_combout ),
	.cout(\my_processor|pc_alu|Add0~5 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~4 .lut_mask = 16'hC30C;
defparam \my_processor|pc_alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \my_processor|pc_alu|Add0~6 (
// Equation(s):
// \my_processor|pc_alu|Add0~6_combout  = (\my_processor|pc|reg32[3].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~5 )) # (!\my_processor|pc|reg32[3].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~5 ) # (GND)))
// \my_processor|pc_alu|Add0~7  = CARRY((!\my_processor|pc_alu|Add0~5 ) # (!\my_processor|pc|reg32[3].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[3].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~5 ),
	.combout(\my_processor|pc_alu|Add0~6_combout ),
	.cout(\my_processor|pc_alu|Add0~7 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~6 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \my_processor|pc_alu|Add0~8 (
// Equation(s):
// \my_processor|pc_alu|Add0~8_combout  = (\my_processor|pc|reg32[4].dffe_i|q~q  & (\my_processor|pc_alu|Add0~7  $ (GND))) # (!\my_processor|pc|reg32[4].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~7  & VCC))
// \my_processor|pc_alu|Add0~9  = CARRY((\my_processor|pc|reg32[4].dffe_i|q~q  & !\my_processor|pc_alu|Add0~7 ))

	.dataa(\my_processor|pc|reg32[4].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~7 ),
	.combout(\my_processor|pc_alu|Add0~8_combout ),
	.cout(\my_processor|pc_alu|Add0~9 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~8 .lut_mask = 16'hA50A;
defparam \my_processor|pc_alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \my_processor|pc_alu|Add0~10 (
// Equation(s):
// \my_processor|pc_alu|Add0~10_combout  = (\my_processor|pc|reg32[5].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~9 )) # (!\my_processor|pc|reg32[5].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~9 ) # (GND)))
// \my_processor|pc_alu|Add0~11  = CARRY((!\my_processor|pc_alu|Add0~9 ) # (!\my_processor|pc|reg32[5].dffe_i|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[5].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~9 ),
	.combout(\my_processor|pc_alu|Add0~10_combout ),
	.cout(\my_processor|pc_alu|Add0~11 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~10 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \my_processor|pc_alu|Add0~12 (
// Equation(s):
// \my_processor|pc_alu|Add0~12_combout  = (\my_processor|pc|reg32[6].dffe_i|q~q  & (\my_processor|pc_alu|Add0~11  $ (GND))) # (!\my_processor|pc|reg32[6].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~11  & VCC))
// \my_processor|pc_alu|Add0~13  = CARRY((\my_processor|pc|reg32[6].dffe_i|q~q  & !\my_processor|pc_alu|Add0~11 ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[6].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~11 ),
	.combout(\my_processor|pc_alu|Add0~12_combout ),
	.cout(\my_processor|pc_alu|Add0~13 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~12 .lut_mask = 16'hC30C;
defparam \my_processor|pc_alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \my_processor|pc_alu|Add0~14 (
// Equation(s):
// \my_processor|pc_alu|Add0~14_combout  = (\my_processor|pc|reg32[7].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~13 )) # (!\my_processor|pc|reg32[7].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~13 ) # (GND)))
// \my_processor|pc_alu|Add0~15  = CARRY((!\my_processor|pc_alu|Add0~13 ) # (!\my_processor|pc|reg32[7].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[7].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~13 ),
	.combout(\my_processor|pc_alu|Add0~14_combout ),
	.cout(\my_processor|pc_alu|Add0~15 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~14 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000439C750144;
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd1 (
// Equation(s):
// \my_processor|mydecoder|WideAnd1~combout  = (\my_processor|mydecoder|WideAnd1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(\my_processor|mydecoder|WideAnd1~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd1 .lut_mask = 16'h00CC;
defparam \my_processor|mydecoder|WideAnd1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030608400EC;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd0~5 (
// Equation(s):
// \my_processor|mydecoder|WideAnd0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd0~5 .lut_mask = 16'h0101;
defparam \my_processor|mydecoder|WideAnd0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001041400000;
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd0~4 (
// Equation(s):
// \my_processor|mydecoder|WideAnd0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [29] & !\my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd0~4 .lut_mask = 16'h000F;
defparam \my_processor|mydecoder|WideAnd0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000CC;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \my_processor|exception~0 (
// Equation(s):
// \my_processor|exception~0_combout  = (\my_processor|mydecoder|WideAnd0~5_combout  & (\my_processor|mydecoder|WideAnd0~4_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_processor|mydecoder|WideAnd0~5_combout ),
	.datab(\my_processor|mydecoder|WideAnd0~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|exception~0 .lut_mask = 16'h0008;
defparam \my_processor|exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \my_processor|exception~1 (
// Equation(s):
// \my_processor|exception~1_combout  = (\my_processor|mydecoder|WideAnd1~combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_imem|altsyncram_component|auto_generated|q_a [3] & \my_processor|exception~0_combout )))

	.dataa(\my_processor|mydecoder|WideAnd1~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|exception~0_combout ),
	.cin(gnd),
	.combout(\my_processor|exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|exception~1 .lut_mask = 16'hABAA;
defparam \my_processor|exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N0
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd9~0 (
// Equation(s):
// \my_processor|mydecoder|WideAnd9~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd9~0 .lut_mask = 16'h0800;
defparam \my_processor|mydecoder|WideAnd9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005002000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001003000400;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N6
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~2 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|mydecoder|WideAnd9~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~2 .lut_mask = 16'hF3F0;
defparam \my_processor|ctrl_readRegA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N4
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~3 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|mydecoder|WideAnd9~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~3 .lut_mask = 16'hF3F0;
defparam \my_processor|ctrl_readRegA[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000303C090;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~0 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|mydecoder|WideAnd9~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~0 .lut_mask = 16'hC0F0;
defparam \my_processor|ctrl_readRegA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~1 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|mydecoder|WideAnd9~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~1 .lut_mask = 16'hF3F0;
defparam \my_processor|ctrl_readRegA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N22
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~81 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~81_combout  = (!\my_processor|ctrl_readRegA[2]~2_combout  & (!\my_processor|ctrl_readRegA[3]~3_combout  & (\my_processor|ctrl_readRegA[0]~0_combout  & \my_processor|ctrl_readRegA[1]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~81 .lut_mask = 16'h1000;
defparam \my_regfile|readA_decode|WideAnd0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~101 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~101_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~81_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|readA_decode|WideAnd0~81_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~101 .lut_mask = 16'h0B00;
defparam \my_regfile|readA_decode|WideAnd0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd2~0 (
// Equation(s):
// \my_processor|mydecoder|WideAnd2~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd2~0 .lut_mask = 16'h0500;
defparam \my_processor|mydecoder|WideAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd6 (
// Equation(s):
// \my_processor|mydecoder|WideAnd6~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_processor|mydecoder|WideAnd2~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(gnd),
	.datad(\my_processor|mydecoder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd6 .lut_mask = 16'h4400;
defparam \my_processor|mydecoder|WideAnd6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \my_processor|data_writeReg[27]~218 (
// Equation(s):
// \my_processor|data_writeReg[27]~218_combout  = (\my_processor|mydecoder|WideAnd6~combout ) # ((!\my_processor|exception~2_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [31]) # (!\my_processor|mydecoder|WideAnd1~0_combout ))))

	.dataa(\my_processor|mydecoder|WideAnd1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|mydecoder|WideAnd6~combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~218 .lut_mask = 16'hF0F7;
defparam \my_processor|data_writeReg[27]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd2 (
// Equation(s):
// \my_processor|mydecoder|WideAnd2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|mydecoder|WideAnd2~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|mydecoder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd2 .lut_mask = 16'hC000;
defparam \my_processor|mydecoder|WideAnd2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001802024444;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380200A0A4;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~15 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// \my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~15 .lut_mask = 16'h0200;
defparam \my_regfile|readB_decode|WideAnd0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000A4CC;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N12
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~4 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [12] & (!\my_imem|altsyncram_component|auto_generated|q_a [15] & \my_imem|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~4 .lut_mask = 16'h1100;
defparam \my_regfile|readB_decode|WideAnd0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd7~0 (
// Equation(s):
// \my_processor|mydecoder|WideAnd7~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd7~0 .lut_mask = 16'h0001;
defparam \my_processor|mydecoder|WideAnd7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \my_processor|WideOr2 (
// Equation(s):
// \my_processor|WideOr2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & (((\my_processor|mydecoder|WideAnd7~0_combout ) # (\my_processor|mydecoder|WideAnd2~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [27] & ((\my_processor|mydecoder|WideAnd2~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|mydecoder|WideAnd7~0_combout ),
	.datad(\my_processor|mydecoder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr2 .lut_mask = 16'hBBA0;
defparam \my_processor|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~16 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~16_combout  = (\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~15_combout )) # (!\my_processor|WideOr2~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// \my_regfile|readB_decode|WideAnd0~4_combout ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~15_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|readB_decode|WideAnd0~4_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~16 .lut_mask = 16'hAAC0;
defparam \my_regfile|readB_decode|WideAnd0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021051450EC;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector31~14 (
// Equation(s):
// \my_processor|my_alu|Selector31~14_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [3]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [4] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_imem|altsyncram_component|auto_generated|q_a [3]))) # (!\my_processor|exception~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|exception~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~14 .lut_mask = 16'hC1FF;
defparam \my_processor|my_alu|Selector31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd3 (
// Equation(s):
// \my_processor|mydecoder|WideAnd3~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_processor|mydecoder|WideAnd0~4_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_imem|altsyncram_component|auto_generated|q_a 
// [30])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|mydecoder|WideAnd0~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd3 .lut_mask = 16'h0400;
defparam \my_processor|mydecoder|WideAnd3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneive_lcell_comb \my_processor|WideOr1 (
// Equation(s):
// \my_processor|WideOr1~combout  = (\my_processor|mydecoder|WideAnd3~combout ) # ((\my_processor|mydecoder|WideAnd2~combout ) # ((\my_processor|mydecoder|WideAnd1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_processor|mydecoder|WideAnd1~0_combout ),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|mydecoder|WideAnd2~combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr1 .lut_mask = 16'hFFCE;
defparam \my_processor|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~10 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~10_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [13] & (!\my_imem|altsyncram_component|auto_generated|q_a [12] & !\my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~10 .lut_mask = 16'h0005;
defparam \my_regfile|readB_decode|WideAnd0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~9 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~9 .lut_mask = 16'h0002;
defparam \my_regfile|readB_decode|WideAnd0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~11 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~11_combout  = (\my_processor|WideOr2~combout  & (((\my_regfile|readB_decode|WideAnd0~9_combout )))) # (!\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~10_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\my_regfile|readB_decode|WideAnd0~10_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|readB_decode|WideAnd0~9_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~11 .lut_mask = 16'hF088;
defparam \my_regfile|readB_decode|WideAnd0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd6~0 (
// Equation(s):
// \my_processor|mydecoder|WideAnd6~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & !\my_imem|altsyncram_component|auto_generated|q_a [29])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd6~0 .lut_mask = 16'h00AA;
defparam \my_processor|mydecoder|WideAnd6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A1B90D01CC;
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneive_lcell_comb \my_processor|data_writeReg[0]~16 (
// Equation(s):
// \my_processor|data_writeReg[0]~16_combout  = (\my_processor|mydecoder|WideAnd6~0_combout  & ((\my_processor|mydecoder|WideAnd2~0_combout  & ((\my_processor|pc_alu|Add0~0_combout ))) # (!\my_processor|mydecoder|WideAnd2~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [0])))) # (!\my_processor|mydecoder|WideAnd6~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\my_processor|mydecoder|WideAnd6~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|pc_alu|Add0~0_combout ),
	.datad(\my_processor|mydecoder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~16 .lut_mask = 16'hE4CC;
defparam \my_processor|data_writeReg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneive_lcell_comb \my_processor|realInputB[1]~30 (
// Equation(s):
// \my_processor|realInputB[1]~30_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[1]~650_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr1~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_regfile|data_readRegB[1]~650_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[1]~30 .lut_mask = 16'hF3C0;
defparam \my_processor|realInputB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneive_lcell_comb \my_processor|data_writeReg[1]~20 (
// Equation(s):
// \my_processor|data_writeReg[1]~20_combout  = (\my_processor|mydecoder|WideAnd6~0_combout  & ((\my_processor|mydecoder|WideAnd2~0_combout  & ((\my_processor|pc_alu|Add0~2_combout ))) # (!\my_processor|mydecoder|WideAnd2~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [1])))) # (!\my_processor|mydecoder|WideAnd6~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\my_processor|mydecoder|WideAnd6~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_processor|pc_alu|Add0~2_combout ),
	.datad(\my_processor|mydecoder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~20 .lut_mask = 16'hE4CC;
defparam \my_processor|data_writeReg[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N18
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~83 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~83_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (!\my_processor|ctrl_readRegA[3]~3_combout  & (\my_processor|ctrl_readRegA[0]~0_combout  & !\my_processor|ctrl_readRegA[1]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~83 .lut_mask = 16'h0020;
defparam \my_regfile|readA_decode|WideAnd0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N14
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~103 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~103_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~83_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|readA_decode|WideAnd0~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~103 .lut_mask = 16'h0B00;
defparam \my_regfile|readA_decode|WideAnd0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneive_lcell_comb \my_processor|data_writeReg[11]~212 (
// Equation(s):
// \my_processor|data_writeReg[11]~212_combout  = (\my_processor|mydecoder|WideAnd3~combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_processor|mydecoder|WideAnd2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|mydecoder|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~212 .lut_mask = 16'hDCCC;
defparam \my_processor|data_writeReg[11]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N2
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[2].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[2].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[2]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[2].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[2].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~3_combout  = (\my_processor|exception~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [25]) # (!\my_processor|WideOr0~0_combout ))

	.dataa(\my_processor|exception~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_processor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~3 .lut_mask = 16'hEEFF;
defparam \my_processor|ctrl_writeReg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd0 (
// Equation(s):
// \my_processor|mydecoder|WideAnd0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|mydecoder|WideAnd0~5_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|mydecoder|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd0 .lut_mask = 16'h1100;
defparam \my_processor|mydecoder|WideAnd0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \my_processor|WideOr0~1 (
// Equation(s):
// \my_processor|WideOr0~1_combout  = ((\my_processor|mydecoder|WideAnd3~combout ) # ((\my_processor|mydecoder|WideAnd0~combout ) # (\my_processor|mydecoder|WideAnd1~combout ))) # (!\my_processor|WideOr0~0_combout )

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_processor|mydecoder|WideAnd0~combout ),
	.datad(\my_processor|mydecoder|WideAnd1~combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr0~1 .lut_mask = 16'hFFFD;
defparam \my_processor|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~7 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~7_combout  = (\my_processor|WideOr0~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [24]) # (\my_processor|exception~2_combout )) # (!\my_processor|WideOr0~0_combout )))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~7 .lut_mask = 16'hFD00;
defparam \my_regfile|write_decode|WideAnd1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~4 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~4_combout  = (\my_processor|exception~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [26]) # (!\my_processor|WideOr0~0_combout ))

	.dataa(\my_processor|exception~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(gnd),
	.datad(\my_processor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~4 .lut_mask = 16'hEEFF;
defparam \my_processor|ctrl_writeReg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd10 (
// Equation(s):
// \my_processor|mydecoder|WideAnd10~combout  = (\my_processor|mydecoder|WideAnd1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(\my_processor|mydecoder|WideAnd1~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd10~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd10 .lut_mask = 16'hCC00;
defparam \my_processor|mydecoder|WideAnd10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~0 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~0_combout  = (\my_processor|mydecoder|WideAnd6~combout ) # ((!\my_processor|mydecoder|WideAnd10~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_processor|exception~2_combout )))

	.dataa(\my_processor|mydecoder|WideAnd10~combout ),
	.datab(\my_processor|mydecoder|WideAnd6~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~0 .lut_mask = 16'hCCDC;
defparam \my_processor|ctrl_writeReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~1 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23]) # ((\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~1 .lut_mask = 16'hFFBB;
defparam \my_processor|ctrl_writeReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~25 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~25_combout  = (\my_processor|ctrl_writeReg[4]~4_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & !\my_processor|ctrl_writeReg[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~25 .lut_mask = 16'h000C;
defparam \my_regfile|write_decode|WideAnd1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N8
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~30 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~30_combout  = (!\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|write_decode|WideAnd1~7_combout  & \my_regfile|write_decode|WideAnd1~25_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|write_decode|WideAnd1~7_combout ),
	.datac(gnd),
	.datad(\my_regfile|write_decode|WideAnd1~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~30 .lut_mask = 16'h4400;
defparam \my_regfile|write_decode|WideAnd1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N3
dffeas \my_regfile|register[20].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~8 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_processor|WideOr0~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_processor|exception~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~8 .lut_mask = 16'h0004;
defparam \my_regfile|write_decode|WideAnd1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~9 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~9_combout  = (\my_regfile|write_decode|WideAnd1~8_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & \my_regfile|write_decode|WideAnd1~7_combout )))

	.dataa(\my_regfile|write_decode|WideAnd1~8_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~9 .lut_mask = 16'h0200;
defparam \my_regfile|write_decode|WideAnd1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N19
dffeas \my_regfile|register[4].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~612 (
// Equation(s):
// \my_regfile|data_readRegB[2]~612_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[2].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[2].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[2].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~612 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[2]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N4
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~1 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_processor|WideOr0~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & !\my_processor|exception~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~1 .lut_mask = 16'h0004;
defparam \my_regfile|write_decode|WideAnd1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~5 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~5_combout  = (\my_processor|WideOr0~1_combout  & (\my_processor|ctrl_writeReg[1]~1_combout  & \my_processor|ctrl_writeReg[0]~0_combout ))

	.dataa(\my_processor|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~5 .lut_mask = 16'hA000;
defparam \my_regfile|write_decode|WideAnd1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~6 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~6_combout  = (\my_regfile|write_decode|WideAnd1~1_combout  & (!\my_processor|ctrl_writeReg[4]~4_combout  & \my_regfile|write_decode|WideAnd1~5_combout ))

	.dataa(\my_regfile|write_decode|WideAnd1~1_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|write_decode|WideAnd1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~6 .lut_mask = 16'h2200;
defparam \my_regfile|write_decode|WideAnd1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N1
dffeas \my_regfile|register[3].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N16
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~7 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~7 .lut_mask = 16'h2200;
defparam \my_regfile|readB_decode|WideAnd0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N22
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~6 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [13] & (!\my_imem|altsyncram_component|auto_generated|q_a [15] & (\my_imem|altsyncram_component|auto_generated|q_a [12] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~6 .lut_mask = 16'h0020;
defparam \my_regfile|readB_decode|WideAnd0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N2
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~8 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~8_combout  = (\my_processor|WideOr2~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_regfile|readB_decode|WideAnd0~7_combout ))) # (!\my_processor|WideOr2~combout  & 
// (((\my_regfile|readB_decode|WideAnd0~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_regfile|readB_decode|WideAnd0~7_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~6_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~8 .lut_mask = 16'h44F0;
defparam \my_regfile|readB_decode|WideAnd0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N16
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~29 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~29_combout  = (\my_regfile|write_decode|WideAnd1~1_combout  & (\my_processor|ctrl_writeReg[4]~4_combout  & \my_regfile|write_decode|WideAnd1~5_combout ))

	.dataa(gnd),
	.datab(\my_regfile|write_decode|WideAnd1~1_combout ),
	.datac(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~29 .lut_mask = 16'hC000;
defparam \my_regfile|write_decode|WideAnd1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N19
dffeas \my_regfile|register[19].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~611 (
// Equation(s):
// \my_regfile|data_readRegB[2]~611_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[3].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[19].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~611 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[2]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N18
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~1 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~1 .lut_mask = 16'h1100;
defparam \my_regfile|readB_decode|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N8
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~0 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [14] & (!\my_imem|altsyncram_component|auto_generated|q_a [15] & (\my_imem|altsyncram_component|auto_generated|q_a [12] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~0 .lut_mask = 16'h0010;
defparam \my_regfile|readB_decode|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N4
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~2 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~2_combout  = (\my_processor|WideOr2~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_regfile|readB_decode|WideAnd0~1_combout ))) # (!\my_processor|WideOr2~combout  & 
// (((\my_regfile|readB_decode|WideAnd0~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_regfile|readB_decode|WideAnd0~1_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~0_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~2 .lut_mask = 16'h44F0;
defparam \my_regfile|readB_decode|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~0 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~0_combout  = (\my_processor|WideOr0~1_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & \my_processor|ctrl_writeReg[0]~0_combout ))

	.dataa(\my_processor|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~0 .lut_mask = 16'h0A00;
defparam \my_regfile|write_decode|WideAnd1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~27 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~27_combout  = (\my_processor|ctrl_writeReg[4]~4_combout  & (\my_regfile|write_decode|WideAnd1~1_combout  & \my_regfile|write_decode|WideAnd1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~1_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~27 .lut_mask = 16'hC000;
defparam \my_regfile|write_decode|WideAnd1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N1
dffeas \my_regfile|register[17].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~2 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~2_combout  = (\my_regfile|write_decode|WideAnd1~0_combout  & (\my_regfile|write_decode|WideAnd1~1_combout  & !\my_processor|ctrl_writeReg[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|write_decode|WideAnd1~0_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~1_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~2 .lut_mask = 16'h00C0;
defparam \my_regfile|write_decode|WideAnd1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N13
dffeas \my_regfile|register[1].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~609 (
// Equation(s):
// \my_regfile|data_readRegB[2]~609_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[2].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[2].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[1].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~609 .lut_mask = 16'hA280;
defparam \my_regfile|data_readRegB[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[2].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[2].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[2]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[2]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[2].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[2].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~3 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~3_combout  = (\my_processor|WideOr0~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [23]) # ((\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|WideOr0~1_combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~3 .lut_mask = 16'hCC8C;
defparam \my_regfile|write_decode|WideAnd1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~28 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~28_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & (\my_regfile|write_decode|WideAnd1~1_combout  & (\my_regfile|write_decode|WideAnd1~3_combout  & \my_processor|ctrl_writeReg[4]~4_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datab(\my_regfile|write_decode|WideAnd1~1_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~3_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~28 .lut_mask = 16'h4000;
defparam \my_regfile|write_decode|WideAnd1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N11
dffeas \my_regfile|register[18].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N10
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~3 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~3 .lut_mask = 16'h0010;
defparam \my_regfile|readB_decode|WideAnd0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N24
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~5 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~5_combout  = (\my_processor|WideOr2~combout  & (((\my_regfile|readB_decode|WideAnd0~3_combout )))) # (!\my_processor|WideOr2~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// ((\my_regfile|readB_decode|WideAnd0~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_regfile|readB_decode|WideAnd0~3_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~4_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~5 .lut_mask = 16'hCC50;
defparam \my_regfile|readB_decode|WideAnd0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N2
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~4 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~4_combout  = (!\my_processor|ctrl_writeReg[4]~4_combout  & (\my_regfile|write_decode|WideAnd1~1_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & \my_regfile|write_decode|WideAnd1~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datab(\my_regfile|write_decode|WideAnd1~1_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~4 .lut_mask = 16'h0400;
defparam \my_regfile|write_decode|WideAnd1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N27
dffeas \my_regfile|register[2].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~610 (
// Equation(s):
// \my_regfile|data_readRegB[2]~610_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[2].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[2].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[2].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~610 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~613 (
// Equation(s):
// \my_regfile|data_readRegB[2]~613_combout  = (\my_regfile|data_readRegB[2]~612_combout ) # ((\my_regfile|data_readRegB[2]~611_combout ) # ((\my_regfile|data_readRegB[2]~609_combout ) # (\my_regfile|data_readRegB[2]~610_combout )))

	.dataa(\my_regfile|data_readRegB[2]~612_combout ),
	.datab(\my_regfile|data_readRegB[2]~611_combout ),
	.datac(\my_regfile|data_readRegB[2]~609_combout ),
	.datad(\my_regfile|data_readRegB[2]~610_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~613 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[2]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N28
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[2].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[2].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[2]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[2]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[2].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[2].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~10 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~10_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_processor|exception~2_combout  & \my_processor|WideOr0~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~10 .lut_mask = 16'h0400;
defparam \my_regfile|write_decode|WideAnd1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~32 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~32_combout  = (\my_regfile|write_decode|WideAnd1~3_combout  & (\my_processor|ctrl_writeReg[4]~4_combout  & (\my_regfile|write_decode|WideAnd1~10_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_regfile|write_decode|WideAnd1~3_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~10_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~32 .lut_mask = 16'h0080;
defparam \my_regfile|write_decode|WideAnd1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N29
dffeas \my_regfile|register[22].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~615 (
// Equation(s):
// \my_regfile|data_readRegB[2]~615_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~615 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[2]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N26
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~13 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~13_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [13] & (!\my_imem|altsyncram_component|auto_generated|q_a [15] & \my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~13 .lut_mask = 16'h0300;
defparam \my_regfile|readB_decode|WideAnd0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N8
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~12 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~12_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~12 .lut_mask = 16'h0400;
defparam \my_regfile|readB_decode|WideAnd0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N28
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~14 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~14_combout  = (\my_processor|WideOr2~combout  & (((\my_regfile|readB_decode|WideAnd0~12_combout )))) # (!\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~13_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\my_regfile|readB_decode|WideAnd0~13_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|readB_decode|WideAnd0~12_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~14 .lut_mask = 16'hF088;
defparam \my_regfile|readB_decode|WideAnd0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~11 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~11_combout  = (!\my_processor|ctrl_writeReg[4]~4_combout  & (\my_regfile|write_decode|WideAnd1~10_combout  & \my_regfile|write_decode|WideAnd1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~10_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~11 .lut_mask = 16'h3000;
defparam \my_regfile|write_decode|WideAnd1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N13
dffeas \my_regfile|register[5].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N16
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[2].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[2].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[2]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[2].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].reg_i|reg32[2].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~31 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~31_combout  = (\my_processor|ctrl_writeReg[4]~4_combout  & (\my_regfile|write_decode|WideAnd1~10_combout  & \my_regfile|write_decode|WideAnd1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~10_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~31 .lut_mask = 16'hC000;
defparam \my_regfile|write_decode|WideAnd1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N17
dffeas \my_regfile|register[21].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~614 (
// Equation(s):
// \my_regfile|data_readRegB[2]~614_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[21].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~614 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[2]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N0
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[2].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[2].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[2]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[2].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[2].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~14 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [24])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~14 .lut_mask = 16'h2222;
defparam \my_regfile|write_decode|WideAnd1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~15 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~15_combout  = (\my_regfile|write_decode|WideAnd1~14_combout  & (\my_processor|WideOr0~0_combout  & (\my_processor|WideOr0~1_combout  & !\my_processor|exception~2_combout )))

	.dataa(\my_regfile|write_decode|WideAnd1~14_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|WideOr0~1_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~15 .lut_mask = 16'h0080;
defparam \my_regfile|write_decode|WideAnd1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~16 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~16_combout  = (\my_regfile|write_decode|WideAnd1~15_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & !\my_processor|ctrl_writeReg[4]~4_combout )))

	.dataa(\my_regfile|write_decode|WideAnd1~15_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~16 .lut_mask = 16'h0002;
defparam \my_regfile|write_decode|WideAnd1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N1
dffeas \my_regfile|register[8].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N0
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[2].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[2].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[2]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[2].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[2].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~34 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~34_combout  = (\my_regfile|write_decode|WideAnd1~15_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & \my_processor|ctrl_writeReg[4]~4_combout )))

	.dataa(\my_regfile|write_decode|WideAnd1~15_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~34 .lut_mask = 16'h0200;
defparam \my_regfile|write_decode|WideAnd1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N1
dffeas \my_regfile|register[24].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N18
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~21 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~21_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [13] & (\my_imem|altsyncram_component|auto_generated|q_a [15] & !\my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~21 .lut_mask = 16'h0030;
defparam \my_regfile|readB_decode|WideAnd0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N4
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~20 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~20_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~20 .lut_mask = 16'h0010;
defparam \my_regfile|readB_decode|WideAnd0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N16
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~22 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~22_combout  = (\my_processor|WideOr2~combout  & (((\my_regfile|readB_decode|WideAnd0~20_combout )))) # (!\my_processor|WideOr2~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// (\my_regfile|readB_decode|WideAnd0~21_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_regfile|readB_decode|WideAnd0~21_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~20_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~22 .lut_mask = 16'hF044;
defparam \my_regfile|readB_decode|WideAnd0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~617 (
// Equation(s):
// \my_regfile|data_readRegB[2]~617_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_regfile|register[24].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~617 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[2]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N22
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~13 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~13_combout  = (\my_regfile|write_decode|WideAnd1~10_combout  & (\my_regfile|write_decode|WideAnd1~5_combout  & !\my_processor|ctrl_writeReg[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|write_decode|WideAnd1~10_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~5_combout ),
	.datad(\my_processor|ctrl_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~13 .lut_mask = 16'h00C0;
defparam \my_regfile|write_decode|WideAnd1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N31
dffeas \my_regfile|register[7].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N12
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~18 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [13] & (!\my_imem|altsyncram_component|auto_generated|q_a [15] & \my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~18 .lut_mask = 16'h0C00;
defparam \my_regfile|readB_decode|WideAnd0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N14
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~17 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~17_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~17 .lut_mask = 16'h4000;
defparam \my_regfile|readB_decode|WideAnd0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N30
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~19 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~19_combout  = (\my_processor|WideOr2~combout  & (((\my_regfile|readB_decode|WideAnd0~17_combout )))) # (!\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~18_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\my_regfile|readB_decode|WideAnd0~18_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|readB_decode|WideAnd0~17_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~19 .lut_mask = 16'hF088;
defparam \my_regfile|readB_decode|WideAnd0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N2
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~33 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~33_combout  = (\my_processor|ctrl_writeReg[4]~4_combout  & (\my_regfile|write_decode|WideAnd1~5_combout  & \my_regfile|write_decode|WideAnd1~10_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~5_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~33 .lut_mask = 16'hC000;
defparam \my_regfile|write_decode|WideAnd1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N31
dffeas \my_regfile|register[23].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~616 (
// Equation(s):
// \my_regfile|data_readRegB[2]~616_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[2].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[23].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~616 .lut_mask = 16'hC808;
defparam \my_regfile|data_readRegB[2]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~618 (
// Equation(s):
// \my_regfile|data_readRegB[2]~618_combout  = (\my_regfile|data_readRegB[2]~615_combout ) # ((\my_regfile|data_readRegB[2]~614_combout ) # ((\my_regfile|data_readRegB[2]~617_combout ) # (\my_regfile|data_readRegB[2]~616_combout )))

	.dataa(\my_regfile|data_readRegB[2]~615_combout ),
	.datab(\my_regfile|data_readRegB[2]~614_combout ),
	.datac(\my_regfile|data_readRegB[2]~617_combout ),
	.datad(\my_regfile|data_readRegB[2]~616_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~618 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \my_processor|ctrl_writeReg[2]~2 (
// Equation(s):
// \my_processor|ctrl_writeReg[2]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24]) # ((\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[2]~2 .lut_mask = 16'hFFBB;
defparam \my_processor|ctrl_writeReg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~17 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~17_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_processor|exception~2_combout  & (\my_processor|WideOr0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|exception~2_combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~17 .lut_mask = 16'h1000;
defparam \my_regfile|write_decode|WideAnd1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~20 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~20_combout  = (!\my_processor|ctrl_writeReg[2]~2_combout  & (\my_regfile|write_decode|WideAnd1~5_combout  & \my_regfile|write_decode|WideAnd1~17_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~5_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~20 .lut_mask = 16'h3000;
defparam \my_regfile|write_decode|WideAnd1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N7
dffeas \my_regfile|register[11].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~35 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~35_combout  = ((\my_processor|exception~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [26]))) # (!\my_processor|WideOr0~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~35 .lut_mask = 16'hFF8F;
defparam \my_regfile|write_decode|WideAnd1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~38 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~38_combout  = (\my_regfile|write_decode|WideAnd1~35_combout  & (!\my_processor|ctrl_writeReg[2]~2_combout  & \my_regfile|write_decode|WideAnd1~5_combout ))

	.dataa(\my_regfile|write_decode|WideAnd1~35_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datac(gnd),
	.datad(\my_regfile|write_decode|WideAnd1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~38 .lut_mask = 16'h2200;
defparam \my_regfile|write_decode|WideAnd1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N11
dffeas \my_regfile|register[27].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~621 (
// Equation(s):
// \my_regfile|data_readRegB[2]~621_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[27].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~621 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N0
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~23 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~23_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [14] & (!\my_imem|altsyncram_component|auto_generated|q_a [13] & (\my_imem|altsyncram_component|auto_generated|q_a [12] & 
// \my_imem|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~23 .lut_mask = 16'h1000;
defparam \my_regfile|readB_decode|WideAnd0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~24 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & !\my_imem|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~24 .lut_mask = 16'h000A;
defparam \my_regfile|readB_decode|WideAnd0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N6
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~25 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~25_combout  = (\my_processor|WideOr2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25] & ((\my_regfile|readB_decode|WideAnd0~24_combout )))) # (!\my_processor|WideOr2~combout  & 
// (((\my_regfile|readB_decode|WideAnd0~23_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_regfile|readB_decode|WideAnd0~23_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~24_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~25 .lut_mask = 16'hA0CC;
defparam \my_regfile|readB_decode|WideAnd0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~18 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~18_combout  = (\my_regfile|write_decode|WideAnd1~0_combout  & (\my_regfile|write_decode|WideAnd1~17_combout  & !\my_processor|ctrl_writeReg[2]~2_combout ))

	.dataa(gnd),
	.datab(\my_regfile|write_decode|WideAnd1~0_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~17_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~18 .lut_mask = 16'h00C0;
defparam \my_regfile|write_decode|WideAnd1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \my_regfile|register[9].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~36 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~36_combout  = (\my_regfile|write_decode|WideAnd1~35_combout  & (!\my_processor|ctrl_writeReg[2]~2_combout  & \my_regfile|write_decode|WideAnd1~0_combout ))

	.dataa(\my_regfile|write_decode|WideAnd1~35_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datac(gnd),
	.datad(\my_regfile|write_decode|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~36 .lut_mask = 16'h2200;
defparam \my_regfile|write_decode|WideAnd1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N5
dffeas \my_regfile|register[25].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~619 (
// Equation(s):
// \my_regfile|data_readRegB[2]~619_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[25].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~619 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[2]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~39 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~39_combout  = (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|write_decode|WideAnd1~7_combout  & \my_regfile|write_decode|WideAnd1~25_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|write_decode|WideAnd1~7_combout ),
	.datac(gnd),
	.datad(\my_regfile|write_decode|WideAnd1~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~39 .lut_mask = 16'h8800;
defparam \my_regfile|write_decode|WideAnd1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N17
dffeas \my_regfile|register[28].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N30
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[2].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[2].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[2]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[2].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].reg_i|reg32[2].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~21 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~21_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & (\my_regfile|write_decode|WideAnd1~17_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & \my_regfile|write_decode|WideAnd1~7_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datab(\my_regfile|write_decode|WideAnd1~17_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~21 .lut_mask = 16'h0400;
defparam \my_regfile|write_decode|WideAnd1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N31
dffeas \my_regfile|register[12].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[2].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N12
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~32 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~32_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & 
// \my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~32 .lut_mask = 16'h1000;
defparam \my_regfile|readB_decode|WideAnd0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N26
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~33 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~33_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [12] & (!\my_imem|altsyncram_component|auto_generated|q_a [13] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~33 .lut_mask = 16'h0500;
defparam \my_regfile|readB_decode|WideAnd0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~34 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~34_combout  = (\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~32_combout )) # (!\my_processor|WideOr2~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// \my_regfile|readB_decode|WideAnd0~33_combout ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~32_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|readB_decode|WideAnd0~33_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~34 .lut_mask = 16'hAAC0;
defparam \my_regfile|readB_decode|WideAnd0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~622 (
// Equation(s):
// \my_regfile|data_readRegB[2]~622_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[2].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[2].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[2].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[12].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~622 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~19 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~19_combout  = (\my_regfile|write_decode|WideAnd1~17_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & (\my_regfile|write_decode|WideAnd1~3_combout  & !\my_processor|ctrl_writeReg[2]~2_combout )))

	.dataa(\my_regfile|write_decode|WideAnd1~17_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~3_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~19 .lut_mask = 16'h0020;
defparam \my_regfile|write_decode|WideAnd1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \my_regfile|register[10].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~37 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~37_combout  = (\my_regfile|write_decode|WideAnd1~35_combout  & (!\my_processor|ctrl_writeReg[2]~2_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & \my_regfile|write_decode|WideAnd1~3_combout )))

	.dataa(\my_regfile|write_decode|WideAnd1~35_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~37 .lut_mask = 16'h0200;
defparam \my_regfile|write_decode|WideAnd1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N11
dffeas \my_regfile|register[26].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~620 (
// Equation(s):
// \my_regfile|data_readRegB[2]~620_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~620 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~623 (
// Equation(s):
// \my_regfile|data_readRegB[2]~623_combout  = (\my_regfile|data_readRegB[2]~621_combout ) # ((\my_regfile|data_readRegB[2]~619_combout ) # ((\my_regfile|data_readRegB[2]~622_combout ) # (\my_regfile|data_readRegB[2]~620_combout )))

	.dataa(\my_regfile|data_readRegB[2]~621_combout ),
	.datab(\my_regfile|data_readRegB[2]~619_combout ),
	.datac(\my_regfile|data_readRegB[2]~622_combout ),
	.datad(\my_regfile|data_readRegB[2]~620_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~623 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~42 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~42_combout  = (\my_regfile|write_decode|WideAnd1~5_combout  & (\my_processor|ctrl_writeReg[2]~2_combout  & \my_regfile|write_decode|WideAnd1~35_combout ))

	.dataa(gnd),
	.datab(\my_regfile|write_decode|WideAnd1~5_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~42 .lut_mask = 16'hC000;
defparam \my_regfile|write_decode|WideAnd1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N31
dffeas \my_regfile|register[31].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N22
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~41 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & 
// \my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~41 .lut_mask = 16'h8000;
defparam \my_regfile|readB_decode|WideAnd0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N24
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~42 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [12] & (\my_imem|altsyncram_component|auto_generated|q_a [13] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~42 .lut_mask = 16'hA000;
defparam \my_regfile|readB_decode|WideAnd0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N30
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~43 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~43_combout  = (\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~41_combout )) # (!\my_processor|WideOr2~combout  & (((\my_regfile|readB_decode|WideAnd0~42_combout  & 
// \my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_regfile|readB_decode|WideAnd0~41_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~42_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~43 .lut_mask = 16'hAAC0;
defparam \my_regfile|readB_decode|WideAnd0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~24 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~24_combout  = (\my_regfile|write_decode|WideAnd1~5_combout  & (\my_regfile|write_decode|WideAnd1~17_combout  & \my_processor|ctrl_writeReg[2]~2_combout ))

	.dataa(gnd),
	.datab(\my_regfile|write_decode|WideAnd1~5_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~17_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~24 .lut_mask = 16'hC000;
defparam \my_regfile|write_decode|WideAnd1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N13
dffeas \my_regfile|register[15].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~627 (
// Equation(s):
// \my_regfile|data_readRegB[2]~627_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[2].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[2].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datad(\my_regfile|register[15].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~627 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~36 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_imem|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~36 .lut_mask = 16'h0088;
defparam \my_regfile|readB_decode|WideAnd0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~35 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~35_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [13] & (\my_imem|altsyncram_component|auto_generated|q_a [14] & (\my_imem|altsyncram_component|auto_generated|q_a [12] & 
// \my_imem|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~35 .lut_mask = 16'h4000;
defparam \my_regfile|readB_decode|WideAnd0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~37 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~37_combout  = (\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~36_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [25])))) # (!\my_processor|WideOr2~combout  & 
// (((\my_regfile|readB_decode|WideAnd0~35_combout ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~36_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~35_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~37 .lut_mask = 16'hA0CC;
defparam \my_regfile|readB_decode|WideAnd0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~22 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~22_combout  = (\my_regfile|write_decode|WideAnd1~17_combout  & (\my_regfile|write_decode|WideAnd1~0_combout  & \my_processor|ctrl_writeReg[2]~2_combout ))

	.dataa(\my_regfile|write_decode|WideAnd1~17_combout ),
	.datab(\my_regfile|write_decode|WideAnd1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~22 .lut_mask = 16'h8800;
defparam \my_regfile|write_decode|WideAnd1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N11
dffeas \my_regfile|register[13].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~40 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~40_combout  = (\my_regfile|write_decode|WideAnd1~35_combout  & (\my_processor|ctrl_writeReg[2]~2_combout  & \my_regfile|write_decode|WideAnd1~0_combout ))

	.dataa(\my_regfile|write_decode|WideAnd1~35_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datac(gnd),
	.datad(\my_regfile|write_decode|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~40 .lut_mask = 16'h8800;
defparam \my_regfile|write_decode|WideAnd1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N31
dffeas \my_regfile|register[29].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[2]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~624 (
// Equation(s):
// \my_regfile|data_readRegB[2]~624_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~624 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N28
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~26 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~26_combout  = (\my_processor|WideOr0~1_combout  & (\my_regfile|write_decode|WideAnd1~1_combout  & \my_regfile|write_decode|WideAnd1~25_combout ))

	.dataa(\my_processor|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\my_regfile|write_decode|WideAnd1~1_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~26 .lut_mask = 16'hA000;
defparam \my_regfile|write_decode|WideAnd1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N11
dffeas \my_regfile|register[16].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N28
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~45 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~45_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & !\my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~45 .lut_mask = 16'h0005;
defparam \my_regfile|readB_decode|WideAnd0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N26
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~44 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~44_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [14] & (!\my_imem|altsyncram_component|auto_generated|q_a [15] & (!\my_imem|altsyncram_component|auto_generated|q_a [12] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~44 .lut_mask = 16'h0001;
defparam \my_regfile|readB_decode|WideAnd0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N30
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~46 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~46_combout  = (\my_processor|WideOr2~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_regfile|readB_decode|WideAnd0~45_combout ))) # (!\my_processor|WideOr2~combout  & 
// (((\my_regfile|readB_decode|WideAnd0~44_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_regfile|readB_decode|WideAnd0~45_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~44_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~46 .lut_mask = 16'h44F0;
defparam \my_regfile|readB_decode|WideAnd0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~626 (
// Equation(s):
// \my_regfile|data_readRegB[2]~626_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[16].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~626 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~38 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & 
// \my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~38 .lut_mask = 16'h0800;
defparam \my_regfile|readB_decode|WideAnd0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~39 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~39_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [12] & (\my_imem|altsyncram_component|auto_generated|q_a [13] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~39 .lut_mask = 16'h5000;
defparam \my_regfile|readB_decode|WideAnd0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~40 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~40_combout  = (\my_processor|WideOr2~combout  & (((\my_regfile|readB_decode|WideAnd0~38_combout )))) # (!\my_processor|WideOr2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// ((\my_regfile|readB_decode|WideAnd0~39_combout ))))

	.dataa(\my_processor|WideOr2~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|readB_decode|WideAnd0~38_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~40 .lut_mask = 16'hE4A0;
defparam \my_regfile|readB_decode|WideAnd0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~23 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~23_combout  = (\my_regfile|write_decode|WideAnd1~17_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & (\my_regfile|write_decode|WideAnd1~3_combout  & \my_processor|ctrl_writeReg[2]~2_combout )))

	.dataa(\my_regfile|write_decode|WideAnd1~17_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~3_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~23 .lut_mask = 16'h2000;
defparam \my_regfile|write_decode|WideAnd1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N29
dffeas \my_regfile|register[14].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~41 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~41_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_regfile|write_decode|WideAnd1~3_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & \my_regfile|write_decode|WideAnd1~35_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_regfile|write_decode|WideAnd1~3_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~41 .lut_mask = 16'h0800;
defparam \my_regfile|write_decode|WideAnd1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N25
dffeas \my_regfile|register[30].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~625 (
// Equation(s):
// \my_regfile|data_readRegB[2]~625_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[2].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~625 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~628 (
// Equation(s):
// \my_regfile|data_readRegB[2]~628_combout  = (\my_regfile|data_readRegB[2]~627_combout ) # ((\my_regfile|data_readRegB[2]~624_combout ) # ((\my_regfile|data_readRegB[2]~626_combout ) # (\my_regfile|data_readRegB[2]~625_combout )))

	.dataa(\my_regfile|data_readRegB[2]~627_combout ),
	.datab(\my_regfile|data_readRegB[2]~624_combout ),
	.datac(\my_regfile|data_readRegB[2]~626_combout ),
	.datad(\my_regfile|data_readRegB[2]~625_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~628 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~629 (
// Equation(s):
// \my_regfile|data_readRegB[2]~629_combout  = (\my_regfile|data_readRegB[2]~613_combout ) # ((\my_regfile|data_readRegB[2]~618_combout ) # ((\my_regfile|data_readRegB[2]~623_combout ) # (\my_regfile|data_readRegB[2]~628_combout )))

	.dataa(\my_regfile|data_readRegB[2]~613_combout ),
	.datab(\my_regfile|data_readRegB[2]~618_combout ),
	.datac(\my_regfile|data_readRegB[2]~623_combout ),
	.datad(\my_regfile|data_readRegB[2]~628_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~629 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector31~9 (
// Equation(s):
// \my_processor|my_alu|Selector31~9_combout  = (\my_processor|mydecoder|WideAnd0~4_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [3] & \my_processor|mydecoder|WideAnd0~5_combout )))

	.dataa(\my_processor|mydecoder|WideAnd0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|mydecoder|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~9 .lut_mask = 16'h2000;
defparam \my_processor|my_alu|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector29~9 (
// Equation(s):
// \my_processor|my_alu|Selector29~9_combout  = (\my_processor|my_alu|Selector31~9_combout  & !\my_processor|my_alu|Selector31~14_combout )

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector31~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~9 .lut_mask = 16'h00AA;
defparam \my_processor|my_alu|Selector29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N12
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N13
dffeas \my_regfile|register[22].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N16
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~82 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~82_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (!\my_processor|ctrl_readRegA[3]~3_combout  & (\my_processor|ctrl_readRegA[1]~1_combout  & !\my_processor|ctrl_readRegA[0]~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~82 .lut_mask = 16'h0020;
defparam \my_regfile|readA_decode|WideAnd0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N0
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~117 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~117_combout  = (\my_regfile|readA_decode|WideAnd0~82_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_processor|mydecoder|WideAnd9~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|readA_decode|WideAnd0~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~117 .lut_mask = 16'hF200;
defparam \my_regfile|readA_decode|WideAnd0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N3
dffeas \my_regfile|register[21].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N10
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~118 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~118_combout  = (\my_regfile|readA_decode|WideAnd0~83_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_processor|mydecoder|WideAnd9~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|readA_decode|WideAnd0~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~118 .lut_mask = 16'hF200;
defparam \my_regfile|readA_decode|WideAnd0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~579 (
// Equation(s):
// \my_regfile|data_readRegA[4]~579_combout  = (\my_regfile|register[22].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ) # ((\my_regfile|register[21].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|register[22].reg_i|reg32[4].dffe_i|q~q  & (((\my_regfile|register[21].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|register[22].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~579 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~116 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~116_combout  = (\my_regfile|readA_decode|WideAnd0~81_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_processor|mydecoder|WideAnd9~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|readA_decode|WideAnd0~81_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~116 .lut_mask = 16'hCE00;
defparam \my_regfile|readA_decode|WideAnd0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N12
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~80 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~80_combout  = (!\my_processor|ctrl_readRegA[3]~3_combout  & (!\my_processor|ctrl_readRegA[1]~1_combout  & (!\my_processor|ctrl_readRegA[0]~0_combout  & \my_processor|ctrl_readRegA[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~80 .lut_mask = 16'h0100;
defparam \my_regfile|readA_decode|WideAnd0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~115 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~115_combout  = (\my_regfile|readA_decode|WideAnd0~80_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// \my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|readA_decode|WideAnd0~80_combout ),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~115 .lut_mask = 16'hD0C0;
defparam \my_regfile|readA_decode|WideAnd0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N27
dffeas \my_regfile|register[19].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N9
dffeas \my_regfile|register[20].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~578 (
// Equation(s):
// \my_regfile|data_readRegA[4]~578_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[4].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~578 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N22
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N23
dffeas \my_regfile|register[23].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N20
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N21
dffeas \my_regfile|register[24].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N20
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~84 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~84_combout  = (!\my_processor|ctrl_readRegA[0]~0_combout  & (!\my_processor|ctrl_readRegA[1]~1_combout  & (\my_processor|ctrl_readRegA[3]~3_combout  & !\my_processor|ctrl_readRegA[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~84 .lut_mask = 16'h0010;
defparam \my_regfile|readA_decode|WideAnd0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N16
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~119 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~119_combout  = (\my_regfile|readA_decode|WideAnd0~84_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// \my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~119 .lut_mask = 16'hDC00;
defparam \my_regfile|readA_decode|WideAnd0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N2
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~85 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~85_combout  = (\my_processor|ctrl_readRegA[0]~0_combout  & (\my_processor|ctrl_readRegA[1]~1_combout  & (!\my_processor|ctrl_readRegA[3]~3_combout  & \my_processor|ctrl_readRegA[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~85 .lut_mask = 16'h0800;
defparam \my_regfile|readA_decode|WideAnd0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N18
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~120 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~120_combout  = (\my_regfile|readA_decode|WideAnd0~85_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// \my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~120 .lut_mask = 16'hDC00;
defparam \my_regfile|readA_decode|WideAnd0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~580 (
// Equation(s):
// \my_regfile|data_readRegA[4]~580_combout  = (\my_regfile|register[23].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ) # ((\my_regfile|register[24].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~119_combout 
// )))) # (!\my_regfile|register[23].reg_i|reg32[4].dffe_i|q~q  & (\my_regfile|register[24].reg_i|reg32[4].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~119_combout )))

	.dataa(\my_regfile|register[23].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_regfile|register[24].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~580 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N10
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~79 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~79_combout  = (!\my_processor|ctrl_readRegA[2]~2_combout  & (!\my_processor|ctrl_readRegA[3]~3_combout  & (!\my_processor|ctrl_readRegA[1]~1_combout  & \my_processor|ctrl_readRegA[0]~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~79 .lut_mask = 16'h0100;
defparam \my_regfile|readA_decode|WideAnd0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N6
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~114 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~114_combout  = (\my_regfile|readA_decode|WideAnd0~79_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// \my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~114 .lut_mask = 16'hBA00;
defparam \my_regfile|readA_decode|WideAnd0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N4
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N5
dffeas \my_regfile|register[17].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N23
dffeas \my_regfile|register[18].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|mydecoder|WideAnd9~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~4 .lut_mask = 16'hCFCC;
defparam \my_processor|ctrl_readRegA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~125 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~125_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|mydecoder|WideAnd9~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~125 .lut_mask = 16'h5D0C;
defparam \my_regfile|readA_decode|WideAnd0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~95 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~95_combout  = (!\my_processor|ctrl_readRegA[2]~2_combout  & (!\my_processor|ctrl_readRegA[3]~3_combout  & (\my_processor|ctrl_readRegA[4]~4_combout  & \my_regfile|readA_decode|WideAnd0~125_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~95 .lut_mask = 16'h1000;
defparam \my_regfile|readA_decode|WideAnd0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~577 (
// Equation(s):
// \my_regfile|data_readRegA[4]~577_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (((\my_regfile|register[18].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[17].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[18].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~577 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~581 (
// Equation(s):
// \my_regfile|data_readRegA[4]~581_combout  = (\my_regfile|data_readRegA[4]~579_combout ) # ((\my_regfile|data_readRegA[4]~578_combout ) # ((\my_regfile|data_readRegA[4]~580_combout ) # (\my_regfile|data_readRegA[4]~577_combout )))

	.dataa(\my_regfile|data_readRegA[4]~579_combout ),
	.datab(\my_regfile|data_readRegA[4]~578_combout ),
	.datac(\my_regfile|data_readRegA[4]~580_combout ),
	.datad(\my_regfile|data_readRegA[4]~577_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~581 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
cycloneive_lcell_comb \my_regfile|write_decode|WideAnd1~12 (
// Equation(s):
// \my_regfile|write_decode|WideAnd1~12_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & (!\my_processor|ctrl_writeReg[4]~4_combout  & (\my_regfile|write_decode|WideAnd1~3_combout  & \my_regfile|write_decode|WideAnd1~10_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~4_combout ),
	.datac(\my_regfile|write_decode|WideAnd1~3_combout ),
	.datad(\my_regfile|write_decode|WideAnd1~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|write_decode|WideAnd1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write_decode|WideAnd1~12 .lut_mask = 16'h1000;
defparam \my_regfile|write_decode|WideAnd1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N5
dffeas \my_regfile|register[6].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N11
dffeas \my_regfile|register[5].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N4
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~102 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~102_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~82_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|readA_decode|WideAnd0~82_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~102 .lut_mask = 16'h3010;
defparam \my_regfile|readA_decode|WideAnd0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~569 (
// Equation(s):
// \my_regfile|data_readRegA[4]~569_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~569 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~105 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~105_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~85_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~105 .lut_mask = 16'h4500;
defparam \my_regfile|readA_decode|WideAnd0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N15
dffeas \my_regfile|register[8].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~104 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~104_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~84_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~104 .lut_mask = 16'h4500;
defparam \my_regfile|readA_decode|WideAnd0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~570 (
// Equation(s):
// \my_regfile|data_readRegA[4]~570_combout  = (\my_regfile|register[7].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~105_combout ) # ((\my_regfile|register[8].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout )))) 
// # (!\my_regfile|register[7].reg_i|reg32[4].dffe_i|q~q  & (((\my_regfile|register[8].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~570 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N17
dffeas \my_regfile|register[4].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N3
dffeas \my_regfile|register[3].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~100 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~100_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~80_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|readA_decode|WideAnd0~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~100 .lut_mask = 16'h3100;
defparam \my_regfile|readA_decode|WideAnd0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~568 (
// Equation(s):
// \my_regfile|data_readRegA[4]~568_combout  = (\my_regfile|readA_decode|WideAnd0~101_combout  & ((\my_regfile|register[3].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|register[4].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~100_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[4].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~568 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~99 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~99_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~79_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~99 .lut_mask = 16'h4500;
defparam \my_regfile|readA_decode|WideAnd0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N1
dffeas \my_regfile|register[1].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N21
dffeas \my_regfile|register[2].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~78 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~78_combout  = (!\my_processor|ctrl_readRegA[0]~0_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[1]~1_combout  & !\my_processor|ctrl_readRegA[3]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~78 .lut_mask = 16'h0010;
defparam \my_regfile|readA_decode|WideAnd0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N14
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~98 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~98_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~78_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~78_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~98 .lut_mask = 16'h2300;
defparam \my_regfile|readA_decode|WideAnd0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~567 (
// Equation(s):
// \my_regfile|data_readRegA[4]~567_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) # 
// (!\my_regfile|readA_decode|WideAnd0~99_combout  & (((\my_regfile|register[2].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[1].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~567 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~571 (
// Equation(s):
// \my_regfile|data_readRegA[4]~571_combout  = (\my_regfile|data_readRegA[4]~569_combout ) # ((\my_regfile|data_readRegA[4]~570_combout ) # ((\my_regfile|data_readRegA[4]~568_combout ) # (\my_regfile|data_readRegA[4]~567_combout )))

	.dataa(\my_regfile|data_readRegA[4]~569_combout ),
	.datab(\my_regfile|data_readRegA[4]~570_combout ),
	.datac(\my_regfile|data_readRegA[4]~568_combout ),
	.datad(\my_regfile|data_readRegA[4]~567_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~571 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[4]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N26
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~94 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~94_combout  = (\my_processor|ctrl_readRegA[0]~0_combout  & (\my_processor|ctrl_readRegA[1]~1_combout  & (\my_processor|ctrl_readRegA[3]~3_combout  & \my_processor|ctrl_readRegA[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~94 .lut_mask = 16'h8000;
defparam \my_regfile|readA_decode|WideAnd0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N19
dffeas \my_regfile|register[31].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~584 (
// Equation(s):
// \my_regfile|data_readRegA[4]~584_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[4].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~584 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~127 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~127_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_processor|mydecoder|WideAnd9~0_combout  & 
// !\my_imem|altsyncram_component|auto_generated|q_a [30])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (((\my_processor|mydecoder|WideAnd9~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~127 .lut_mask = 16'h88F8;
defparam \my_regfile|readA_decode|WideAnd0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~97 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~97_combout  = (\my_processor|ctrl_readRegA[1]~1_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[0]~0_combout  & \my_regfile|readA_decode|WideAnd0~127_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~97 .lut_mask = 16'h2000;
defparam \my_regfile|readA_decode|WideAnd0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~126 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~126_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~126 .lut_mask = 16'h0203;
defparam \my_regfile|readA_decode|WideAnd0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~96 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~96_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[3]~3_combout  & (\my_processor|ctrl_readRegA[4]~4_combout  & \my_regfile|readA_decode|WideAnd0~126_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~96 .lut_mask = 16'h8000;
defparam \my_regfile|readA_decode|WideAnd0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N25
dffeas \my_regfile|register[27].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N5
dffeas \my_regfile|register[28].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~583 (
// Equation(s):
// \my_regfile|data_readRegA[4]~583_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[4].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~583 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N28
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~92 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~92_combout  = (\my_processor|ctrl_readRegA[0]~0_combout  & (!\my_processor|ctrl_readRegA[1]~1_combout  & (\my_processor|ctrl_readRegA[3]~3_combout  & \my_processor|ctrl_readRegA[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~92 .lut_mask = 16'h2000;
defparam \my_regfile|readA_decode|WideAnd0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~124 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~124_combout  = (\my_regfile|readA_decode|WideAnd0~92_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_processor|mydecoder|WideAnd9~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|readA_decode|WideAnd0~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~124 .lut_mask = 16'hF200;
defparam \my_regfile|readA_decode|WideAnd0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~90 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_imem|altsyncram_component|auto_generated|q_a [20]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~90 .lut_mask = 16'h0C00;
defparam \my_regfile|readA_decode|WideAnd0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~91 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|readA_decode|WideAnd0~90_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// \my_processor|mydecoder|WideAnd9~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|readA_decode|WideAnd0~90_combout ),
	.datad(\my_processor|mydecoder|WideAnd9~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~91 .lut_mask = 16'hB3A0;
defparam \my_regfile|readA_decode|WideAnd0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~123 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~123_combout  = (\my_regfile|readA_decode|WideAnd0~91_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_processor|mydecoder|WideAnd9~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|readA_decode|WideAnd0~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~123 .lut_mask = 16'hF200;
defparam \my_regfile|readA_decode|WideAnd0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \my_regfile|register[30].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[30].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N31
dffeas \my_regfile|register[30].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N31
dffeas \my_regfile|register[29].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~585 (
// Equation(s):
// \my_regfile|data_readRegA[4]~585_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[4].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[4].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~585 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N14
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~87 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~87_combout  = (\my_processor|ctrl_readRegA[0]~0_combout  & (!\my_processor|ctrl_readRegA[1]~1_combout  & (\my_processor|ctrl_readRegA[3]~3_combout  & !\my_processor|ctrl_readRegA[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~87 .lut_mask = 16'h0020;
defparam \my_regfile|readA_decode|WideAnd0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~122 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~122_combout  = (\my_regfile|readA_decode|WideAnd0~87_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_processor|mydecoder|WideAnd9~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|readA_decode|WideAnd0~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~122 .lut_mask = 16'hAE00;
defparam \my_regfile|readA_decode|WideAnd0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~86 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~86_combout  = (!\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[3]~3_combout  & (!\my_processor|ctrl_readRegA[0]~0_combout  & \my_processor|ctrl_readRegA[1]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~86 .lut_mask = 16'h0400;
defparam \my_regfile|readA_decode|WideAnd0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~121 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~121_combout  = (\my_regfile|readA_decode|WideAnd0~86_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((\my_processor|mydecoder|WideAnd9~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|readA_decode|WideAnd0~86_combout ),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~121 .lut_mask = 16'h88C8;
defparam \my_regfile|readA_decode|WideAnd0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \my_regfile|register[25].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N12
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N13
dffeas \my_regfile|register[26].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~582 (
// Equation(s):
// \my_regfile|data_readRegA[4]~582_combout  = (\my_regfile|readA_decode|WideAnd0~122_combout  & ((\my_regfile|register[25].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~121_combout  & \my_regfile|register[26].reg_i|reg32[4].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~122_combout  & (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~582 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~586 (
// Equation(s):
// \my_regfile|data_readRegA[4]~586_combout  = (\my_regfile|data_readRegA[4]~584_combout ) # ((\my_regfile|data_readRegA[4]~583_combout ) # ((\my_regfile|data_readRegA[4]~585_combout ) # (\my_regfile|data_readRegA[4]~582_combout )))

	.dataa(\my_regfile|data_readRegA[4]~584_combout ),
	.datab(\my_regfile|data_readRegA[4]~583_combout ),
	.datac(\my_regfile|data_readRegA[4]~585_combout ),
	.datad(\my_regfile|data_readRegA[4]~582_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~586 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N11
dffeas \my_regfile|register[16].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~113 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~113_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~94_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~113 .lut_mask = 16'h4404;
defparam \my_regfile|readA_decode|WideAnd0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N21
dffeas \my_regfile|register[15].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~93 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~93_combout  = (!\my_processor|ctrl_readRegA[0]~0_combout  & (!\my_processor|ctrl_readRegA[3]~3_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & !\my_processor|ctrl_readRegA[1]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~93 .lut_mask = 16'h0001;
defparam \my_regfile|readA_decode|WideAnd0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~112 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~112_combout  = (\my_regfile|readA_decode|WideAnd0~93_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// \my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~112 .lut_mask = 16'hDC00;
defparam \my_regfile|readA_decode|WideAnd0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~575 (
// Equation(s):
// \my_regfile|data_readRegA[4]~575_combout  = (\my_regfile|register[16].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ) # ((\my_regfile|readA_decode|WideAnd0~113_combout  & \my_regfile|register[15].reg_i|reg32[4].dffe_i|q~q 
// )))) # (!\my_regfile|register[16].reg_i|reg32[4].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[15].reg_i|reg32[4].dffe_i|q~q )))

	.dataa(\my_regfile|register[16].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~575 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N28
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~106 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~106_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~86_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~106 .lut_mask = 16'h4500;
defparam \my_regfile|readA_decode|WideAnd0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \my_regfile|register[9].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[9].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[9].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[9].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \my_regfile|register[9].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N11
dffeas \my_regfile|register[10].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N14
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~107 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~107_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~87_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|readA_decode|WideAnd0~87_combout ),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~107 .lut_mask = 16'h4404;
defparam \my_regfile|readA_decode|WideAnd0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~572 (
// Equation(s):
// \my_regfile|data_readRegA[4]~572_combout  = (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|register[9].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~106_combout  & (\my_regfile|register[9].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~107_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datab(\my_regfile|register[9].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~572 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[4]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N19
dffeas \my_regfile|register[11].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y47_N5
dffeas \my_regfile|register[12].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~89 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~89_combout  = (\my_processor|ctrl_readRegA[1]~1_combout  & (\my_processor|ctrl_readRegA[0]~0_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & \my_processor|ctrl_readRegA[3]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~89 .lut_mask = 16'h0800;
defparam \my_regfile|readA_decode|WideAnd0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~109 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~109_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~89_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~89_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~109 .lut_mask = 16'h4500;
defparam \my_regfile|readA_decode|WideAnd0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~88 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~88_combout  = (!\my_processor|ctrl_readRegA[1]~1_combout  & (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_processor|ctrl_readRegA[2]~2_combout  & \my_processor|ctrl_readRegA[3]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~88 .lut_mask = 16'h1000;
defparam \my_regfile|readA_decode|WideAnd0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~108 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~108_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~88_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~88_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~108 .lut_mask = 16'h4500;
defparam \my_regfile|readA_decode|WideAnd0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~573 (
// Equation(s):
// \my_regfile|data_readRegA[4]~573_combout  = (\my_regfile|register[11].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~109_combout ) # ((\my_regfile|register[12].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout 
// )))) # (!\my_regfile|register[11].reg_i|reg32[4].dffe_i|q~q  & (\my_regfile|register[12].reg_i|reg32[4].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ))))

	.dataa(\my_regfile|register[11].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_regfile|register[12].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~573 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[4]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~110 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~110_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~91_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|readA_decode|WideAnd0~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~110 .lut_mask = 16'h0D00;
defparam \my_regfile|readA_decode|WideAnd0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N25
dffeas \my_regfile|register[14].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N31
dffeas \my_regfile|register[13].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneive_lcell_comb \my_regfile|readA_decode|WideAnd0~111 (
// Equation(s):
// \my_regfile|readA_decode|WideAnd0~111_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|readA_decode|WideAnd0~92_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|mydecoder|WideAnd9~0_combout ))))

	.dataa(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|readA_decode|WideAnd0~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readA_decode|WideAnd0~111 .lut_mask = 16'h0D00;
defparam \my_regfile|readA_decode|WideAnd0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~574 (
// Equation(s):
// \my_regfile|data_readRegA[4]~574_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[4].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (((\my_regfile|register[13].reg_i|reg32[4].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~574 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~576 (
// Equation(s):
// \my_regfile|data_readRegA[4]~576_combout  = (\my_regfile|data_readRegA[4]~575_combout ) # ((\my_regfile|data_readRegA[4]~572_combout ) # ((\my_regfile|data_readRegA[4]~573_combout ) # (\my_regfile|data_readRegA[4]~574_combout )))

	.dataa(\my_regfile|data_readRegA[4]~575_combout ),
	.datab(\my_regfile|data_readRegA[4]~572_combout ),
	.datac(\my_regfile|data_readRegA[4]~573_combout ),
	.datad(\my_regfile|data_readRegA[4]~574_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~576 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~587 (
// Equation(s):
// \my_regfile|data_readRegA[4]~587_combout  = (\my_regfile|data_readRegA[4]~581_combout ) # ((\my_regfile|data_readRegA[4]~571_combout ) # ((\my_regfile|data_readRegA[4]~586_combout ) # (\my_regfile|data_readRegA[4]~576_combout )))

	.dataa(\my_regfile|data_readRegA[4]~581_combout ),
	.datab(\my_regfile|data_readRegA[4]~571_combout ),
	.datac(\my_regfile|data_readRegA[4]~586_combout ),
	.datad(\my_regfile|data_readRegA[4]~576_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~587 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneive_lcell_comb \my_processor|realInputB[4]~27 (
// Equation(s):
// \my_processor|realInputB[4]~27_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[4]~587_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr1~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_regfile|data_readRegB[4]~587_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[4]~27 .lut_mask = 16'hF3C0;
defparam \my_processor|realInputB[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[3].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[3].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[3]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[3].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].reg_i|reg32[3].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N9
dffeas \my_regfile|register[22].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N7
dffeas \my_regfile|register[21].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~600 (
// Equation(s):
// \my_regfile|data_readRegA[3]~600_combout  = (\my_regfile|readA_decode|WideAnd0~118_combout  & ((\my_regfile|register[21].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|register[22].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~117_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[22].reg_i|reg32[3].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~600 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N23
dffeas \my_regfile|register[17].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N9
dffeas \my_regfile|register[18].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~598 (
// Equation(s):
// \my_regfile|data_readRegA[3]~598_combout  = (\my_regfile|readA_decode|WideAnd0~95_combout  & ((\my_regfile|register[18].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~114_combout  & \my_regfile|register[17].reg_i|reg32[3].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~95_combout  & (\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[17].reg_i|reg32[3].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~598 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N13
dffeas \my_regfile|register[19].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[3].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[3].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[3]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[3].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[3].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N17
dffeas \my_regfile|register[20].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~599 (
// Equation(s):
// \my_regfile|data_readRegA[3]~599_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[3].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~599 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N30
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[3].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[3].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[3]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[3].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[3].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N31
dffeas \my_regfile|register[24].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N12
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[3].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[3].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[3]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[3].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].reg_i|reg32[3].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N13
dffeas \my_regfile|register[23].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~601 (
// Equation(s):
// \my_regfile|data_readRegA[3]~601_combout  = (\my_regfile|register[24].reg_i|reg32[3].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|register[23].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|register[24].reg_i|reg32[3].dffe_i|q~q  & (\my_regfile|register[23].reg_i|reg32[3].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|register[24].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_regfile|register[23].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~601 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~602 (
// Equation(s):
// \my_regfile|data_readRegA[3]~602_combout  = (\my_regfile|data_readRegA[3]~600_combout ) # ((\my_regfile|data_readRegA[3]~598_combout ) # ((\my_regfile|data_readRegA[3]~599_combout ) # (\my_regfile|data_readRegA[3]~601_combout )))

	.dataa(\my_regfile|data_readRegA[3]~600_combout ),
	.datab(\my_regfile|data_readRegA[3]~598_combout ),
	.datac(\my_regfile|data_readRegA[3]~599_combout ),
	.datad(\my_regfile|data_readRegA[3]~601_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~602 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N1
dffeas \my_regfile|register[10].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \my_regfile|register[9].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~593 (
// Equation(s):
// \my_regfile|data_readRegA[3]~593_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|register[10].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|register[10].reg_i|reg32[3].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~593 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N19
dffeas \my_regfile|register[16].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~596 (
// Equation(s):
// \my_regfile|data_readRegA[3]~596_combout  = (\my_regfile|readA_decode|WideAnd0~112_combout  & ((\my_regfile|register[16].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~113_combout  & \my_regfile|register[15].reg_i|reg32[3].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[15].reg_i|reg32[3].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[16].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~596 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N5
dffeas \my_regfile|register[14].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N15
dffeas \my_regfile|register[13].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~595 (
// Equation(s):
// \my_regfile|data_readRegA[3]~595_combout  = (\my_regfile|register[14].reg_i|reg32[3].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|register[13].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|register[14].reg_i|reg32[3].dffe_i|q~q  & (((\my_regfile|register[13].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|register[14].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~595 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N13
dffeas \my_regfile|register[12].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y47_N15
dffeas \my_regfile|register[11].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~594 (
// Equation(s):
// \my_regfile|data_readRegA[3]~594_combout  = (\my_regfile|register[12].reg_i|reg32[3].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[3].dffe_i|q~q 
// )))) # (!\my_regfile|register[12].reg_i|reg32[3].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[3].dffe_i|q~q )))

	.dataa(\my_regfile|register[12].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~594 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~597 (
// Equation(s):
// \my_regfile|data_readRegA[3]~597_combout  = (\my_regfile|data_readRegA[3]~593_combout ) # ((\my_regfile|data_readRegA[3]~596_combout ) # ((\my_regfile|data_readRegA[3]~595_combout ) # (\my_regfile|data_readRegA[3]~594_combout )))

	.dataa(\my_regfile|data_readRegA[3]~593_combout ),
	.datab(\my_regfile|data_readRegA[3]~596_combout ),
	.datac(\my_regfile|data_readRegA[3]~595_combout ),
	.datad(\my_regfile|data_readRegA[3]~594_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~597 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N3
dffeas \my_regfile|register[6].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N9
dffeas \my_regfile|register[5].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~590 (
// Equation(s):
// \my_regfile|data_readRegA[3]~590_combout  = (\my_regfile|register[6].reg_i|reg32[3].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ) # ((\my_regfile|readA_decode|WideAnd0~103_combout  & \my_regfile|register[5].reg_i|reg32[3].dffe_i|q~q )))) 
// # (!\my_regfile|register[6].reg_i|reg32[3].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[5].reg_i|reg32[3].dffe_i|q~q )))

	.dataa(\my_regfile|register[6].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~590 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N29
dffeas \my_regfile|register[2].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N19
dffeas \my_regfile|register[1].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~588 (
// Equation(s):
// \my_regfile|data_readRegA[3]~588_combout  = (\my_regfile|register[2].reg_i|reg32[3].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[3].dffe_i|q~q )))) # 
// (!\my_regfile|register[2].reg_i|reg32[3].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[3].dffe_i|q~q )))

	.dataa(\my_regfile|register[2].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~588 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N25
dffeas \my_regfile|register[7].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N28
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[3].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[3].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[3]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[3].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[3].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N29
dffeas \my_regfile|register[8].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~591 (
// Equation(s):
// \my_regfile|data_readRegA[3]~591_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[3].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~591 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N15
dffeas \my_regfile|register[4].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y47_N9
dffeas \my_regfile|register[3].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~589 (
// Equation(s):
// \my_regfile|data_readRegA[3]~589_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|register[3].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (((\my_regfile|register[3].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~589 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~592 (
// Equation(s):
// \my_regfile|data_readRegA[3]~592_combout  = (\my_regfile|data_readRegA[3]~590_combout ) # ((\my_regfile|data_readRegA[3]~588_combout ) # ((\my_regfile|data_readRegA[3]~591_combout ) # (\my_regfile|data_readRegA[3]~589_combout )))

	.dataa(\my_regfile|data_readRegA[3]~590_combout ),
	.datab(\my_regfile|data_readRegA[3]~588_combout ),
	.datac(\my_regfile|data_readRegA[3]~591_combout ),
	.datad(\my_regfile|data_readRegA[3]~589_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~592 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N15
dffeas \my_regfile|register[31].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~605 (
// Equation(s):
// \my_regfile|data_readRegA[3]~605_combout  = (\my_regfile|register[31].reg_i|reg32[3].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|register[31].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~605 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N29
dffeas \my_regfile|register[27].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[3].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[3].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[3]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[3].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[3].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N15
dffeas \my_regfile|register[28].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~604 (
// Equation(s):
// \my_regfile|data_readRegA[3]~604_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[3].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~604 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \my_regfile|register[30].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y47_N15
dffeas \my_regfile|register[29].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[3]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~606 (
// Equation(s):
// \my_regfile|data_readRegA[3]~606_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[3].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[3].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~606 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N6
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[3].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[3].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[3]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[3].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[3].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N7
dffeas \my_regfile|register[26].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[3].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N9
dffeas \my_regfile|register[25].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~603 (
// Equation(s):
// \my_regfile|data_readRegA[3]~603_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[3].dffe_i|q~q ) # ((\my_regfile|register[25].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (((\my_regfile|register[25].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~603 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~607 (
// Equation(s):
// \my_regfile|data_readRegA[3]~607_combout  = (\my_regfile|data_readRegA[3]~605_combout ) # ((\my_regfile|data_readRegA[3]~604_combout ) # ((\my_regfile|data_readRegA[3]~606_combout ) # (\my_regfile|data_readRegA[3]~603_combout )))

	.dataa(\my_regfile|data_readRegA[3]~605_combout ),
	.datab(\my_regfile|data_readRegA[3]~604_combout ),
	.datac(\my_regfile|data_readRegA[3]~606_combout ),
	.datad(\my_regfile|data_readRegA[3]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~607 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~608 (
// Equation(s):
// \my_regfile|data_readRegA[3]~608_combout  = (\my_regfile|data_readRegA[3]~602_combout ) # ((\my_regfile|data_readRegA[3]~597_combout ) # ((\my_regfile|data_readRegA[3]~592_combout ) # (\my_regfile|data_readRegA[3]~607_combout )))

	.dataa(\my_regfile|data_readRegA[3]~602_combout ),
	.datab(\my_regfile|data_readRegA[3]~597_combout ),
	.datac(\my_regfile|data_readRegA[3]~592_combout ),
	.datad(\my_regfile|data_readRegA[3]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~608 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneive_lcell_comb \my_processor|realInputB[2]~29 (
// Equation(s):
// \my_processor|realInputB[2]~29_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[2]~629_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_regfile|data_readRegB[2]~629_combout ),
	.datac(gnd),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[2]~29 .lut_mask = 16'hAACC;
defparam \my_processor|realInputB[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N6
cycloneive_lcell_comb \my_regfile|register[6].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[6].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N7
dffeas \my_regfile|register[6].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N27
dffeas \my_regfile|register[5].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~653 (
// Equation(s):
// \my_regfile|data_readRegA[0]~653_combout  = (\my_regfile|register[6].reg_i|reg32[0].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ) # ((\my_regfile|register[5].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~103_combout )))) 
// # (!\my_regfile|register[6].reg_i|reg32[0].dffe_i|q~q  & (\my_regfile|register[5].reg_i|reg32[0].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~103_combout )))

	.dataa(\my_regfile|register[6].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_regfile|register[5].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~653 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[0]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
cycloneive_lcell_comb \my_regfile|register[1].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[1].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N5
dffeas \my_regfile|register[1].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N27
dffeas \my_regfile|register[2].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~651 (
// Equation(s):
// \my_regfile|data_readRegA[0]~651_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) # 
// (!\my_regfile|readA_decode|WideAnd0~99_combout  & (((\my_regfile|register[2].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[1].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~651 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[0]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N25
dffeas \my_regfile|register[7].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N12
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[8].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N13
dffeas \my_regfile|register[8].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~654 (
// Equation(s):
// \my_regfile|data_readRegA[0]~654_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[0].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~654 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[0]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N12
cycloneive_lcell_comb \my_regfile|register[3].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[3].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[3].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[3].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N13
dffeas \my_regfile|register[3].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~652 (
// Equation(s):
// \my_regfile|data_readRegA[0]~652_combout  = (\my_regfile|register[3].reg_i|reg32[0].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~101_combout ) # ((\my_regfile|register[4].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~100_combout )))) 
// # (!\my_regfile|register[3].reg_i|reg32[0].dffe_i|q~q  & (\my_regfile|register[4].reg_i|reg32[0].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~100_combout )))

	.dataa(\my_regfile|register[3].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_regfile|register[4].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~652 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[0]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~655 (
// Equation(s):
// \my_regfile|data_readRegA[0]~655_combout  = (\my_regfile|data_readRegA[0]~653_combout ) # ((\my_regfile|data_readRegA[0]~651_combout ) # ((\my_regfile|data_readRegA[0]~654_combout ) # (\my_regfile|data_readRegA[0]~652_combout )))

	.dataa(\my_regfile|data_readRegA[0]~653_combout ),
	.datab(\my_regfile|data_readRegA[0]~651_combout ),
	.datac(\my_regfile|data_readRegA[0]~654_combout ),
	.datad(\my_regfile|data_readRegA[0]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~655 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[0]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N7
dffeas \my_regfile|register[19].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N18
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N19
dffeas \my_regfile|register[20].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~662 (
// Equation(s):
// \my_regfile|data_readRegA[0]~662_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[0].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~662 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[0]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N14
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N15
dffeas \my_regfile|register[24].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N7
dffeas \my_regfile|register[23].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~664 (
// Equation(s):
// \my_regfile|data_readRegA[0]~664_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|register[23].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (((\my_regfile|register[23].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~664 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[0]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N27
dffeas \my_regfile|register[21].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N10
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N11
dffeas \my_regfile|register[22].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~663 (
// Equation(s):
// \my_regfile|data_readRegA[0]~663_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[0].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[21].reg_i|reg32[0].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~663 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[0]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N29
dffeas \my_regfile|register[17].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N3
dffeas \my_regfile|register[18].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~661 (
// Equation(s):
// \my_regfile|data_readRegA[0]~661_combout  = (\my_regfile|register[17].reg_i|reg32[0].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~114_combout ) # ((\my_regfile|register[18].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|register[17].reg_i|reg32[0].dffe_i|q~q  & (\my_regfile|register[18].reg_i|reg32[0].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|register[17].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_regfile|register[18].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~661 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[0]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~665 (
// Equation(s):
// \my_regfile|data_readRegA[0]~665_combout  = (\my_regfile|data_readRegA[0]~662_combout ) # ((\my_regfile|data_readRegA[0]~664_combout ) # ((\my_regfile|data_readRegA[0]~663_combout ) # (\my_regfile|data_readRegA[0]~661_combout )))

	.dataa(\my_regfile|data_readRegA[0]~662_combout ),
	.datab(\my_regfile|data_readRegA[0]~664_combout ),
	.datac(\my_regfile|data_readRegA[0]~663_combout ),
	.datad(\my_regfile|data_readRegA[0]~661_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~665 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[0]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N25
dffeas \my_regfile|register[10].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N19
dffeas \my_regfile|register[9].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~656 (
// Equation(s):
// \my_regfile|data_readRegA[0]~656_combout  = (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[0].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~106_combout  & (((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|register[9].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~656 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[0]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N1
dffeas \my_regfile|register[15].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y47_N23
dffeas \my_regfile|register[16].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~659 (
// Equation(s):
// \my_regfile|data_readRegA[0]~659_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (((\my_regfile|register[16].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|register[16].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~659 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[0]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N16
cycloneive_lcell_comb \my_regfile|register[14].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[14].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y47_N17
dffeas \my_regfile|register[14].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N13
dffeas \my_regfile|register[13].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~658 (
// Equation(s):
// \my_regfile|data_readRegA[0]~658_combout  = (\my_regfile|register[14].reg_i|reg32[0].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|register[13].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|register[14].reg_i|reg32[0].dffe_i|q~q  & (\my_regfile|register[13].reg_i|reg32[0].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|register[14].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_regfile|register[13].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~658 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[0]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N21
dffeas \my_regfile|register[12].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N17
dffeas \my_regfile|register[11].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~657 (
// Equation(s):
// \my_regfile|data_readRegA[0]~657_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[0].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|register[12].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|register[11].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~657 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[0]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~660 (
// Equation(s):
// \my_regfile|data_readRegA[0]~660_combout  = (\my_regfile|data_readRegA[0]~656_combout ) # ((\my_regfile|data_readRegA[0]~659_combout ) # ((\my_regfile|data_readRegA[0]~658_combout ) # (\my_regfile|data_readRegA[0]~657_combout )))

	.dataa(\my_regfile|data_readRegA[0]~656_combout ),
	.datab(\my_regfile|data_readRegA[0]~659_combout ),
	.datac(\my_regfile|data_readRegA[0]~658_combout ),
	.datad(\my_regfile|data_readRegA[0]~657_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~660 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[0]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N13
dffeas \my_regfile|register[30].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N19
dffeas \my_regfile|register[29].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[0]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~669 (
// Equation(s):
// \my_regfile|data_readRegA[0]~669_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[0].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[0].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~669 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[0]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N31
dffeas \my_regfile|register[31].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~668 (
// Equation(s):
// \my_regfile|data_readRegA[0]~668_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[0].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~668 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[0]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N15
dffeas \my_regfile|register[27].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N26
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N27
dffeas \my_regfile|register[28].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~667 (
// Equation(s):
// \my_regfile|data_readRegA[0]~667_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[0].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[0].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~667 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[0]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N19
dffeas \my_regfile|register[26].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y47_N15
dffeas \my_regfile|register[25].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~666 (
// Equation(s):
// \my_regfile|data_readRegA[0]~666_combout  = (\my_regfile|register[26].reg_i|reg32[0].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[0].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~666 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[0]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~670 (
// Equation(s):
// \my_regfile|data_readRegA[0]~670_combout  = (\my_regfile|data_readRegA[0]~669_combout ) # ((\my_regfile|data_readRegA[0]~668_combout ) # ((\my_regfile|data_readRegA[0]~667_combout ) # (\my_regfile|data_readRegA[0]~666_combout )))

	.dataa(\my_regfile|data_readRegA[0]~669_combout ),
	.datab(\my_regfile|data_readRegA[0]~668_combout ),
	.datac(\my_regfile|data_readRegA[0]~667_combout ),
	.datad(\my_regfile|data_readRegA[0]~666_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~670 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[0]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~671 (
// Equation(s):
// \my_regfile|data_readRegA[0]~671_combout  = (\my_regfile|data_readRegA[0]~655_combout ) # ((\my_regfile|data_readRegA[0]~665_combout ) # ((\my_regfile|data_readRegA[0]~660_combout ) # (\my_regfile|data_readRegA[0]~670_combout )))

	.dataa(\my_regfile|data_readRegA[0]~655_combout ),
	.datab(\my_regfile|data_readRegA[0]~665_combout ),
	.datac(\my_regfile|data_readRegA[0]~660_combout ),
	.datad(\my_regfile|data_readRegA[0]~670_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~671 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[0]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~0 (
// Equation(s):
// \my_processor|my_alu|Add0~0_combout  = (\my_processor|realInputB[0]~32_combout  & (\my_regfile|data_readRegA[0]~671_combout  $ (VCC))) # (!\my_processor|realInputB[0]~32_combout  & (\my_regfile|data_readRegA[0]~671_combout  & VCC))
// \my_processor|my_alu|Add0~1  = CARRY((\my_processor|realInputB[0]~32_combout  & \my_regfile|data_readRegA[0]~671_combout ))

	.dataa(\my_processor|realInputB[0]~32_combout ),
	.datab(\my_regfile|data_readRegA[0]~671_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|my_alu|Add0~0_combout ),
	.cout(\my_processor|my_alu|Add0~1 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|my_alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneive_lcell_comb \my_processor|my_alu|Add0~2 (
// Equation(s):
// \my_processor|my_alu|Add0~2_combout  = (\my_processor|realInputB[1]~30_combout  & ((\my_regfile|data_readRegA[1]~650_combout  & (\my_processor|my_alu|Add0~1  & VCC)) # (!\my_regfile|data_readRegA[1]~650_combout  & (!\my_processor|my_alu|Add0~1 )))) # 
// (!\my_processor|realInputB[1]~30_combout  & ((\my_regfile|data_readRegA[1]~650_combout  & (!\my_processor|my_alu|Add0~1 )) # (!\my_regfile|data_readRegA[1]~650_combout  & ((\my_processor|my_alu|Add0~1 ) # (GND)))))
// \my_processor|my_alu|Add0~3  = CARRY((\my_processor|realInputB[1]~30_combout  & (!\my_regfile|data_readRegA[1]~650_combout  & !\my_processor|my_alu|Add0~1 )) # (!\my_processor|realInputB[1]~30_combout  & ((!\my_processor|my_alu|Add0~1 ) # 
// (!\my_regfile|data_readRegA[1]~650_combout ))))

	.dataa(\my_processor|realInputB[1]~30_combout ),
	.datab(\my_regfile|data_readRegA[1]~650_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~1 ),
	.combout(\my_processor|my_alu|Add0~2_combout ),
	.cout(\my_processor|my_alu|Add0~3 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneive_lcell_comb \my_processor|my_alu|Add0~4 (
// Equation(s):
// \my_processor|my_alu|Add0~4_combout  = ((\my_regfile|data_readRegA[2]~629_combout  $ (\my_processor|realInputB[2]~29_combout  $ (!\my_processor|my_alu|Add0~3 )))) # (GND)
// \my_processor|my_alu|Add0~5  = CARRY((\my_regfile|data_readRegA[2]~629_combout  & ((\my_processor|realInputB[2]~29_combout ) # (!\my_processor|my_alu|Add0~3 ))) # (!\my_regfile|data_readRegA[2]~629_combout  & (\my_processor|realInputB[2]~29_combout  & 
// !\my_processor|my_alu|Add0~3 )))

	.dataa(\my_regfile|data_readRegA[2]~629_combout ),
	.datab(\my_processor|realInputB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~3 ),
	.combout(\my_processor|my_alu|Add0~4_combout ),
	.cout(\my_processor|my_alu|Add0~5 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneive_lcell_comb \my_processor|my_alu|Add0~6 (
// Equation(s):
// \my_processor|my_alu|Add0~6_combout  = (\my_regfile|data_readRegA[3]~608_combout  & ((\my_processor|realInputB[3]~28_combout  & (\my_processor|my_alu|Add0~5  & VCC)) # (!\my_processor|realInputB[3]~28_combout  & (!\my_processor|my_alu|Add0~5 )))) # 
// (!\my_regfile|data_readRegA[3]~608_combout  & ((\my_processor|realInputB[3]~28_combout  & (!\my_processor|my_alu|Add0~5 )) # (!\my_processor|realInputB[3]~28_combout  & ((\my_processor|my_alu|Add0~5 ) # (GND)))))
// \my_processor|my_alu|Add0~7  = CARRY((\my_regfile|data_readRegA[3]~608_combout  & (!\my_processor|realInputB[3]~28_combout  & !\my_processor|my_alu|Add0~5 )) # (!\my_regfile|data_readRegA[3]~608_combout  & ((!\my_processor|my_alu|Add0~5 ) # 
// (!\my_processor|realInputB[3]~28_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~608_combout ),
	.datab(\my_processor|realInputB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~5 ),
	.combout(\my_processor|my_alu|Add0~6_combout ),
	.cout(\my_processor|my_alu|Add0~7 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneive_lcell_comb \my_processor|my_alu|Add0~8 (
// Equation(s):
// \my_processor|my_alu|Add0~8_combout  = ((\my_regfile|data_readRegA[4]~587_combout  $ (\my_processor|realInputB[4]~27_combout  $ (!\my_processor|my_alu|Add0~7 )))) # (GND)
// \my_processor|my_alu|Add0~9  = CARRY((\my_regfile|data_readRegA[4]~587_combout  & ((\my_processor|realInputB[4]~27_combout ) # (!\my_processor|my_alu|Add0~7 ))) # (!\my_regfile|data_readRegA[4]~587_combout  & (\my_processor|realInputB[4]~27_combout  & 
// !\my_processor|my_alu|Add0~7 )))

	.dataa(\my_regfile|data_readRegA[4]~587_combout ),
	.datab(\my_processor|realInputB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~7 ),
	.combout(\my_processor|my_alu|Add0~8_combout ),
	.cout(\my_processor|my_alu|Add0~9 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y49_N3
dffeas \my_regfile|register[24].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N17
dffeas \my_regfile|register[23].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~433 (
// Equation(s):
// \my_regfile|data_readRegA[11]~433_combout  = (\my_regfile|register[24].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[11].dffe_i|q~q 
// )))) # (!\my_regfile|register[24].reg_i|reg32[11].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[11].dffe_i|q~q )))

	.dataa(\my_regfile|register[24].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~433 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[11].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[11].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[11].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].reg_i|reg32[11].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N27
dffeas \my_regfile|register[21].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N1
dffeas \my_regfile|register[22].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~432 (
// Equation(s):
// \my_regfile|data_readRegA[11]~432_combout  = (\my_regfile|register[21].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~118_combout ) # ((\my_regfile|readA_decode|WideAnd0~117_combout  & \my_regfile|register[22].reg_i|reg32[11].dffe_i|q~q 
// )))) # (!\my_regfile|register[21].reg_i|reg32[11].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|register[22].reg_i|reg32[11].dffe_i|q~q )))

	.dataa(\my_regfile|register[21].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~432 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N31
dffeas \my_regfile|register[17].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~430 (
// Equation(s):
// \my_regfile|data_readRegA[11]~430_combout  = (\my_regfile|register[17].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~114_combout ) # ((\my_regfile|register[18].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|register[17].reg_i|reg32[11].dffe_i|q~q  & (\my_regfile|register[18].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|register[17].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|register[18].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~430 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N17
dffeas \my_regfile|register[19].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \my_regfile|register[20].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~431 (
// Equation(s):
// \my_regfile|data_readRegA[11]~431_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[11].dffe_i|q~q ) # ((\my_regfile|register[20].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (((\my_regfile|register[20].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|register[20].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~431 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~434 (
// Equation(s):
// \my_regfile|data_readRegA[11]~434_combout  = (\my_regfile|data_readRegA[11]~433_combout ) # ((\my_regfile|data_readRegA[11]~432_combout ) # ((\my_regfile|data_readRegA[11]~430_combout ) # (\my_regfile|data_readRegA[11]~431_combout )))

	.dataa(\my_regfile|data_readRegA[11]~433_combout ),
	.datab(\my_regfile|data_readRegA[11]~432_combout ),
	.datac(\my_regfile|data_readRegA[11]~430_combout ),
	.datad(\my_regfile|data_readRegA[11]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~434 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N29
dffeas \my_regfile|register[4].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N7
dffeas \my_regfile|register[3].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~421 (
// Equation(s):
// \my_regfile|data_readRegA[11]~421_combout  = (\my_regfile|readA_decode|WideAnd0~101_combout  & ((\my_regfile|register[3].reg_i|reg32[11].dffe_i|q~q ) # ((\my_regfile|register[4].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~100_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[4].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~421 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N3
dffeas \my_regfile|register[7].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N0
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[11].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[11].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[11].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[11].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N1
dffeas \my_regfile|register[8].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~423 (
// Equation(s):
// \my_regfile|data_readRegA[11]~423_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[11].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[11].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~423 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N8
cycloneive_lcell_comb \my_regfile|register[5].reg_i|reg32[11].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[5].reg_i|reg32[11].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[11].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].reg_i|reg32[11].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N9
dffeas \my_regfile|register[5].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N29
dffeas \my_regfile|register[6].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~422 (
// Equation(s):
// \my_regfile|data_readRegA[11]~422_combout  = (\my_regfile|register[5].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~103_combout ) # ((\my_regfile|register[6].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|register[5].reg_i|reg32[11].dffe_i|q~q  & (((\my_regfile|register[6].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~422 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N11
dffeas \my_regfile|register[2].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N19
dffeas \my_regfile|register[1].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~420 (
// Equation(s):
// \my_regfile|data_readRegA[11]~420_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[11].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~420 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~424 (
// Equation(s):
// \my_regfile|data_readRegA[11]~424_combout  = (\my_regfile|data_readRegA[11]~421_combout ) # ((\my_regfile|data_readRegA[11]~423_combout ) # ((\my_regfile|data_readRegA[11]~422_combout ) # (\my_regfile|data_readRegA[11]~420_combout )))

	.dataa(\my_regfile|data_readRegA[11]~421_combout ),
	.datab(\my_regfile|data_readRegA[11]~423_combout ),
	.datac(\my_regfile|data_readRegA[11]~422_combout ),
	.datad(\my_regfile|data_readRegA[11]~420_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~424 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N21
dffeas \my_regfile|register[29].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N23
dffeas \my_regfile|register[30].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~438 (
// Equation(s):
// \my_regfile|data_readRegA[11]~438_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[11].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[29].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|register[30].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~438 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \my_regfile|register[28].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \my_regfile|register[27].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~436 (
// Equation(s):
// \my_regfile|data_readRegA[11]~436_combout  = (\my_regfile|register[28].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[11].dffe_i|q~q 
// )))) # (!\my_regfile|register[28].reg_i|reg32[11].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[11].dffe_i|q~q )))

	.dataa(\my_regfile|register[28].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~436 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[11].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[11].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[11].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[11].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N1
dffeas \my_regfile|register[26].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N17
dffeas \my_regfile|register[25].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~435 (
// Equation(s):
// \my_regfile|data_readRegA[11]~435_combout  = (\my_regfile|register[26].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[11].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~435 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N29
dffeas \my_regfile|register[31].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~437 (
// Equation(s):
// \my_regfile|data_readRegA[11]~437_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|register[31].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[11].dffe_i|q~q ),
	.datac(gnd),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~437 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~439 (
// Equation(s):
// \my_regfile|data_readRegA[11]~439_combout  = (\my_regfile|data_readRegA[11]~438_combout ) # ((\my_regfile|data_readRegA[11]~436_combout ) # ((\my_regfile|data_readRegA[11]~435_combout ) # (\my_regfile|data_readRegA[11]~437_combout )))

	.dataa(\my_regfile|data_readRegA[11]~438_combout ),
	.datab(\my_regfile|data_readRegA[11]~436_combout ),
	.datac(\my_regfile|data_readRegA[11]~435_combout ),
	.datad(\my_regfile|data_readRegA[11]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~439 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[11].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[11].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[11].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[11].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N3
dffeas \my_regfile|register[12].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[11].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[11].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[11].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].reg_i|reg32[11].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \my_regfile|register[11].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~426 (
// Equation(s):
// \my_regfile|data_readRegA[11]~426_combout  = (\my_regfile|register[12].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|register[11].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout 
// )))) # (!\my_regfile|register[12].reg_i|reg32[11].dffe_i|q~q  & (\my_regfile|register[11].reg_i|reg32[11].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout )))

	.dataa(\my_regfile|register[12].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|register[11].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~426 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N15
dffeas \my_regfile|register[9].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[11].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[11].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[11].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].reg_i|reg32[11].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N31
dffeas \my_regfile|register[10].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~425 (
// Equation(s):
// \my_regfile|data_readRegA[11]~425_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[11].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~106_combout  & \my_regfile|register[10].reg_i|reg32[11].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|register[10].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~425 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N21
dffeas \my_regfile|register[13].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N19
dffeas \my_regfile|register[14].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~427 (
// Equation(s):
// \my_regfile|data_readRegA[11]~427_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[11].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (\my_regfile|register[13].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[13].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|register[14].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~427 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N25
dffeas \my_regfile|register[16].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y47_N25
dffeas \my_regfile|register[15].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~428 (
// Equation(s):
// \my_regfile|data_readRegA[11]~428_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[11].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[11].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[16].reg_i|reg32[11].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~428 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~429 (
// Equation(s):
// \my_regfile|data_readRegA[11]~429_combout  = (\my_regfile|data_readRegA[11]~426_combout ) # ((\my_regfile|data_readRegA[11]~425_combout ) # ((\my_regfile|data_readRegA[11]~427_combout ) # (\my_regfile|data_readRegA[11]~428_combout )))

	.dataa(\my_regfile|data_readRegA[11]~426_combout ),
	.datab(\my_regfile|data_readRegA[11]~425_combout ),
	.datac(\my_regfile|data_readRegA[11]~427_combout ),
	.datad(\my_regfile|data_readRegA[11]~428_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~429 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~440 (
// Equation(s):
// \my_regfile|data_readRegA[11]~440_combout  = (\my_regfile|data_readRegA[11]~434_combout ) # ((\my_regfile|data_readRegA[11]~424_combout ) # ((\my_regfile|data_readRegA[11]~439_combout ) # (\my_regfile|data_readRegA[11]~429_combout )))

	.dataa(\my_regfile|data_readRegA[11]~434_combout ),
	.datab(\my_regfile|data_readRegA[11]~424_combout ),
	.datac(\my_regfile|data_readRegA[11]~439_combout ),
	.datad(\my_regfile|data_readRegA[11]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~440 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N19
dffeas \my_regfile|register[8].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N9
dffeas \my_regfile|register[7].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~486 (
// Equation(s):
// \my_regfile|data_readRegA[8]~486_combout  = (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|register[7].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~104_combout  & (((\my_regfile|register[7].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~486 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[8]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N21
dffeas \my_regfile|register[3].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N25
dffeas \my_regfile|register[4].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~484 (
// Equation(s):
// \my_regfile|data_readRegA[8]~484_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~101_combout  & \my_regfile|register[3].reg_i|reg32[8].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[3].reg_i|reg32[8].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|register[4].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~484 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[8]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N1
dffeas \my_regfile|register[2].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N11
dffeas \my_regfile|register[1].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~483 (
// Equation(s):
// \my_regfile|data_readRegA[8]~483_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) # 
// (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[8].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~483 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[8]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N20
cycloneive_lcell_comb \my_regfile|register[6].reg_i|reg32[8].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[6].reg_i|reg32[8].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[8].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].reg_i|reg32[8].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N21
dffeas \my_regfile|register[6].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N19
dffeas \my_regfile|register[5].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~485 (
// Equation(s):
// \my_regfile|data_readRegA[8]~485_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[8].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~485 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[8]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~487 (
// Equation(s):
// \my_regfile|data_readRegA[8]~487_combout  = (\my_regfile|data_readRegA[8]~486_combout ) # ((\my_regfile|data_readRegA[8]~484_combout ) # ((\my_regfile|data_readRegA[8]~483_combout ) # (\my_regfile|data_readRegA[8]~485_combout )))

	.dataa(\my_regfile|data_readRegA[8]~486_combout ),
	.datab(\my_regfile|data_readRegA[8]~484_combout ),
	.datac(\my_regfile|data_readRegA[8]~483_combout ),
	.datad(\my_regfile|data_readRegA[8]~485_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~487 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[8]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \my_regfile|register[10].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N25
dffeas \my_regfile|register[9].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~488 (
// Equation(s):
// \my_regfile|data_readRegA[8]~488_combout  = (\my_regfile|register[10].reg_i|reg32[8].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[8].dffe_i|q~q 
// )))) # (!\my_regfile|register[10].reg_i|reg32[8].dffe_i|q~q  & (((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|register[9].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~488 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[8]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N31
dffeas \my_regfile|register[14].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N9
dffeas \my_regfile|register[13].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~490 (
// Equation(s):
// \my_regfile|data_readRegA[8]~490_combout  = (\my_regfile|register[14].reg_i|reg32[8].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|readA_decode|WideAnd0~111_combout  & \my_regfile|register[13].reg_i|reg32[8].dffe_i|q~q 
// )))) # (!\my_regfile|register[14].reg_i|reg32[8].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[13].reg_i|reg32[8].dffe_i|q~q )))

	.dataa(\my_regfile|register[14].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~490 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[8].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[8].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[8].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].reg_i|reg32[8].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N17
dffeas \my_regfile|register[11].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N5
dffeas \my_regfile|register[12].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~489 (
// Equation(s):
// \my_regfile|data_readRegA[8]~489_combout  = (\my_regfile|readA_decode|WideAnd0~109_combout  & ((\my_regfile|register[11].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|register[12].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~109_combout  & (((\my_regfile|register[12].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~489 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[8]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \my_regfile|register[15].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N1
dffeas \my_regfile|register[16].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~491 (
// Equation(s):
// \my_regfile|data_readRegA[8]~491_combout  = (\my_regfile|register[15].reg_i|reg32[8].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~113_combout ) # ((\my_regfile|readA_decode|WideAnd0~112_combout  & \my_regfile|register[16].reg_i|reg32[8].dffe_i|q~q 
// )))) # (!\my_regfile|register[15].reg_i|reg32[8].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|register[16].reg_i|reg32[8].dffe_i|q~q )))

	.dataa(\my_regfile|register[15].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~491 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[8]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~492 (
// Equation(s):
// \my_regfile|data_readRegA[8]~492_combout  = (\my_regfile|data_readRegA[8]~488_combout ) # ((\my_regfile|data_readRegA[8]~490_combout ) # ((\my_regfile|data_readRegA[8]~489_combout ) # (\my_regfile|data_readRegA[8]~491_combout )))

	.dataa(\my_regfile|data_readRegA[8]~488_combout ),
	.datab(\my_regfile|data_readRegA[8]~490_combout ),
	.datac(\my_regfile|data_readRegA[8]~489_combout ),
	.datad(\my_regfile|data_readRegA[8]~491_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~492 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[8].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[8].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[8].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[8].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \my_regfile|register[26].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N3
dffeas \my_regfile|register[25].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~498 (
// Equation(s):
// \my_regfile|data_readRegA[8]~498_combout  = (\my_regfile|register[26].reg_i|reg32[8].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[8].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~498 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \my_regfile|register[30].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N15
dffeas \my_regfile|register[29].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~501 (
// Equation(s):
// \my_regfile|data_readRegA[8]~501_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[8].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[8].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~501 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N13
dffeas \my_regfile|register[31].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~500 (
// Equation(s):
// \my_regfile|data_readRegA[8]~500_combout  = (\my_regfile|register[31].reg_i|reg32[8].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|register[31].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~500 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \my_regfile|register[27].reg_i|reg32[8].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[27].reg_i|reg32[8].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[8].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].reg_i|reg32[8].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \my_regfile|register[27].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N29
dffeas \my_regfile|register[28].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~499 (
// Equation(s):
// \my_regfile|data_readRegA[8]~499_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[8].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|register[27].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datad(\my_regfile|register[28].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~499 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~502 (
// Equation(s):
// \my_regfile|data_readRegA[8]~502_combout  = (\my_regfile|data_readRegA[8]~498_combout ) # ((\my_regfile|data_readRegA[8]~501_combout ) # ((\my_regfile|data_readRegA[8]~500_combout ) # (\my_regfile|data_readRegA[8]~499_combout )))

	.dataa(\my_regfile|data_readRegA[8]~498_combout ),
	.datab(\my_regfile|data_readRegA[8]~501_combout ),
	.datac(\my_regfile|data_readRegA[8]~500_combout ),
	.datad(\my_regfile|data_readRegA[8]~499_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~502 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N4
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[8].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[8].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[8].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].reg_i|reg32[8].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N5
dffeas \my_regfile|register[24].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N31
dffeas \my_regfile|register[23].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~496 (
// Equation(s):
// \my_regfile|data_readRegA[8]~496_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|register[23].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (((\my_regfile|register[23].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~496 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[8].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[8].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[8].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[8].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N27
dffeas \my_regfile|register[18].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \my_regfile|register[17].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~493 (
// Equation(s):
// \my_regfile|data_readRegA[8]~493_combout  = (\my_regfile|register[18].reg_i|reg32[8].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|readA_decode|WideAnd0~114_combout  & \my_regfile|register[17].reg_i|reg32[8].dffe_i|q~q 
// )))) # (!\my_regfile|register[18].reg_i|reg32[8].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[17].reg_i|reg32[8].dffe_i|q~q )))

	.dataa(\my_regfile|register[18].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~493 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N5
dffeas \my_regfile|register[19].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N22
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[8].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[8].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[8].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[8].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N23
dffeas \my_regfile|register[20].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~494 (
// Equation(s):
// \my_regfile|data_readRegA[8]~494_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[8].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~494 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[8].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[8].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[8]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[8].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].reg_i|reg32[8].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N11
dffeas \my_regfile|register[21].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[8].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~495 (
// Equation(s):
// \my_regfile|data_readRegA[8]~495_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[8].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[8].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|readA_decode|WideAnd0~118_combout  & ((\my_regfile|register[21].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|register[21].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~495 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~497 (
// Equation(s):
// \my_regfile|data_readRegA[8]~497_combout  = (\my_regfile|data_readRegA[8]~496_combout ) # ((\my_regfile|data_readRegA[8]~493_combout ) # ((\my_regfile|data_readRegA[8]~494_combout ) # (\my_regfile|data_readRegA[8]~495_combout )))

	.dataa(\my_regfile|data_readRegA[8]~496_combout ),
	.datab(\my_regfile|data_readRegA[8]~493_combout ),
	.datac(\my_regfile|data_readRegA[8]~494_combout ),
	.datad(\my_regfile|data_readRegA[8]~495_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~497 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~503 (
// Equation(s):
// \my_regfile|data_readRegA[8]~503_combout  = (\my_regfile|data_readRegA[8]~487_combout ) # ((\my_regfile|data_readRegA[8]~492_combout ) # ((\my_regfile|data_readRegA[8]~502_combout ) # (\my_regfile|data_readRegA[8]~497_combout )))

	.dataa(\my_regfile|data_readRegA[8]~487_combout ),
	.datab(\my_regfile|data_readRegA[8]~492_combout ),
	.datac(\my_regfile|data_readRegA[8]~502_combout ),
	.datad(\my_regfile|data_readRegA[8]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~503 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
cycloneive_lcell_comb \my_processor|realInputB[8]~23 (
// Equation(s):
// \my_processor|realInputB[8]~23_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[8]~503_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[8]~503_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[8]~23 .lut_mask = 16'hDD88;
defparam \my_processor|realInputB[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N29
dffeas \my_regfile|register[4].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N23
dffeas \my_regfile|register[3].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~505 (
// Equation(s):
// \my_regfile|data_readRegA[7]~505_combout  = (\my_regfile|register[4].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout )))) 
// # (!\my_regfile|register[4].reg_i|reg32[7].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~505 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N3
dffeas \my_regfile|register[8].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N1
dffeas \my_regfile|register[7].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~507 (
// Equation(s):
// \my_regfile|data_readRegA[7]~507_combout  = (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|register[7].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~104_combout  & (((\my_regfile|register[7].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~507 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N7
dffeas \my_regfile|register[1].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~504 (
// Equation(s):
// \my_regfile|data_readRegA[7]~504_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) # 
// (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~504 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N21
dffeas \my_regfile|register[6].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N25
dffeas \my_regfile|register[5].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~506 (
// Equation(s):
// \my_regfile|data_readRegA[7]~506_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~506 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~508 (
// Equation(s):
// \my_regfile|data_readRegA[7]~508_combout  = (\my_regfile|data_readRegA[7]~505_combout ) # ((\my_regfile|data_readRegA[7]~507_combout ) # ((\my_regfile|data_readRegA[7]~504_combout ) # (\my_regfile|data_readRegA[7]~506_combout )))

	.dataa(\my_regfile|data_readRegA[7]~505_combout ),
	.datab(\my_regfile|data_readRegA[7]~507_combout ),
	.datac(\my_regfile|data_readRegA[7]~504_combout ),
	.datad(\my_regfile|data_readRegA[7]~506_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~508 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N29
dffeas \my_regfile|register[16].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N23
dffeas \my_regfile|register[15].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~512 (
// Equation(s):
// \my_regfile|data_readRegA[7]~512_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[16].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~512 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \my_regfile|register[9].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N31
dffeas \my_regfile|register[10].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~509 (
// Equation(s):
// \my_regfile|data_readRegA[7]~509_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~106_combout  & \my_regfile|register[10].reg_i|reg32[7].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[7].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|register[10].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~509 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneive_lcell_comb \my_regfile|register[13].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[13].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N19
dffeas \my_regfile|register[13].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \my_regfile|register[14].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[14].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N29
dffeas \my_regfile|register[14].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~511 (
// Equation(s):
// \my_regfile|data_readRegA[7]~511_combout  = (\my_regfile|register[13].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~111_combout ) # ((\my_regfile|register[14].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~110_combout 
// )))) # (!\my_regfile|register[13].reg_i|reg32[7].dffe_i|q~q  & (\my_regfile|register[14].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ))))

	.dataa(\my_regfile|register[13].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|register[14].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~511 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N17
dffeas \my_regfile|register[12].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N17
dffeas \my_regfile|register[11].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~510 (
// Equation(s):
// \my_regfile|data_readRegA[7]~510_combout  = (\my_regfile|register[12].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[7].dffe_i|q~q 
// )))) # (!\my_regfile|register[12].reg_i|reg32[7].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[7].dffe_i|q~q )))

	.dataa(\my_regfile|register[12].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~510 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~513 (
// Equation(s):
// \my_regfile|data_readRegA[7]~513_combout  = (\my_regfile|data_readRegA[7]~512_combout ) # ((\my_regfile|data_readRegA[7]~509_combout ) # ((\my_regfile|data_readRegA[7]~511_combout ) # (\my_regfile|data_readRegA[7]~510_combout )))

	.dataa(\my_regfile|data_readRegA[7]~512_combout ),
	.datab(\my_regfile|data_readRegA[7]~509_combout ),
	.datac(\my_regfile|data_readRegA[7]~511_combout ),
	.datad(\my_regfile|data_readRegA[7]~510_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~513 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N7
dffeas \my_regfile|register[21].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N0
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N1
dffeas \my_regfile|register[22].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~516 (
// Equation(s):
// \my_regfile|data_readRegA[7]~516_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[7].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[21].reg_i|reg32[7].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~516 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N17
dffeas \my_regfile|register[23].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N23
dffeas \my_regfile|register[24].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~517 (
// Equation(s):
// \my_regfile|data_readRegA[7]~517_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|register[23].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|register[23].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|register[23].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[24].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~517 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N11
dffeas \my_regfile|register[19].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N10
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N11
dffeas \my_regfile|register[20].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~515 (
// Equation(s):
// \my_regfile|data_readRegA[7]~515_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[7].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[7].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~515 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N23
dffeas \my_regfile|register[17].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N21
dffeas \my_regfile|register[18].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~514 (
// Equation(s):
// \my_regfile|data_readRegA[7]~514_combout  = (\my_regfile|register[17].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~114_combout ) # ((\my_regfile|register[18].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|register[17].reg_i|reg32[7].dffe_i|q~q  & (\my_regfile|register[18].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|register[17].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|register[18].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~514 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~518 (
// Equation(s):
// \my_regfile|data_readRegA[7]~518_combout  = (\my_regfile|data_readRegA[7]~516_combout ) # ((\my_regfile|data_readRegA[7]~517_combout ) # ((\my_regfile|data_readRegA[7]~515_combout ) # (\my_regfile|data_readRegA[7]~514_combout )))

	.dataa(\my_regfile|data_readRegA[7]~516_combout ),
	.datab(\my_regfile|data_readRegA[7]~517_combout ),
	.datac(\my_regfile|data_readRegA[7]~515_combout ),
	.datad(\my_regfile|data_readRegA[7]~514_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~518 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \my_regfile|register[26].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N25
dffeas \my_regfile|register[25].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~519 (
// Equation(s):
// \my_regfile|data_readRegA[7]~519_combout  = (\my_regfile|register[26].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[7].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~519 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N19
dffeas \my_regfile|register[28].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \my_regfile|register[27].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~520 (
// Equation(s):
// \my_regfile|data_readRegA[7]~520_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[7].dffe_i|q~q ) # ((\my_regfile|register[28].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~96_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[28].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~520 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneive_lcell_comb \my_regfile|register[31].reg_i|reg32[7].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[31].reg_i|reg32[7].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[7]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[7].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].reg_i|reg32[7].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N11
dffeas \my_regfile|register[31].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].reg_i|reg32[7].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~521 (
// Equation(s):
// \my_regfile|data_readRegA[7]~521_combout  = (\my_regfile|register[31].reg_i|reg32[7].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|register[31].reg_i|reg32[7].dffe_i|q~q ),
	.datab(gnd),
	.datac(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~521 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N5
dffeas \my_regfile|register[29].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N3
dffeas \my_regfile|register[30].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~522 (
// Equation(s):
// \my_regfile|data_readRegA[7]~522_combout  = (\my_regfile|register[29].reg_i|reg32[7].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[7].dffe_i|q~q 
// )))) # (!\my_regfile|register[29].reg_i|reg32[7].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[7].dffe_i|q~q )))

	.dataa(\my_regfile|register[29].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~522 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~523 (
// Equation(s):
// \my_regfile|data_readRegA[7]~523_combout  = (\my_regfile|data_readRegA[7]~519_combout ) # ((\my_regfile|data_readRegA[7]~520_combout ) # ((\my_regfile|data_readRegA[7]~521_combout ) # (\my_regfile|data_readRegA[7]~522_combout )))

	.dataa(\my_regfile|data_readRegA[7]~519_combout ),
	.datab(\my_regfile|data_readRegA[7]~520_combout ),
	.datac(\my_regfile|data_readRegA[7]~521_combout ),
	.datad(\my_regfile|data_readRegA[7]~522_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~523 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~524 (
// Equation(s):
// \my_regfile|data_readRegA[7]~524_combout  = (\my_regfile|data_readRegA[7]~508_combout ) # ((\my_regfile|data_readRegA[7]~513_combout ) # ((\my_regfile|data_readRegA[7]~518_combout ) # (\my_regfile|data_readRegA[7]~523_combout )))

	.dataa(\my_regfile|data_readRegA[7]~508_combout ),
	.datab(\my_regfile|data_readRegA[7]~513_combout ),
	.datac(\my_regfile|data_readRegA[7]~518_combout ),
	.datad(\my_regfile|data_readRegA[7]~523_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~524 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N20
cycloneive_lcell_comb \my_processor|realInputB[6]~25 (
// Equation(s):
// \my_processor|realInputB[6]~25_combout  = (\my_processor|WideOr1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [6]))) # (!\my_processor|WideOr1~combout  & (\my_regfile|data_readRegB[6]~545_combout ))

	.dataa(\my_regfile|data_readRegB[6]~545_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[6]~25 .lut_mask = 16'hF0AA;
defparam \my_processor|realInputB[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N13
dffeas \my_regfile|register[31].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~563 (
// Equation(s):
// \my_regfile|data_readRegA[5]~563_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[5].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~563 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \my_regfile|register[27].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N11
dffeas \my_regfile|register[28].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~562 (
// Equation(s):
// \my_regfile|data_readRegA[5]~562_combout  = (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[5].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~96_combout  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[5].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~562 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N1
dffeas \my_regfile|register[25].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N24
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N25
dffeas \my_regfile|register[26].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~561 (
// Equation(s):
// \my_regfile|data_readRegA[5]~561_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~122_combout  & \my_regfile|register[25].reg_i|reg32[5].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (\my_regfile|readA_decode|WideAnd0~122_combout  & (\my_regfile|register[25].reg_i|reg32[5].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~561 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N23
dffeas \my_regfile|register[29].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N21
dffeas \my_regfile|register[30].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~564 (
// Equation(s):
// \my_regfile|data_readRegA[5]~564_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[29].reg_i|reg32[5].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|register[30].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~564 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~565 (
// Equation(s):
// \my_regfile|data_readRegA[5]~565_combout  = (\my_regfile|data_readRegA[5]~563_combout ) # ((\my_regfile|data_readRegA[5]~562_combout ) # ((\my_regfile|data_readRegA[5]~561_combout ) # (\my_regfile|data_readRegA[5]~564_combout )))

	.dataa(\my_regfile|data_readRegA[5]~563_combout ),
	.datab(\my_regfile|data_readRegA[5]~562_combout ),
	.datac(\my_regfile|data_readRegA[5]~561_combout ),
	.datad(\my_regfile|data_readRegA[5]~564_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~565 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N1
dffeas \my_regfile|register[23].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y49_N23
dffeas \my_regfile|register[24].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~559 (
// Equation(s):
// \my_regfile|data_readRegA[5]~559_combout  = (\my_regfile|readA_decode|WideAnd0~120_combout  & ((\my_regfile|register[23].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~119_combout  & \my_regfile|register[24].reg_i|reg32[5].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~120_combout  & (((\my_regfile|readA_decode|WideAnd0~119_combout  & \my_regfile|register[24].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datab(\my_regfile|register[23].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datad(\my_regfile|register[24].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~559 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N21
dffeas \my_regfile|register[22].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N15
dffeas \my_regfile|register[21].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~558 (
// Equation(s):
// \my_regfile|data_readRegA[5]~558_combout  = (\my_regfile|register[22].reg_i|reg32[5].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ) # ((\my_regfile|register[21].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|register[22].reg_i|reg32[5].dffe_i|q~q  & (((\my_regfile|register[21].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|register[22].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~558 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N27
dffeas \my_regfile|register[17].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N9
dffeas \my_regfile|register[18].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~556 (
// Equation(s):
// \my_regfile|data_readRegA[5]~556_combout  = (\my_regfile|register[17].reg_i|reg32[5].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~114_combout ) # ((\my_regfile|register[18].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|register[17].reg_i|reg32[5].dffe_i|q~q  & (\my_regfile|register[18].reg_i|reg32[5].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|register[17].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_regfile|register[18].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~556 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
cycloneive_lcell_comb \my_regfile|register[19].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[19].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N1
dffeas \my_regfile|register[19].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \my_regfile|register[20].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~557 (
// Equation(s):
// \my_regfile|data_readRegA[5]~557_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|register[20].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (((\my_regfile|register[20].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|register[20].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~557 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~560 (
// Equation(s):
// \my_regfile|data_readRegA[5]~560_combout  = (\my_regfile|data_readRegA[5]~559_combout ) # ((\my_regfile|data_readRegA[5]~558_combout ) # ((\my_regfile|data_readRegA[5]~556_combout ) # (\my_regfile|data_readRegA[5]~557_combout )))

	.dataa(\my_regfile|data_readRegA[5]~559_combout ),
	.datab(\my_regfile|data_readRegA[5]~558_combout ),
	.datac(\my_regfile|data_readRegA[5]~556_combout ),
	.datad(\my_regfile|data_readRegA[5]~557_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~560 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N23
dffeas \my_regfile|register[4].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N7
dffeas \my_regfile|register[3].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~547 (
// Equation(s):
// \my_regfile|data_readRegA[5]~547_combout  = (\my_regfile|register[4].reg_i|reg32[5].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout )))) 
// # (!\my_regfile|register[4].reg_i|reg32[5].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~547 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N27
dffeas \my_regfile|register[2].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N29
dffeas \my_regfile|register[1].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~546 (
// Equation(s):
// \my_regfile|data_readRegA[5]~546_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) # 
// (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[5].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~546 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[5]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N29
dffeas \my_regfile|register[6].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N7
dffeas \my_regfile|register[5].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~548 (
// Equation(s):
// \my_regfile|data_readRegA[5]~548_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[5].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~548 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N8
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N9
dffeas \my_regfile|register[8].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~549 (
// Equation(s):
// \my_regfile|data_readRegA[5]~549_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[5].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~549 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~550 (
// Equation(s):
// \my_regfile|data_readRegA[5]~550_combout  = (\my_regfile|data_readRegA[5]~547_combout ) # ((\my_regfile|data_readRegA[5]~546_combout ) # ((\my_regfile|data_readRegA[5]~548_combout ) # (\my_regfile|data_readRegA[5]~549_combout )))

	.dataa(\my_regfile|data_readRegA[5]~547_combout ),
	.datab(\my_regfile|data_readRegA[5]~546_combout ),
	.datac(\my_regfile|data_readRegA[5]~548_combout ),
	.datad(\my_regfile|data_readRegA[5]~549_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~550 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N13
dffeas \my_regfile|register[14].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N7
dffeas \my_regfile|register[13].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~553 (
// Equation(s):
// \my_regfile|data_readRegA[5]~553_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (((\my_regfile|register[13].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~553 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \my_regfile|register[9].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N22
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N23
dffeas \my_regfile|register[10].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~551 (
// Equation(s):
// \my_regfile|data_readRegA[5]~551_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~106_combout  & \my_regfile|register[10].reg_i|reg32[5].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|register[10].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~551 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[5]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N21
dffeas \my_regfile|register[11].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[5].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[5].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[5]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[5].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].reg_i|reg32[5].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N13
dffeas \my_regfile|register[12].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[5].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~552 (
// Equation(s):
// \my_regfile|data_readRegA[5]~552_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|register[11].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|register[11].reg_i|reg32[5].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|register[12].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~552 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N9
dffeas \my_regfile|register[16].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N31
dffeas \my_regfile|register[15].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~554 (
// Equation(s):
// \my_regfile|data_readRegA[5]~554_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[5].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[16].reg_i|reg32[5].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~554 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~555 (
// Equation(s):
// \my_regfile|data_readRegA[5]~555_combout  = (\my_regfile|data_readRegA[5]~553_combout ) # ((\my_regfile|data_readRegA[5]~551_combout ) # ((\my_regfile|data_readRegA[5]~552_combout ) # (\my_regfile|data_readRegA[5]~554_combout )))

	.dataa(\my_regfile|data_readRegA[5]~553_combout ),
	.datab(\my_regfile|data_readRegA[5]~551_combout ),
	.datac(\my_regfile|data_readRegA[5]~552_combout ),
	.datad(\my_regfile|data_readRegA[5]~554_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~555 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~566 (
// Equation(s):
// \my_regfile|data_readRegA[5]~566_combout  = (\my_regfile|data_readRegA[5]~565_combout ) # ((\my_regfile|data_readRegA[5]~560_combout ) # ((\my_regfile|data_readRegA[5]~550_combout ) # (\my_regfile|data_readRegA[5]~555_combout )))

	.dataa(\my_regfile|data_readRegA[5]~565_combout ),
	.datab(\my_regfile|data_readRegA[5]~560_combout ),
	.datac(\my_regfile|data_readRegA[5]~550_combout ),
	.datad(\my_regfile|data_readRegA[5]~555_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~566 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneive_lcell_comb \my_processor|my_alu|Add0~10 (
// Equation(s):
// \my_processor|my_alu|Add0~10_combout  = (\my_processor|realInputB[5]~26_combout  & ((\my_regfile|data_readRegA[5]~566_combout  & (\my_processor|my_alu|Add0~9  & VCC)) # (!\my_regfile|data_readRegA[5]~566_combout  & (!\my_processor|my_alu|Add0~9 )))) # 
// (!\my_processor|realInputB[5]~26_combout  & ((\my_regfile|data_readRegA[5]~566_combout  & (!\my_processor|my_alu|Add0~9 )) # (!\my_regfile|data_readRegA[5]~566_combout  & ((\my_processor|my_alu|Add0~9 ) # (GND)))))
// \my_processor|my_alu|Add0~11  = CARRY((\my_processor|realInputB[5]~26_combout  & (!\my_regfile|data_readRegA[5]~566_combout  & !\my_processor|my_alu|Add0~9 )) # (!\my_processor|realInputB[5]~26_combout  & ((!\my_processor|my_alu|Add0~9 ) # 
// (!\my_regfile|data_readRegA[5]~566_combout ))))

	.dataa(\my_processor|realInputB[5]~26_combout ),
	.datab(\my_regfile|data_readRegA[5]~566_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~9 ),
	.combout(\my_processor|my_alu|Add0~10_combout ),
	.cout(\my_processor|my_alu|Add0~11 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneive_lcell_comb \my_processor|my_alu|Add0~12 (
// Equation(s):
// \my_processor|my_alu|Add0~12_combout  = ((\my_regfile|data_readRegA[6]~545_combout  $ (\my_processor|realInputB[6]~25_combout  $ (!\my_processor|my_alu|Add0~11 )))) # (GND)
// \my_processor|my_alu|Add0~13  = CARRY((\my_regfile|data_readRegA[6]~545_combout  & ((\my_processor|realInputB[6]~25_combout ) # (!\my_processor|my_alu|Add0~11 ))) # (!\my_regfile|data_readRegA[6]~545_combout  & (\my_processor|realInputB[6]~25_combout  & 
// !\my_processor|my_alu|Add0~11 )))

	.dataa(\my_regfile|data_readRegA[6]~545_combout ),
	.datab(\my_processor|realInputB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~11 ),
	.combout(\my_processor|my_alu|Add0~12_combout ),
	.cout(\my_processor|my_alu|Add0~13 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneive_lcell_comb \my_processor|my_alu|Add0~14 (
// Equation(s):
// \my_processor|my_alu|Add0~14_combout  = (\my_processor|realInputB[7]~24_combout  & ((\my_regfile|data_readRegA[7]~524_combout  & (\my_processor|my_alu|Add0~13  & VCC)) # (!\my_regfile|data_readRegA[7]~524_combout  & (!\my_processor|my_alu|Add0~13 )))) # 
// (!\my_processor|realInputB[7]~24_combout  & ((\my_regfile|data_readRegA[7]~524_combout  & (!\my_processor|my_alu|Add0~13 )) # (!\my_regfile|data_readRegA[7]~524_combout  & ((\my_processor|my_alu|Add0~13 ) # (GND)))))
// \my_processor|my_alu|Add0~15  = CARRY((\my_processor|realInputB[7]~24_combout  & (!\my_regfile|data_readRegA[7]~524_combout  & !\my_processor|my_alu|Add0~13 )) # (!\my_processor|realInputB[7]~24_combout  & ((!\my_processor|my_alu|Add0~13 ) # 
// (!\my_regfile|data_readRegA[7]~524_combout ))))

	.dataa(\my_processor|realInputB[7]~24_combout ),
	.datab(\my_regfile|data_readRegA[7]~524_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~13 ),
	.combout(\my_processor|my_alu|Add0~14_combout ),
	.cout(\my_processor|my_alu|Add0~15 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|Add0~16 (
// Equation(s):
// \my_processor|my_alu|Add0~16_combout  = ((\my_regfile|data_readRegA[8]~503_combout  $ (\my_processor|realInputB[8]~23_combout  $ (!\my_processor|my_alu|Add0~15 )))) # (GND)
// \my_processor|my_alu|Add0~17  = CARRY((\my_regfile|data_readRegA[8]~503_combout  & ((\my_processor|realInputB[8]~23_combout ) # (!\my_processor|my_alu|Add0~15 ))) # (!\my_regfile|data_readRegA[8]~503_combout  & (\my_processor|realInputB[8]~23_combout  & 
// !\my_processor|my_alu|Add0~15 )))

	.dataa(\my_regfile|data_readRegA[8]~503_combout ),
	.datab(\my_processor|realInputB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~15 ),
	.combout(\my_processor|my_alu|Add0~16_combout ),
	.cout(\my_processor|my_alu|Add0~17 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector31~10 (
// Equation(s):
// \my_processor|my_alu|Selector31~10_combout  = (\my_processor|mydecoder|WideAnd0~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_imem|altsyncram_component|auto_generated|q_a 
// [3]))))

	.dataa(\my_processor|mydecoder|WideAnd0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~10 .lut_mask = 16'hAA80;
defparam \my_processor|my_alu|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector23~2 (
// Equation(s):
// \my_processor|my_alu|Selector23~2_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[8]~503_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[8]~503_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~2 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector23~3 (
// Equation(s):
// \my_processor|my_alu|Selector23~3_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~10_combout  & ((\my_regfile|data_readRegA[8]~503_combout ) # (\my_processor|my_alu|Selector23~2_combout ))) # 
// (!\my_processor|my_alu|Selector31~10_combout  & (\my_regfile|data_readRegA[8]~503_combout  & \my_processor|my_alu|Selector23~2_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Selector31~10_combout ))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|my_alu|Selector31~10_combout ),
	.datac(\my_regfile|data_readRegA[8]~503_combout ),
	.datad(\my_processor|my_alu|Selector23~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~3 .lut_mask = 16'hECC4;
defparam \my_processor|my_alu|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~0 (
// Equation(s):
// \my_processor|my_alu|Add1~0_combout  = (\my_processor|realInputB[0]~32_combout  & (\my_regfile|data_readRegA[0]~671_combout  $ (VCC))) # (!\my_processor|realInputB[0]~32_combout  & ((\my_regfile|data_readRegA[0]~671_combout ) # (GND)))
// \my_processor|my_alu|Add1~1  = CARRY((\my_regfile|data_readRegA[0]~671_combout ) # (!\my_processor|realInputB[0]~32_combout ))

	.dataa(\my_processor|realInputB[0]~32_combout ),
	.datab(\my_regfile|data_readRegA[0]~671_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|my_alu|Add1~0_combout ),
	.cout(\my_processor|my_alu|Add1~1 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~0 .lut_mask = 16'h66DD;
defparam \my_processor|my_alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneive_lcell_comb \my_processor|my_alu|Add1~2 (
// Equation(s):
// \my_processor|my_alu|Add1~2_combout  = (\my_processor|realInputB[1]~30_combout  & ((\my_regfile|data_readRegA[1]~650_combout  & (!\my_processor|my_alu|Add1~1 )) # (!\my_regfile|data_readRegA[1]~650_combout  & ((\my_processor|my_alu|Add1~1 ) # (GND))))) # 
// (!\my_processor|realInputB[1]~30_combout  & ((\my_regfile|data_readRegA[1]~650_combout  & (\my_processor|my_alu|Add1~1  & VCC)) # (!\my_regfile|data_readRegA[1]~650_combout  & (!\my_processor|my_alu|Add1~1 ))))
// \my_processor|my_alu|Add1~3  = CARRY((\my_processor|realInputB[1]~30_combout  & ((!\my_processor|my_alu|Add1~1 ) # (!\my_regfile|data_readRegA[1]~650_combout ))) # (!\my_processor|realInputB[1]~30_combout  & (!\my_regfile|data_readRegA[1]~650_combout  & 
// !\my_processor|my_alu|Add1~1 )))

	.dataa(\my_processor|realInputB[1]~30_combout ),
	.datab(\my_regfile|data_readRegA[1]~650_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~1 ),
	.combout(\my_processor|my_alu|Add1~2_combout ),
	.cout(\my_processor|my_alu|Add1~3 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~2 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneive_lcell_comb \my_processor|my_alu|Add1~4 (
// Equation(s):
// \my_processor|my_alu|Add1~4_combout  = ((\my_processor|realInputB[2]~29_combout  $ (\my_regfile|data_readRegA[2]~629_combout  $ (\my_processor|my_alu|Add1~3 )))) # (GND)
// \my_processor|my_alu|Add1~5  = CARRY((\my_processor|realInputB[2]~29_combout  & (\my_regfile|data_readRegA[2]~629_combout  & !\my_processor|my_alu|Add1~3 )) # (!\my_processor|realInputB[2]~29_combout  & ((\my_regfile|data_readRegA[2]~629_combout ) # 
// (!\my_processor|my_alu|Add1~3 ))))

	.dataa(\my_processor|realInputB[2]~29_combout ),
	.datab(\my_regfile|data_readRegA[2]~629_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~3 ),
	.combout(\my_processor|my_alu|Add1~4_combout ),
	.cout(\my_processor|my_alu|Add1~5 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~4 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneive_lcell_comb \my_processor|my_alu|Add1~6 (
// Equation(s):
// \my_processor|my_alu|Add1~6_combout  = (\my_regfile|data_readRegA[3]~608_combout  & ((\my_processor|realInputB[3]~28_combout  & (!\my_processor|my_alu|Add1~5 )) # (!\my_processor|realInputB[3]~28_combout  & (\my_processor|my_alu|Add1~5  & VCC)))) # 
// (!\my_regfile|data_readRegA[3]~608_combout  & ((\my_processor|realInputB[3]~28_combout  & ((\my_processor|my_alu|Add1~5 ) # (GND))) # (!\my_processor|realInputB[3]~28_combout  & (!\my_processor|my_alu|Add1~5 ))))
// \my_processor|my_alu|Add1~7  = CARRY((\my_regfile|data_readRegA[3]~608_combout  & (\my_processor|realInputB[3]~28_combout  & !\my_processor|my_alu|Add1~5 )) # (!\my_regfile|data_readRegA[3]~608_combout  & ((\my_processor|realInputB[3]~28_combout ) # 
// (!\my_processor|my_alu|Add1~5 ))))

	.dataa(\my_regfile|data_readRegA[3]~608_combout ),
	.datab(\my_processor|realInputB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~5 ),
	.combout(\my_processor|my_alu|Add1~6_combout ),
	.cout(\my_processor|my_alu|Add1~7 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~6 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneive_lcell_comb \my_processor|my_alu|Add1~8 (
// Equation(s):
// \my_processor|my_alu|Add1~8_combout  = ((\my_regfile|data_readRegA[4]~587_combout  $ (\my_processor|realInputB[4]~27_combout  $ (\my_processor|my_alu|Add1~7 )))) # (GND)
// \my_processor|my_alu|Add1~9  = CARRY((\my_regfile|data_readRegA[4]~587_combout  & ((!\my_processor|my_alu|Add1~7 ) # (!\my_processor|realInputB[4]~27_combout ))) # (!\my_regfile|data_readRegA[4]~587_combout  & (!\my_processor|realInputB[4]~27_combout  & 
// !\my_processor|my_alu|Add1~7 )))

	.dataa(\my_regfile|data_readRegA[4]~587_combout ),
	.datab(\my_processor|realInputB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~7 ),
	.combout(\my_processor|my_alu|Add1~8_combout ),
	.cout(\my_processor|my_alu|Add1~9 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~8 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneive_lcell_comb \my_processor|my_alu|Add1~10 (
// Equation(s):
// \my_processor|my_alu|Add1~10_combout  = (\my_processor|realInputB[5]~26_combout  & ((\my_regfile|data_readRegA[5]~566_combout  & (!\my_processor|my_alu|Add1~9 )) # (!\my_regfile|data_readRegA[5]~566_combout  & ((\my_processor|my_alu|Add1~9 ) # (GND))))) # 
// (!\my_processor|realInputB[5]~26_combout  & ((\my_regfile|data_readRegA[5]~566_combout  & (\my_processor|my_alu|Add1~9  & VCC)) # (!\my_regfile|data_readRegA[5]~566_combout  & (!\my_processor|my_alu|Add1~9 ))))
// \my_processor|my_alu|Add1~11  = CARRY((\my_processor|realInputB[5]~26_combout  & ((!\my_processor|my_alu|Add1~9 ) # (!\my_regfile|data_readRegA[5]~566_combout ))) # (!\my_processor|realInputB[5]~26_combout  & (!\my_regfile|data_readRegA[5]~566_combout  & 
// !\my_processor|my_alu|Add1~9 )))

	.dataa(\my_processor|realInputB[5]~26_combout ),
	.datab(\my_regfile|data_readRegA[5]~566_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~9 ),
	.combout(\my_processor|my_alu|Add1~10_combout ),
	.cout(\my_processor|my_alu|Add1~11 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~10 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneive_lcell_comb \my_processor|my_alu|Add1~12 (
// Equation(s):
// \my_processor|my_alu|Add1~12_combout  = ((\my_processor|realInputB[6]~25_combout  $ (\my_regfile|data_readRegA[6]~545_combout  $ (\my_processor|my_alu|Add1~11 )))) # (GND)
// \my_processor|my_alu|Add1~13  = CARRY((\my_processor|realInputB[6]~25_combout  & (\my_regfile|data_readRegA[6]~545_combout  & !\my_processor|my_alu|Add1~11 )) # (!\my_processor|realInputB[6]~25_combout  & ((\my_regfile|data_readRegA[6]~545_combout ) # 
// (!\my_processor|my_alu|Add1~11 ))))

	.dataa(\my_processor|realInputB[6]~25_combout ),
	.datab(\my_regfile|data_readRegA[6]~545_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~11 ),
	.combout(\my_processor|my_alu|Add1~12_combout ),
	.cout(\my_processor|my_alu|Add1~13 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~12 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneive_lcell_comb \my_processor|my_alu|Add1~14 (
// Equation(s):
// \my_processor|my_alu|Add1~14_combout  = (\my_regfile|data_readRegA[7]~524_combout  & ((\my_processor|realInputB[7]~24_combout  & (!\my_processor|my_alu|Add1~13 )) # (!\my_processor|realInputB[7]~24_combout  & (\my_processor|my_alu|Add1~13  & VCC)))) # 
// (!\my_regfile|data_readRegA[7]~524_combout  & ((\my_processor|realInputB[7]~24_combout  & ((\my_processor|my_alu|Add1~13 ) # (GND))) # (!\my_processor|realInputB[7]~24_combout  & (!\my_processor|my_alu|Add1~13 ))))
// \my_processor|my_alu|Add1~15  = CARRY((\my_regfile|data_readRegA[7]~524_combout  & (\my_processor|realInputB[7]~24_combout  & !\my_processor|my_alu|Add1~13 )) # (!\my_regfile|data_readRegA[7]~524_combout  & ((\my_processor|realInputB[7]~24_combout ) # 
// (!\my_processor|my_alu|Add1~13 ))))

	.dataa(\my_regfile|data_readRegA[7]~524_combout ),
	.datab(\my_processor|realInputB[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~13 ),
	.combout(\my_processor|my_alu|Add1~14_combout ),
	.cout(\my_processor|my_alu|Add1~15 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~14 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|Add1~16 (
// Equation(s):
// \my_processor|my_alu|Add1~16_combout  = ((\my_processor|realInputB[8]~23_combout  $ (\my_regfile|data_readRegA[8]~503_combout  $ (\my_processor|my_alu|Add1~15 )))) # (GND)
// \my_processor|my_alu|Add1~17  = CARRY((\my_processor|realInputB[8]~23_combout  & (\my_regfile|data_readRegA[8]~503_combout  & !\my_processor|my_alu|Add1~15 )) # (!\my_processor|realInputB[8]~23_combout  & ((\my_regfile|data_readRegA[8]~503_combout ) # 
// (!\my_processor|my_alu|Add1~15 ))))

	.dataa(\my_processor|realInputB[8]~23_combout ),
	.datab(\my_regfile|data_readRegA[8]~503_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~15 ),
	.combout(\my_processor|my_alu|Add1~16_combout ),
	.cout(\my_processor|my_alu|Add1~17 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~16 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y48_N11
dffeas \my_regfile|register[22].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N1
dffeas \my_regfile|register[6].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~405 (
// Equation(s):
// \my_regfile|data_readRegB[12]~405_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[12].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[12].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~405 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[12]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N17
dffeas \my_regfile|register[8].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N29
dffeas \my_regfile|register[24].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~407 (
// Equation(s):
// \my_regfile|data_readRegB[12]~407_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[12].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~407 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[12]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N11
dffeas \my_regfile|register[5].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N26
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N27
dffeas \my_regfile|register[21].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~404 (
// Equation(s):
// \my_regfile|data_readRegB[12]~404_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[12].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|register[21].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~404 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[12]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N11
dffeas \my_regfile|register[7].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N11
dffeas \my_regfile|register[23].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~406 (
// Equation(s):
// \my_regfile|data_readRegB[12]~406_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[12].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|register[23].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~406 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[12]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~408 (
// Equation(s):
// \my_regfile|data_readRegB[12]~408_combout  = (\my_regfile|data_readRegB[12]~405_combout ) # ((\my_regfile|data_readRegB[12]~407_combout ) # ((\my_regfile|data_readRegB[12]~404_combout ) # (\my_regfile|data_readRegB[12]~406_combout )))

	.dataa(\my_regfile|data_readRegB[12]~405_combout ),
	.datab(\my_regfile|data_readRegB[12]~407_combout ),
	.datac(\my_regfile|data_readRegB[12]~404_combout ),
	.datad(\my_regfile|data_readRegB[12]~406_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~408 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N29
dffeas \my_regfile|register[20].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~402 (
// Equation(s):
// \my_regfile|data_readRegB[12]~402_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[12].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~402 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[12]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N16
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N17
dffeas \my_regfile|register[17].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N27
dffeas \my_regfile|register[1].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~399 (
// Equation(s):
// \my_regfile|data_readRegB[12]~399_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[12].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[12].dffe_i|q~q )))))

	.dataa(\my_regfile|register[17].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~399 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[12]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N1
dffeas \my_regfile|register[3].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N22
cycloneive_lcell_comb \my_regfile|register[19].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[19].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N23
dffeas \my_regfile|register[19].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~401 (
// Equation(s):
// \my_regfile|data_readRegB[12]~401_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[12].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|register[19].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~401 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[12]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N9
dffeas \my_regfile|register[2].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N31
dffeas \my_regfile|register[18].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~400 (
// Equation(s):
// \my_regfile|data_readRegB[12]~400_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[12].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~400 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[12]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~403 (
// Equation(s):
// \my_regfile|data_readRegB[12]~403_combout  = (\my_regfile|data_readRegB[12]~402_combout ) # ((\my_regfile|data_readRegB[12]~399_combout ) # ((\my_regfile|data_readRegB[12]~401_combout ) # (\my_regfile|data_readRegB[12]~400_combout )))

	.dataa(\my_regfile|data_readRegB[12]~402_combout ),
	.datab(\my_regfile|data_readRegB[12]~399_combout ),
	.datac(\my_regfile|data_readRegB[12]~401_combout ),
	.datad(\my_regfile|data_readRegB[12]~400_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~403 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[12]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N25
dffeas \my_regfile|register[14].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N23
dffeas \my_regfile|register[30].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~415 (
// Equation(s):
// \my_regfile|data_readRegB[12]~415_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[12].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~415 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \my_regfile|register[29].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[29].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N17
dffeas \my_regfile|register[29].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \my_regfile|register[13].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~414 (
// Equation(s):
// \my_regfile|data_readRegB[12]~414_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[12].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[12].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~414 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N19
dffeas \my_regfile|register[31].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N23
dffeas \my_regfile|register[15].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~416 (
// Equation(s):
// \my_regfile|data_readRegB[12]~416_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[12].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[12].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~416 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N25
dffeas \my_regfile|register[16].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~417 (
// Equation(s):
// \my_regfile|data_readRegB[12]~417_combout  = (\my_regfile|data_readRegB[12]~416_combout ) # ((\my_regfile|readB_decode|WideAnd0~46_combout  & (\my_regfile|register[16].reg_i|reg32[12].dffe_i|q~q  & \my_processor|ctrl_readRegB[4]~0_combout )))

	.dataa(\my_regfile|data_readRegB[12]~416_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~417 .lut_mask = 16'hEAAA;
defparam \my_regfile|data_readRegB[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N16
cycloneive_lcell_comb \my_regfile|register[25].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[25].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N17
dffeas \my_regfile|register[25].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N11
dffeas \my_regfile|register[9].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~409 (
// Equation(s):
// \my_regfile|data_readRegB[12]~409_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[12].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[12].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~409 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N23
dffeas \my_regfile|register[26].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N21
dffeas \my_regfile|register[10].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~410 (
// Equation(s):
// \my_regfile|data_readRegB[12]~410_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[12].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[12].dffe_i|q~q )))))

	.dataa(\my_regfile|register[26].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|register[10].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~410 .lut_mask = 16'hA0C0;
defparam \my_regfile|data_readRegB[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N15
dffeas \my_regfile|register[27].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \my_regfile|register[11].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~411 (
// Equation(s):
// \my_regfile|data_readRegB[12]~411_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[12].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[12].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[27].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|register[11].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~411 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[12].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[12].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[12].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[12].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N7
dffeas \my_regfile|register[12].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[12].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \my_regfile|register[28].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~412 (
// Equation(s):
// \my_regfile|data_readRegB[12]~412_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[12].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[28].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~412 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~413 (
// Equation(s):
// \my_regfile|data_readRegB[12]~413_combout  = (\my_regfile|data_readRegB[12]~409_combout ) # ((\my_regfile|data_readRegB[12]~410_combout ) # ((\my_regfile|data_readRegB[12]~411_combout ) # (\my_regfile|data_readRegB[12]~412_combout )))

	.dataa(\my_regfile|data_readRegB[12]~409_combout ),
	.datab(\my_regfile|data_readRegB[12]~410_combout ),
	.datac(\my_regfile|data_readRegB[12]~411_combout ),
	.datad(\my_regfile|data_readRegB[12]~412_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~413 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~418 (
// Equation(s):
// \my_regfile|data_readRegB[12]~418_combout  = (\my_regfile|data_readRegB[12]~415_combout ) # ((\my_regfile|data_readRegB[12]~414_combout ) # ((\my_regfile|data_readRegB[12]~417_combout ) # (\my_regfile|data_readRegB[12]~413_combout )))

	.dataa(\my_regfile|data_readRegB[12]~415_combout ),
	.datab(\my_regfile|data_readRegB[12]~414_combout ),
	.datac(\my_regfile|data_readRegB[12]~417_combout ),
	.datad(\my_regfile|data_readRegB[12]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~418 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~419 (
// Equation(s):
// \my_regfile|data_readRegB[12]~419_combout  = (\my_regfile|data_readRegB[12]~408_combout ) # ((\my_regfile|data_readRegB[12]~403_combout ) # (\my_regfile|data_readRegB[12]~418_combout ))

	.dataa(\my_regfile|data_readRegB[12]~408_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[12]~403_combout ),
	.datad(\my_regfile|data_readRegB[12]~418_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~419 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000DC;
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \my_processor|pc_alu|Add0~16 (
// Equation(s):
// \my_processor|pc_alu|Add0~16_combout  = (\my_processor|pc|reg32[8].dffe_i|q~q  & (\my_processor|pc_alu|Add0~15  $ (GND))) # (!\my_processor|pc|reg32[8].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~15  & VCC))
// \my_processor|pc_alu|Add0~17  = CARRY((\my_processor|pc|reg32[8].dffe_i|q~q  & !\my_processor|pc_alu|Add0~15 ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[8].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~15 ),
	.combout(\my_processor|pc_alu|Add0~16_combout ),
	.cout(\my_processor|pc_alu|Add0~17 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~16 .lut_mask = 16'hC30C;
defparam \my_processor|pc_alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \my_processor|pc_alu|Add0~18 (
// Equation(s):
// \my_processor|pc_alu|Add0~18_combout  = (\my_processor|pc|reg32[9].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~17 )) # (!\my_processor|pc|reg32[9].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~17 ) # (GND)))
// \my_processor|pc_alu|Add0~19  = CARRY((!\my_processor|pc_alu|Add0~17 ) # (!\my_processor|pc|reg32[9].dffe_i|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[9].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~17 ),
	.combout(\my_processor|pc_alu|Add0~18_combout ),
	.cout(\my_processor|pc_alu|Add0~19 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~18 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \my_processor|pc_alu|Add0~20 (
// Equation(s):
// \my_processor|pc_alu|Add0~20_combout  = (\my_processor|pc|reg32[10].dffe_i|q~q  & (\my_processor|pc_alu|Add0~19  $ (GND))) # (!\my_processor|pc|reg32[10].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~19  & VCC))
// \my_processor|pc_alu|Add0~21  = CARRY((\my_processor|pc|reg32[10].dffe_i|q~q  & !\my_processor|pc_alu|Add0~19 ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[10].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~19 ),
	.combout(\my_processor|pc_alu|Add0~20_combout ),
	.cout(\my_processor|pc_alu|Add0~21 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~20 .lut_mask = 16'hC30C;
defparam \my_processor|pc_alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \my_processor|pc_alu|Add0~22 (
// Equation(s):
// \my_processor|pc_alu|Add0~22_combout  = (\my_processor|pc|reg32[11].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~21 )) # (!\my_processor|pc|reg32[11].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~21 ) # (GND)))
// \my_processor|pc_alu|Add0~23  = CARRY((!\my_processor|pc_alu|Add0~21 ) # (!\my_processor|pc|reg32[11].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[11].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~21 ),
	.combout(\my_processor|pc_alu|Add0~22_combout ),
	.cout(\my_processor|pc_alu|Add0~23 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~22 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~0 (
// Equation(s):
// \my_processor|pcPlusN|Add0~0_combout  = (\my_processor|pc_alu|Add0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\my_processor|pc_alu|Add0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0] & VCC))
// \my_processor|pcPlusN|Add0~1  = CARRY((\my_processor|pc_alu|Add0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\my_processor|pc_alu|Add0~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|pcPlusN|Add0~0_combout ),
	.cout(\my_processor|pcPlusN|Add0~1 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|pcPlusN|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~2 (
// Equation(s):
// \my_processor|pcPlusN|Add0~2_combout  = (\my_processor|pc_alu|Add0~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1] & (\my_processor|pcPlusN|Add0~1  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & 
// (!\my_processor|pcPlusN|Add0~1 )))) # (!\my_processor|pc_alu|Add0~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1] & (!\my_processor|pcPlusN|Add0~1 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & 
// ((\my_processor|pcPlusN|Add0~1 ) # (GND)))))
// \my_processor|pcPlusN|Add0~3  = CARRY((\my_processor|pc_alu|Add0~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [1] & !\my_processor|pcPlusN|Add0~1 )) # (!\my_processor|pc_alu|Add0~2_combout  & ((!\my_processor|pcPlusN|Add0~1 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\my_processor|pc_alu|Add0~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~1 ),
	.combout(\my_processor|pcPlusN|Add0~2_combout ),
	.cout(\my_processor|pcPlusN|Add0~3 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~4 (
// Equation(s):
// \my_processor|pcPlusN|Add0~4_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [2] $ (\my_processor|pc_alu|Add0~4_combout  $ (!\my_processor|pcPlusN|Add0~3 )))) # (GND)
// \my_processor|pcPlusN|Add0~5  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_processor|pc_alu|Add0~4_combout ) # (!\my_processor|pcPlusN|Add0~3 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [2] & 
// (\my_processor|pc_alu|Add0~4_combout  & !\my_processor|pcPlusN|Add0~3 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|pc_alu|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~3 ),
	.combout(\my_processor|pcPlusN|Add0~4_combout ),
	.cout(\my_processor|pcPlusN|Add0~5 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~6 (
// Equation(s):
// \my_processor|pcPlusN|Add0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|pc_alu|Add0~6_combout  & (\my_processor|pcPlusN|Add0~5  & VCC)) # (!\my_processor|pc_alu|Add0~6_combout  & (!\my_processor|pcPlusN|Add0~5 )))) 
// # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|pc_alu|Add0~6_combout  & (!\my_processor|pcPlusN|Add0~5 )) # (!\my_processor|pc_alu|Add0~6_combout  & ((\my_processor|pcPlusN|Add0~5 ) # (GND)))))
// \my_processor|pcPlusN|Add0~7  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|pc_alu|Add0~6_combout  & !\my_processor|pcPlusN|Add0~5 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// ((!\my_processor|pcPlusN|Add0~5 ) # (!\my_processor|pc_alu|Add0~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|pc_alu|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~5 ),
	.combout(\my_processor|pcPlusN|Add0~6_combout ),
	.cout(\my_processor|pcPlusN|Add0~7 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~8 (
// Equation(s):
// \my_processor|pcPlusN|Add0~8_combout  = ((\my_processor|pc_alu|Add0~8_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [4] $ (!\my_processor|pcPlusN|Add0~7 )))) # (GND)
// \my_processor|pcPlusN|Add0~9  = CARRY((\my_processor|pc_alu|Add0~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # (!\my_processor|pcPlusN|Add0~7 ))) # (!\my_processor|pc_alu|Add0~8_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|pcPlusN|Add0~7 )))

	.dataa(\my_processor|pc_alu|Add0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~7 ),
	.combout(\my_processor|pcPlusN|Add0~8_combout ),
	.cout(\my_processor|pcPlusN|Add0~9 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~10 (
// Equation(s):
// \my_processor|pcPlusN|Add0~10_combout  = (\my_processor|pc_alu|Add0~10_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5] & (\my_processor|pcPlusN|Add0~9  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [5] & 
// (!\my_processor|pcPlusN|Add0~9 )))) # (!\my_processor|pc_alu|Add0~10_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_processor|pcPlusN|Add0~9 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [5] & 
// ((\my_processor|pcPlusN|Add0~9 ) # (GND)))))
// \my_processor|pcPlusN|Add0~11  = CARRY((\my_processor|pc_alu|Add0~10_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_processor|pcPlusN|Add0~9 )) # (!\my_processor|pc_alu|Add0~10_combout  & ((!\my_processor|pcPlusN|Add0~9 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_processor|pc_alu|Add0~10_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~9 ),
	.combout(\my_processor|pcPlusN|Add0~10_combout ),
	.cout(\my_processor|pcPlusN|Add0~11 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~12 (
// Equation(s):
// \my_processor|pcPlusN|Add0~12_combout  = ((\my_processor|pc_alu|Add0~12_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [6] $ (!\my_processor|pcPlusN|Add0~11 )))) # (GND)
// \my_processor|pcPlusN|Add0~13  = CARRY((\my_processor|pc_alu|Add0~12_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # (!\my_processor|pcPlusN|Add0~11 ))) # (!\my_processor|pc_alu|Add0~12_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [6] & !\my_processor|pcPlusN|Add0~11 )))

	.dataa(\my_processor|pc_alu|Add0~12_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~11 ),
	.combout(\my_processor|pcPlusN|Add0~12_combout ),
	.cout(\my_processor|pcPlusN|Add0~13 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~14 (
// Equation(s):
// \my_processor|pcPlusN|Add0~14_combout  = (\my_processor|pc_alu|Add0~14_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|pcPlusN|Add0~13  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (!\my_processor|pcPlusN|Add0~13 )))) # (!\my_processor|pc_alu|Add0~14_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_processor|pcPlusN|Add0~13 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|pcPlusN|Add0~13 ) # (GND)))))
// \my_processor|pcPlusN|Add0~15  = CARRY((\my_processor|pc_alu|Add0~14_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_processor|pcPlusN|Add0~13 )) # (!\my_processor|pc_alu|Add0~14_combout  & ((!\my_processor|pcPlusN|Add0~13 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_processor|pc_alu|Add0~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~13 ),
	.combout(\my_processor|pcPlusN|Add0~14_combout ),
	.cout(\my_processor|pcPlusN|Add0~15 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~16 (
// Equation(s):
// \my_processor|pcPlusN|Add0~16_combout  = ((\my_processor|pc_alu|Add0~16_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [8] $ (!\my_processor|pcPlusN|Add0~15 )))) # (GND)
// \my_processor|pcPlusN|Add0~17  = CARRY((\my_processor|pc_alu|Add0~16_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [8]) # (!\my_processor|pcPlusN|Add0~15 ))) # (!\my_processor|pc_alu|Add0~16_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_processor|pcPlusN|Add0~15 )))

	.dataa(\my_processor|pc_alu|Add0~16_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~15 ),
	.combout(\my_processor|pcPlusN|Add0~16_combout ),
	.cout(\my_processor|pcPlusN|Add0~17 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~18 (
// Equation(s):
// \my_processor|pcPlusN|Add0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|pc_alu|Add0~18_combout  & (\my_processor|pcPlusN|Add0~17  & VCC)) # (!\my_processor|pc_alu|Add0~18_combout  & (!\my_processor|pcPlusN|Add0~17 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|pc_alu|Add0~18_combout  & (!\my_processor|pcPlusN|Add0~17 )) # (!\my_processor|pc_alu|Add0~18_combout  & ((\my_processor|pcPlusN|Add0~17 ) # (GND)))))
// \my_processor|pcPlusN|Add0~19  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_processor|pc_alu|Add0~18_combout  & !\my_processor|pcPlusN|Add0~17 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((!\my_processor|pcPlusN|Add0~17 ) # (!\my_processor|pc_alu|Add0~18_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|pc_alu|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~17 ),
	.combout(\my_processor|pcPlusN|Add0~18_combout ),
	.cout(\my_processor|pcPlusN|Add0~19 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~20 (
// Equation(s):
// \my_processor|pcPlusN|Add0~20_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [10] $ (\my_processor|pc_alu|Add0~20_combout  $ (!\my_processor|pcPlusN|Add0~19 )))) # (GND)
// \my_processor|pcPlusN|Add0~21  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|pc_alu|Add0~20_combout ) # (!\my_processor|pcPlusN|Add0~19 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|pc_alu|Add0~20_combout  & !\my_processor|pcPlusN|Add0~19 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|pc_alu|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~19 ),
	.combout(\my_processor|pcPlusN|Add0~20_combout ),
	.cout(\my_processor|pcPlusN|Add0~21 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~22 (
// Equation(s):
// \my_processor|pcPlusN|Add0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|pc_alu|Add0~22_combout  & (\my_processor|pcPlusN|Add0~21  & VCC)) # (!\my_processor|pc_alu|Add0~22_combout  & (!\my_processor|pcPlusN|Add0~21 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|pc_alu|Add0~22_combout  & (!\my_processor|pcPlusN|Add0~21 )) # (!\my_processor|pc_alu|Add0~22_combout  & ((\my_processor|pcPlusN|Add0~21 ) # (GND)))))
// \my_processor|pcPlusN|Add0~23  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|pc_alu|Add0~22_combout  & !\my_processor|pcPlusN|Add0~21 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((!\my_processor|pcPlusN|Add0~21 ) # (!\my_processor|pc_alu|Add0~22_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|pc_alu|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~21 ),
	.combout(\my_processor|pcPlusN|Add0~22_combout ),
	.cout(\my_processor|pcPlusN|Add0~23 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~24 (
// Equation(s):
// \my_processor|pcPlusN|Add0~24_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [12] $ (\my_processor|pc_alu|Add0~24_combout  $ (!\my_processor|pcPlusN|Add0~23 )))) # (GND)
// \my_processor|pcPlusN|Add0~25  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [12] & ((\my_processor|pc_alu|Add0~24_combout ) # (!\my_processor|pcPlusN|Add0~23 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [12] & 
// (\my_processor|pc_alu|Add0~24_combout  & !\my_processor|pcPlusN|Add0~23 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|pc_alu|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~23 ),
	.combout(\my_processor|pcPlusN|Add0~24_combout ),
	.cout(\my_processor|pcPlusN|Add0~25 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N19
dffeas \my_regfile|register[20].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~3 (
// Equation(s):
// \my_regfile|data_readRegB[31]~3_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|register[4].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~3 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N11
dffeas \my_regfile|register[18].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N29
dffeas \my_regfile|register[2].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~1 (
// Equation(s):
// \my_regfile|data_readRegB[31]~1_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~1 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N5
dffeas \my_regfile|register[17].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
cycloneive_lcell_comb \my_regfile|register[1].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[1].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N21
dffeas \my_regfile|register[1].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~0 (
// Equation(s):
// \my_regfile|data_readRegB[31]~0_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_regfile|register[17].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|register[1].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~0 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
cycloneive_lcell_comb \my_regfile|register[3].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[3].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[3].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[3].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N15
dffeas \my_regfile|register[3].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
cycloneive_lcell_comb \my_regfile|register[19].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[19].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[19].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[19].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N13
dffeas \my_regfile|register[19].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~2 (
// Equation(s):
// \my_regfile|data_readRegB[31]~2_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[31].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[31].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datab(\my_regfile|register[3].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~2 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~4 (
// Equation(s):
// \my_regfile|data_readRegB[31]~4_combout  = (\my_regfile|data_readRegB[31]~3_combout ) # ((\my_regfile|data_readRegB[31]~1_combout ) # ((\my_regfile|data_readRegB[31]~0_combout ) # (\my_regfile|data_readRegB[31]~2_combout )))

	.dataa(\my_regfile|data_readRegB[31]~3_combout ),
	.datab(\my_regfile|data_readRegB[31]~1_combout ),
	.datac(\my_regfile|data_readRegB[31]~0_combout ),
	.datad(\my_regfile|data_readRegB[31]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~4 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N8
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N9
dffeas \my_regfile|register[24].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N10
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N11
dffeas \my_regfile|register[8].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~8 (
// Equation(s):
// \my_regfile|data_readRegB[31]~8_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[8].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~8 .lut_mask = 16'h8A80;
defparam \my_regfile|data_readRegB[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N27
dffeas \my_regfile|register[22].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N30
cycloneive_lcell_comb \my_regfile|register[6].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[6].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N31
dffeas \my_regfile|register[6].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~6 (
// Equation(s):
// \my_regfile|data_readRegB[31]~6_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datad(\my_regfile|register[6].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~6 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N5
dffeas \my_regfile|register[7].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N16
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N17
dffeas \my_regfile|register[23].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~7 (
// Equation(s):
// \my_regfile|data_readRegB[31]~7_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[31].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[31].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|register[23].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~7 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N24
cycloneive_lcell_comb \my_regfile|register[5].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[5].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N25
dffeas \my_regfile|register[5].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N17
dffeas \my_regfile|register[21].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~5 (
// Equation(s):
// \my_regfile|data_readRegB[31]~5_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[31].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[31].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[21].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~5 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~9 (
// Equation(s):
// \my_regfile|data_readRegB[31]~9_combout  = (\my_regfile|data_readRegB[31]~8_combout ) # ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|data_readRegB[31]~7_combout ) # (\my_regfile|data_readRegB[31]~5_combout )))

	.dataa(\my_regfile|data_readRegB[31]~8_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[31]~7_combout ),
	.datad(\my_regfile|data_readRegB[31]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~9 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \my_regfile|register[30].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N19
dffeas \my_regfile|register[14].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~16 (
// Equation(s):
// \my_regfile|data_readRegB[31]~16_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|register[14].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~16 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N13
dffeas \my_regfile|register[29].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N9
dffeas \my_regfile|register[13].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~15 (
// Equation(s):
// \my_regfile|data_readRegB[31]~15_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_regfile|register[29].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~15 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \my_regfile|register[16].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N3
dffeas \my_regfile|register[31].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N5
dffeas \my_regfile|register[15].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~17 (
// Equation(s):
// \my_regfile|data_readRegB[31]~17_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~17 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~18 (
// Equation(s):
// \my_regfile|data_readRegB[31]~18_combout  = (\my_regfile|data_readRegB[31]~17_combout ) # ((\my_regfile|register[16].reg_i|reg32[31].dffe_i|q~q  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_processor|ctrl_readRegB[4]~0_combout )))

	.dataa(\my_regfile|register[16].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|data_readRegB[31]~17_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~18 .lut_mask = 16'hF8F0;
defparam \my_regfile|data_readRegB[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N17
dffeas \my_regfile|register[26].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \my_regfile|register[10].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~11 (
// Equation(s):
// \my_regfile|data_readRegB[31]~11_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_regfile|register[26].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~11 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \my_regfile|register[27].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[27].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \my_regfile|register[27].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \my_regfile|register[11].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~12 (
// Equation(s):
// \my_regfile|data_readRegB[31]~12_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~12 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \my_regfile|register[28].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \my_regfile|register[12].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~13 (
// Equation(s):
// \my_regfile|data_readRegB[31]~13_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[12].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~13 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \my_regfile|register[25].reg_i|reg32[31].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[25].reg_i|reg32[31].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[31]~211_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~211_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[31].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].reg_i|reg32[31].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N23
dffeas \my_regfile|register[25].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].reg_i|reg32[31].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N1
dffeas \my_regfile|register[9].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~10 (
// Equation(s):
// \my_regfile|data_readRegB[31]~10_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[31].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[31].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~10 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~14 (
// Equation(s):
// \my_regfile|data_readRegB[31]~14_combout  = (\my_regfile|data_readRegB[31]~11_combout ) # ((\my_regfile|data_readRegB[31]~12_combout ) # ((\my_regfile|data_readRegB[31]~13_combout ) # (\my_regfile|data_readRegB[31]~10_combout )))

	.dataa(\my_regfile|data_readRegB[31]~11_combout ),
	.datab(\my_regfile|data_readRegB[31]~12_combout ),
	.datac(\my_regfile|data_readRegB[31]~13_combout ),
	.datad(\my_regfile|data_readRegB[31]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~14 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~19 (
// Equation(s):
// \my_regfile|data_readRegB[31]~19_combout  = (\my_regfile|data_readRegB[31]~16_combout ) # ((\my_regfile|data_readRegB[31]~15_combout ) # ((\my_regfile|data_readRegB[31]~18_combout ) # (\my_regfile|data_readRegB[31]~14_combout )))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~15_combout ),
	.datac(\my_regfile|data_readRegB[31]~18_combout ),
	.datad(\my_regfile|data_readRegB[31]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~19 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~20 (
// Equation(s):
// \my_regfile|data_readRegB[31]~20_combout  = (\my_regfile|data_readRegB[31]~4_combout ) # ((\my_regfile|data_readRegB[31]~9_combout ) # (\my_regfile|data_readRegB[31]~19_combout ))

	.dataa(\my_regfile|data_readRegB[31]~4_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[31]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~20 .lut_mask = 16'hFFEE;
defparam \my_regfile|data_readRegB[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \my_processor|realInputB[31]~0 (
// Equation(s):
// \my_processor|realInputB[31]~0_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[31]~20_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[31]~0 .lut_mask = 16'hAFA0;
defparam \my_processor|realInputB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N29
dffeas \my_regfile|register[5].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~23 (
// Equation(s):
// \my_regfile|data_readRegA[30]~23_combout  = (\my_regfile|readA_decode|WideAnd0~102_combout  & ((\my_regfile|register[6].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~103_combout  & \my_regfile|register[5].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~102_combout  & (\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[5].reg_i|reg32[30].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[6].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~23 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N21
dffeas \my_regfile|register[4].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N15
dffeas \my_regfile|register[3].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~22 (
// Equation(s):
// \my_regfile|data_readRegA[30]~22_combout  = (\my_regfile|readA_decode|WideAnd0~101_combout  & ((\my_regfile|register[3].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|register[4].reg_i|reg32[30].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~100_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[4].reg_i|reg32[30].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~22 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N9
dffeas \my_regfile|register[1].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N7
dffeas \my_regfile|register[2].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~21 (
// Equation(s):
// \my_regfile|data_readRegA[30]~21_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~98_combout  & \my_regfile|register[2].reg_i|reg32[30].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|readA_decode|WideAnd0~98_combout  & ((\my_regfile|register[2].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[2].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~21 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N5
dffeas \my_regfile|register[7].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N21
dffeas \my_regfile|register[8].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~24 (
// Equation(s):
// \my_regfile|data_readRegA[30]~24_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~24 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~25 (
// Equation(s):
// \my_regfile|data_readRegA[30]~25_combout  = (\my_regfile|data_readRegA[30]~23_combout ) # ((\my_regfile|data_readRegA[30]~22_combout ) # ((\my_regfile|data_readRegA[30]~21_combout ) # (\my_regfile|data_readRegA[30]~24_combout )))

	.dataa(\my_regfile|data_readRegA[30]~23_combout ),
	.datab(\my_regfile|data_readRegA[30]~22_combout ),
	.datac(\my_regfile|data_readRegA[30]~21_combout ),
	.datad(\my_regfile|data_readRegA[30]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~25 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \my_regfile|register[15].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \my_regfile|register[16].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~29 (
// Equation(s):
// \my_regfile|data_readRegA[30]~29_combout  = (\my_regfile|register[15].reg_i|reg32[30].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~113_combout ) # ((\my_regfile|readA_decode|WideAnd0~112_combout  & \my_regfile|register[16].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|register[15].reg_i|reg32[30].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|register[16].reg_i|reg32[30].dffe_i|q~q )))

	.dataa(\my_regfile|register[15].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~29 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N11
dffeas \my_regfile|register[14].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \my_regfile|register[13].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~28 (
// Equation(s):
// \my_regfile|data_readRegA[30]~28_combout  = (\my_regfile|register[14].reg_i|reg32[30].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|readA_decode|WideAnd0~111_combout  & \my_regfile|register[13].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|register[14].reg_i|reg32[30].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[13].reg_i|reg32[30].dffe_i|q~q )))

	.dataa(\my_regfile|register[14].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~28 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \my_regfile|register[11].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N25
dffeas \my_regfile|register[12].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~27 (
// Equation(s):
// \my_regfile|data_readRegA[30]~27_combout  = (\my_regfile|register[11].reg_i|reg32[30].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~109_combout ) # ((\my_regfile|readA_decode|WideAnd0~108_combout  & \my_regfile|register[12].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|register[11].reg_i|reg32[30].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_regfile|register[11].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|register[12].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~27 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \my_regfile|register[10].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N21
dffeas \my_regfile|register[9].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~26 (
// Equation(s):
// \my_regfile|data_readRegA[30]~26_combout  = (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|register[9].reg_i|reg32[30].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~106_combout  & (((\my_regfile|register[9].reg_i|reg32[30].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~26 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~30 (
// Equation(s):
// \my_regfile|data_readRegA[30]~30_combout  = (\my_regfile|data_readRegA[30]~29_combout ) # ((\my_regfile|data_readRegA[30]~28_combout ) # ((\my_regfile|data_readRegA[30]~27_combout ) # (\my_regfile|data_readRegA[30]~26_combout )))

	.dataa(\my_regfile|data_readRegA[30]~29_combout ),
	.datab(\my_regfile|data_readRegA[30]~28_combout ),
	.datac(\my_regfile|data_readRegA[30]~27_combout ),
	.datad(\my_regfile|data_readRegA[30]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~30 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \my_regfile|register[30].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[30].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~209_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N5
dffeas \my_regfile|register[30].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \my_regfile|register[29].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~39 (
// Equation(s):
// \my_regfile|data_readRegA[30]~39_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~123_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~123_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_regfile|register[29].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~39 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N29
dffeas \my_regfile|register[31].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~38 (
// Equation(s):
// \my_regfile|data_readRegA[30]~38_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[30].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[30].dffe_i|q~q ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~38 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \my_regfile|register[26].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \my_regfile|register[25].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~36 (
// Equation(s):
// \my_regfile|data_readRegA[30]~36_combout  = (\my_regfile|register[26].reg_i|reg32[30].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[30].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[30].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[30].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~36 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N15
dffeas \my_regfile|register[27].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~209_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N23
dffeas \my_regfile|register[28].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~37 (
// Equation(s):
// \my_regfile|data_readRegA[30]~37_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~37 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~40 (
// Equation(s):
// \my_regfile|data_readRegA[30]~40_combout  = (\my_regfile|data_readRegA[30]~39_combout ) # ((\my_regfile|data_readRegA[30]~38_combout ) # ((\my_regfile|data_readRegA[30]~36_combout ) # (\my_regfile|data_readRegA[30]~37_combout )))

	.dataa(\my_regfile|data_readRegA[30]~39_combout ),
	.datab(\my_regfile|data_readRegA[30]~38_combout ),
	.datac(\my_regfile|data_readRegA[30]~36_combout ),
	.datad(\my_regfile|data_readRegA[30]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~40 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N4
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N5
dffeas \my_regfile|register[24].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N23
dffeas \my_regfile|register[23].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~34 (
// Equation(s):
// \my_regfile|data_readRegA[30]~34_combout  = (\my_regfile|register[24].reg_i|reg32[30].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|register[24].reg_i|reg32[30].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[30].dffe_i|q~q )))

	.dataa(\my_regfile|register[24].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~34 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N15
dffeas \my_regfile|register[17].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N8
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~209_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N9
dffeas \my_regfile|register[18].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~31 (
// Equation(s):
// \my_regfile|data_readRegA[30]~31_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~95_combout  & \my_regfile|register[18].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|readA_decode|WideAnd0~95_combout  & ((\my_regfile|register[18].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~31 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N27
dffeas \my_regfile|register[20].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
cycloneive_lcell_comb \my_regfile|register[19].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[19].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N5
dffeas \my_regfile|register[19].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~32 (
// Equation(s):
// \my_regfile|data_readRegA[30]~32_combout  = (\my_regfile|register[20].reg_i|reg32[30].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~115_combout ) # ((\my_regfile|register[19].reg_i|reg32[30].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout 
// )))) # (!\my_regfile|register[20].reg_i|reg32[30].dffe_i|q~q  & (\my_regfile|register[19].reg_i|reg32[30].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~116_combout )))

	.dataa(\my_regfile|register[20].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|register[19].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~32 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N5
dffeas \my_regfile|register[21].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N20
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[30].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[30].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[30]~209_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~209_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[30].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[30].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N21
dffeas \my_regfile|register[22].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[30].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~33 (
// Equation(s):
// \my_regfile|data_readRegA[30]~33_combout  = (\my_regfile|readA_decode|WideAnd0~118_combout  & ((\my_regfile|register[21].reg_i|reg32[30].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~117_combout  & \my_regfile|register[22].reg_i|reg32[30].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~33 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~35 (
// Equation(s):
// \my_regfile|data_readRegA[30]~35_combout  = (\my_regfile|data_readRegA[30]~34_combout ) # ((\my_regfile|data_readRegA[30]~31_combout ) # ((\my_regfile|data_readRegA[30]~32_combout ) # (\my_regfile|data_readRegA[30]~33_combout )))

	.dataa(\my_regfile|data_readRegA[30]~34_combout ),
	.datab(\my_regfile|data_readRegA[30]~31_combout ),
	.datac(\my_regfile|data_readRegA[30]~32_combout ),
	.datad(\my_regfile|data_readRegA[30]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~35 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~41 (
// Equation(s):
// \my_regfile|data_readRegA[30]~41_combout  = (\my_regfile|data_readRegA[30]~25_combout ) # ((\my_regfile|data_readRegA[30]~30_combout ) # ((\my_regfile|data_readRegA[30]~40_combout ) # (\my_regfile|data_readRegA[30]~35_combout )))

	.dataa(\my_regfile|data_readRegA[30]~25_combout ),
	.datab(\my_regfile|data_readRegA[30]~30_combout ),
	.datac(\my_regfile|data_readRegA[30]~40_combout ),
	.datad(\my_regfile|data_readRegA[30]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~41 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \my_processor|realInputB[30]~1 (
// Equation(s):
// \my_processor|realInputB[30]~1_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[30]~41_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[30]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[30]~1 .lut_mask = 16'hAFA0;
defparam \my_processor|realInputB[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N24
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[29].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[29].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [29]),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[29].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].reg_i|reg32[29].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N25
dffeas \my_regfile|register[18].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N12
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[29].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[29].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [29]),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[29].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].reg_i|reg32[29].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N13
dffeas \my_regfile|register[2].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~43 (
// Equation(s):
// \my_regfile|data_readRegB[29]~43_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[29].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[29].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~43 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N18
cycloneive_lcell_comb \my_regfile|register[4].reg_i|reg32[29].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[4].reg_i|reg32[29].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [29]),
	.cin(gnd),
	.combout(\my_regfile|register[4].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[29].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].reg_i|reg32[29].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N19
dffeas \my_regfile|register[4].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N8
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[29].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[29].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [29]),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[29].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[29].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N9
dffeas \my_regfile|register[20].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~45 (
// Equation(s):
// \my_regfile|data_readRegB[29]~45_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datad(\my_regfile|register[20].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~45 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N25
dffeas \my_regfile|register[19].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N1
dffeas \my_regfile|register[3].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~44 (
// Equation(s):
// \my_regfile|data_readRegB[29]~44_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[29].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[29].dffe_i|q~q )))))

	.dataa(\my_regfile|register[19].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~44 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N25
dffeas \my_regfile|register[1].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N29
dffeas \my_regfile|register[17].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~42 (
// Equation(s):
// \my_regfile|data_readRegB[29]~42_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[1].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_regfile|register[17].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~42 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~46 (
// Equation(s):
// \my_regfile|data_readRegB[29]~46_combout  = (\my_regfile|data_readRegB[29]~43_combout ) # ((\my_regfile|data_readRegB[29]~45_combout ) # ((\my_regfile|data_readRegB[29]~44_combout ) # (\my_regfile|data_readRegB[29]~42_combout )))

	.dataa(\my_regfile|data_readRegB[29]~43_combout ),
	.datab(\my_regfile|data_readRegB[29]~45_combout ),
	.datac(\my_regfile|data_readRegB[29]~44_combout ),
	.datad(\my_regfile|data_readRegB[29]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~46 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \my_regfile|register[30].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N7
dffeas \my_regfile|register[14].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~58 (
// Equation(s):
// \my_regfile|data_readRegB[29]~58_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[29].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[29].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|register[14].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~58 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N19
dffeas \my_regfile|register[11].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \my_regfile|register[27].reg_i|reg32[29].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[27].reg_i|reg32[29].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[29].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].reg_i|reg32[29].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \my_regfile|register[27].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~54 (
// Equation(s):
// \my_regfile|data_readRegB[29]~54_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[27].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~54 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N17
dffeas \my_regfile|register[9].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \my_regfile|register[25].reg_i|reg32[29].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[25].reg_i|reg32[29].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [29]),
	.cin(gnd),
	.combout(\my_regfile|register[25].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[29].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].reg_i|reg32[29].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N5
dffeas \my_regfile|register[25].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~52 (
// Equation(s):
// \my_regfile|data_readRegB[29]~52_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~52 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[29].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[29].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [29]),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[29].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[29].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N27
dffeas \my_regfile|register[26].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N11
dffeas \my_regfile|register[10].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~53 (
// Equation(s):
// \my_regfile|data_readRegB[29]~53_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[29].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[29].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~53 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \my_regfile|register[12].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \my_regfile|register[28].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~55 (
// Equation(s):
// \my_regfile|data_readRegB[29]~55_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.datab(\my_regfile|register[12].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|register[28].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~55 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~56 (
// Equation(s):
// \my_regfile|data_readRegB[29]~56_combout  = (\my_regfile|data_readRegB[29]~54_combout ) # ((\my_regfile|data_readRegB[29]~52_combout ) # ((\my_regfile|data_readRegB[29]~53_combout ) # (\my_regfile|data_readRegB[29]~55_combout )))

	.dataa(\my_regfile|data_readRegB[29]~54_combout ),
	.datab(\my_regfile|data_readRegB[29]~52_combout ),
	.datac(\my_regfile|data_readRegB[29]~53_combout ),
	.datad(\my_regfile|data_readRegB[29]~55_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~56 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N5
dffeas \my_regfile|register[13].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \my_regfile|register[29].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~57 (
// Equation(s):
// \my_regfile|data_readRegB[29]~57_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|register[13].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_regfile|register[29].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~57 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N13
dffeas \my_regfile|register[16].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N19
dffeas \my_regfile|register[15].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~59 (
// Equation(s):
// \my_regfile|data_readRegB[29]~59_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datad(\my_regfile|register[31].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~59 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~60 (
// Equation(s):
// \my_regfile|data_readRegB[29]~60_combout  = (\my_regfile|data_readRegB[29]~59_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[29].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[29]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~60 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~61 (
// Equation(s):
// \my_regfile|data_readRegB[29]~61_combout  = (\my_regfile|data_readRegB[29]~58_combout ) # ((\my_regfile|data_readRegB[29]~56_combout ) # ((\my_regfile|data_readRegB[29]~57_combout ) # (\my_regfile|data_readRegB[29]~60_combout )))

	.dataa(\my_regfile|data_readRegB[29]~58_combout ),
	.datab(\my_regfile|data_readRegB[29]~56_combout ),
	.datac(\my_regfile|data_readRegB[29]~57_combout ),
	.datad(\my_regfile|data_readRegB[29]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~61 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N17
dffeas \my_regfile|register[22].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N18
cycloneive_lcell_comb \my_regfile|register[6].reg_i|reg32[29].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[6].reg_i|reg32[29].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [29]),
	.cin(gnd),
	.combout(\my_regfile|register[6].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[29].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].reg_i|reg32[29].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N19
dffeas \my_regfile|register[6].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].reg_i|reg32[29].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~48 (
// Equation(s):
// \my_regfile|data_readRegB[29]~48_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[29].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[29].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|register[6].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~48 .lut_mask = 16'hA280;
defparam \my_regfile|data_readRegB[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N13
dffeas \my_regfile|register[21].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N5
dffeas \my_regfile|register[5].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~47 (
// Equation(s):
// \my_regfile|data_readRegB[29]~47_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[29].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[29].dffe_i|q~q )))))

	.dataa(\my_regfile|register[21].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~47 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N27
dffeas \my_regfile|register[7].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y45_N15
dffeas \my_regfile|register[23].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~49 (
// Equation(s):
// \my_regfile|data_readRegB[29]~49_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~49 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N13
dffeas \my_regfile|register[8].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y45_N17
dffeas \my_regfile|register[24].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~50 (
// Equation(s):
// \my_regfile|data_readRegB[29]~50_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[29].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~50 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~51 (
// Equation(s):
// \my_regfile|data_readRegB[29]~51_combout  = (\my_regfile|data_readRegB[29]~48_combout ) # ((\my_regfile|data_readRegB[29]~47_combout ) # ((\my_regfile|data_readRegB[29]~49_combout ) # (\my_regfile|data_readRegB[29]~50_combout )))

	.dataa(\my_regfile|data_readRegB[29]~48_combout ),
	.datab(\my_regfile|data_readRegB[29]~47_combout ),
	.datac(\my_regfile|data_readRegB[29]~49_combout ),
	.datad(\my_regfile|data_readRegB[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~51 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~62 (
// Equation(s):
// \my_regfile|data_readRegB[29]~62_combout  = (\my_regfile|data_readRegB[29]~46_combout ) # ((\my_regfile|data_readRegB[29]~61_combout ) # (\my_regfile|data_readRegB[29]~51_combout ))

	.dataa(\my_regfile|data_readRegB[29]~46_combout ),
	.datab(\my_regfile|data_readRegB[29]~61_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[29]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~62 .lut_mask = 16'hFFEE;
defparam \my_regfile|data_readRegB[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \my_processor|realInputB[29]~2 (
// Equation(s):
// \my_processor|realInputB[29]~2_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[29]~62_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[29]~62_combout ),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[29]~2 .lut_mask = 16'hAAF0;
defparam \my_processor|realInputB[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N27
dffeas \my_regfile|register[1].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N5
dffeas \my_regfile|register[17].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~63 (
// Equation(s):
// \my_regfile|data_readRegB[28]~63_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[17].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~63 .lut_mask = 16'hC808;
defparam \my_regfile|data_readRegB[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N15
dffeas \my_regfile|register[3].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N27
dffeas \my_regfile|register[19].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~65 (
// Equation(s):
// \my_regfile|data_readRegB[28]~65_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[19].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~65 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N18
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N19
dffeas \my_regfile|register[18].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~64 (
// Equation(s):
// \my_regfile|data_readRegB[28]~64_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[18].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~64 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N3
dffeas \my_regfile|register[20].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N21
dffeas \my_regfile|register[4].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~66 (
// Equation(s):
// \my_regfile|data_readRegB[28]~66_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[28].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[28].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|register[4].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~66 .lut_mask = 16'hA0C0;
defparam \my_regfile|data_readRegB[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~67 (
// Equation(s):
// \my_regfile|data_readRegB[28]~67_combout  = (\my_regfile|data_readRegB[28]~63_combout ) # ((\my_regfile|data_readRegB[28]~65_combout ) # ((\my_regfile|data_readRegB[28]~64_combout ) # (\my_regfile|data_readRegB[28]~66_combout )))

	.dataa(\my_regfile|data_readRegB[28]~63_combout ),
	.datab(\my_regfile|data_readRegB[28]~65_combout ),
	.datac(\my_regfile|data_readRegB[28]~64_combout ),
	.datad(\my_regfile|data_readRegB[28]~66_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~67 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \my_regfile|register[29].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg [28]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \my_regfile|register[13].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~78 (
// Equation(s):
// \my_regfile|data_readRegB[28]~78_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[28].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[28].dffe_i|q~q )))))

	.dataa(\my_regfile|register[29].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datad(\my_regfile|register[13].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~78 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \my_regfile|register[30].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N27
dffeas \my_regfile|register[14].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~79 (
// Equation(s):
// \my_regfile|data_readRegB[28]~79_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[28].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[28].dffe_i|q~q )))))

	.dataa(\my_regfile|register[30].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~79 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \my_regfile|register[16].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[16].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [28]),
	.cin(gnd),
	.combout(\my_regfile|register[16].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[16].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N1
dffeas \my_regfile|register[16].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneive_lcell_comb \my_regfile|register[15].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[15].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [28]),
	.cin(gnd),
	.combout(\my_regfile|register[15].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[15].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N23
dffeas \my_regfile|register[15].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N15
dffeas \my_regfile|register[31].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~80 (
// Equation(s):
// \my_regfile|data_readRegB[28]~80_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|register[15].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[31].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~80 .lut_mask = 16'hC808;
defparam \my_regfile|data_readRegB[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~81 (
// Equation(s):
// \my_regfile|data_readRegB[28]~81_combout  = (\my_regfile|data_readRegB[28]~80_combout ) # ((\my_regfile|readB_decode|WideAnd0~46_combout  & (\my_regfile|register[16].reg_i|reg32[28].dffe_i|q~q  & \my_processor|ctrl_readRegB[4]~0_combout )))

	.dataa(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|data_readRegB[28]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~81 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N9
dffeas \my_regfile|register[10].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N20
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N21
dffeas \my_regfile|register[26].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~74 (
// Equation(s):
// \my_regfile|data_readRegB[28]~74_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~74 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N23
dffeas \my_regfile|register[9].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \my_regfile|register[25].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[25].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [28]),
	.cin(gnd),
	.combout(\my_regfile|register[25].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \my_regfile|register[25].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~73 (
// Equation(s):
// \my_regfile|data_readRegB[28]~73_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[25].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~73 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [28]),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \my_regfile|register[11].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \my_regfile|register[27].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[27].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [28]),
	.cin(gnd),
	.combout(\my_regfile|register[27].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N23
dffeas \my_regfile|register[27].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~75 (
// Equation(s):
// \my_regfile|data_readRegB[28]~75_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~75 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \my_regfile|register[12].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \my_regfile|register[28].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~76 (
// Equation(s):
// \my_regfile|data_readRegB[28]~76_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[28].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~76 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~77 (
// Equation(s):
// \my_regfile|data_readRegB[28]~77_combout  = (\my_regfile|data_readRegB[28]~74_combout ) # ((\my_regfile|data_readRegB[28]~73_combout ) # ((\my_regfile|data_readRegB[28]~75_combout ) # (\my_regfile|data_readRegB[28]~76_combout )))

	.dataa(\my_regfile|data_readRegB[28]~74_combout ),
	.datab(\my_regfile|data_readRegB[28]~73_combout ),
	.datac(\my_regfile|data_readRegB[28]~75_combout ),
	.datad(\my_regfile|data_readRegB[28]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~77 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~82 (
// Equation(s):
// \my_regfile|data_readRegB[28]~82_combout  = (\my_regfile|data_readRegB[28]~78_combout ) # ((\my_regfile|data_readRegB[28]~79_combout ) # ((\my_regfile|data_readRegB[28]~81_combout ) # (\my_regfile|data_readRegB[28]~77_combout )))

	.dataa(\my_regfile|data_readRegB[28]~78_combout ),
	.datab(\my_regfile|data_readRegB[28]~79_combout ),
	.datac(\my_regfile|data_readRegB[28]~81_combout ),
	.datad(\my_regfile|data_readRegB[28]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~82 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N11
dffeas \my_regfile|register[6].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N0
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N1
dffeas \my_regfile|register[22].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~69 (
// Equation(s):
// \my_regfile|data_readRegB[28]~69_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[28].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~69 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N19
dffeas \my_regfile|register[21].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N21
dffeas \my_regfile|register[5].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~68 (
// Equation(s):
// \my_regfile|data_readRegB[28]~68_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[28].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[28].dffe_i|q~q )))))

	.dataa(\my_regfile|register[21].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|register[5].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~68 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N13
dffeas \my_regfile|register[24].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N0
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [28]),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N1
dffeas \my_regfile|register[8].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~71 (
// Equation(s):
// \my_regfile|data_readRegB[28]~71_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[28].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[28].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datac(\my_regfile|register[24].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~71 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N23
dffeas \my_regfile|register[23].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N11
dffeas \my_regfile|register[7].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~70 (
// Equation(s):
// \my_regfile|data_readRegB[28]~70_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[28].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[28].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[23].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~70 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~72 (
// Equation(s):
// \my_regfile|data_readRegB[28]~72_combout  = (\my_regfile|data_readRegB[28]~69_combout ) # ((\my_regfile|data_readRegB[28]~68_combout ) # ((\my_regfile|data_readRegB[28]~71_combout ) # (\my_regfile|data_readRegB[28]~70_combout )))

	.dataa(\my_regfile|data_readRegB[28]~69_combout ),
	.datab(\my_regfile|data_readRegB[28]~68_combout ),
	.datac(\my_regfile|data_readRegB[28]~71_combout ),
	.datad(\my_regfile|data_readRegB[28]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~72 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~83 (
// Equation(s):
// \my_regfile|data_readRegB[28]~83_combout  = (\my_regfile|data_readRegB[28]~67_combout ) # ((\my_regfile|data_readRegB[28]~82_combout ) # (\my_regfile|data_readRegB[28]~72_combout ))

	.dataa(\my_regfile|data_readRegB[28]~67_combout ),
	.datab(\my_regfile|data_readRegB[28]~82_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[28]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~83 .lut_mask = 16'hFFEE;
defparam \my_regfile|data_readRegB[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneive_lcell_comb \my_processor|realInputB[28]~3 (
// Equation(s):
// \my_processor|realInputB[28]~3_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[28]~83_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[28]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[28]~3 .lut_mask = 16'hF5A0;
defparam \my_processor|realInputB[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N10
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[27].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[27].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[27]~188_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[27].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].reg_i|reg32[27].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N11
dffeas \my_regfile|register[18].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N5
dffeas \my_regfile|register[2].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~85 (
// Equation(s):
// \my_regfile|data_readRegB[27]~85_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[27].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[27].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~85 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N21
dffeas \my_regfile|register[17].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N1
dffeas \my_regfile|register[1].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~84 (
// Equation(s):
// \my_regfile|data_readRegB[27]~84_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[27].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[27].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|register[1].reg_i|reg32[27].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~84 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N1
dffeas \my_regfile|register[19].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N5
dffeas \my_regfile|register[3].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~86 (
// Equation(s):
// \my_regfile|data_readRegB[27]~86_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[27].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[27].dffe_i|q~q )))))

	.dataa(\my_regfile|register[19].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~86 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[27].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[27].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[27]~188_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~188_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[27].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[27].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N7
dffeas \my_regfile|register[20].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N3
dffeas \my_regfile|register[4].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~87 (
// Equation(s):
// \my_regfile|data_readRegB[27]~87_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[27].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[27].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~87 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~88 (
// Equation(s):
// \my_regfile|data_readRegB[27]~88_combout  = (\my_regfile|data_readRegB[27]~85_combout ) # ((\my_regfile|data_readRegB[27]~84_combout ) # ((\my_regfile|data_readRegB[27]~86_combout ) # (\my_regfile|data_readRegB[27]~87_combout )))

	.dataa(\my_regfile|data_readRegB[27]~85_combout ),
	.datab(\my_regfile|data_readRegB[27]~84_combout ),
	.datac(\my_regfile|data_readRegB[27]~86_combout ),
	.datad(\my_regfile|data_readRegB[27]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~88 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N16
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[27].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[27].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[27]~188_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[27].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[27].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N17
dffeas \my_regfile|register[8].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N28
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[27].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[27].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[27]~188_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[27].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[27].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N29
dffeas \my_regfile|register[24].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~92 (
// Equation(s):
// \my_regfile|data_readRegB[27]~92_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[27].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[24].reg_i|reg32[27].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~92 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N27
dffeas \my_regfile|register[21].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N14
cycloneive_lcell_comb \my_regfile|register[5].reg_i|reg32[27].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[5].reg_i|reg32[27].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[27]~188_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~188_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[27].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].reg_i|reg32[27].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N15
dffeas \my_regfile|register[5].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~89 (
// Equation(s):
// \my_regfile|data_readRegB[27]~89_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[27].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[27].dffe_i|q~q )))))

	.dataa(\my_regfile|register[21].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~89 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N30
cycloneive_lcell_comb \my_regfile|register[6].reg_i|reg32[27].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[6].reg_i|reg32[27].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[27]~188_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[27].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].reg_i|reg32[27].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N31
dffeas \my_regfile|register[6].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N5
dffeas \my_regfile|register[22].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~90 (
// Equation(s):
// \my_regfile|data_readRegB[27]~90_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[27].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_regfile|register[6].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~90 .lut_mask = 16'hC088;
defparam \my_regfile|data_readRegB[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N16
cycloneive_lcell_comb \my_regfile|register[7].reg_i|reg32[27].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[7].reg_i|reg32[27].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[27]~188_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[7].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[27].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[7].reg_i|reg32[27].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N17
dffeas \my_regfile|register[7].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].reg_i|reg32[27].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N9
dffeas \my_regfile|register[23].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~91 (
// Equation(s):
// \my_regfile|data_readRegB[27]~91_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[27].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~91 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~93 (
// Equation(s):
// \my_regfile|data_readRegB[27]~93_combout  = (\my_regfile|data_readRegB[27]~92_combout ) # ((\my_regfile|data_readRegB[27]~89_combout ) # ((\my_regfile|data_readRegB[27]~90_combout ) # (\my_regfile|data_readRegB[27]~91_combout )))

	.dataa(\my_regfile|data_readRegB[27]~92_combout ),
	.datab(\my_regfile|data_readRegB[27]~89_combout ),
	.datac(\my_regfile|data_readRegB[27]~90_combout ),
	.datad(\my_regfile|data_readRegB[27]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~93 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N9
dffeas \my_regfile|register[16].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \my_regfile|register[15].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N9
dffeas \my_regfile|register[31].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~101 (
// Equation(s):
// \my_regfile|data_readRegB[27]~101_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[27].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datad(\my_regfile|register[31].reg_i|reg32[27].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~101 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~102 (
// Equation(s):
// \my_regfile|data_readRegB[27]~102_combout  = (\my_regfile|data_readRegB[27]~101_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[27].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[27]~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~102 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \my_regfile|register[30].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N31
dffeas \my_regfile|register[14].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~100 (
// Equation(s):
// \my_regfile|data_readRegB[27]~100_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[27].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[27].dffe_i|q~q )))))

	.dataa(\my_regfile|register[30].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~100 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N13
dffeas \my_regfile|register[9].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N7
dffeas \my_regfile|register[25].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~94 (
// Equation(s):
// \my_regfile|data_readRegB[27]~94_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[27].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~94 .lut_mask = 16'hC088;
defparam \my_regfile|data_readRegB[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \my_regfile|register[26].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~95 (
// Equation(s):
// \my_regfile|data_readRegB[27]~95_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[27].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[27].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~95 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \my_regfile|register[12].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \my_regfile|register[28].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~97 (
// Equation(s):
// \my_regfile|data_readRegB[27]~97_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[27].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.datab(\my_regfile|register[12].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|register[28].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~97 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N21
dffeas \my_regfile|register[11].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N1
dffeas \my_regfile|register[27].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~96 (
// Equation(s):
// \my_regfile|data_readRegB[27]~96_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[27].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_regfile|register[11].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~96 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~98 (
// Equation(s):
// \my_regfile|data_readRegB[27]~98_combout  = (\my_regfile|data_readRegB[27]~94_combout ) # ((\my_regfile|data_readRegB[27]~95_combout ) # ((\my_regfile|data_readRegB[27]~97_combout ) # (\my_regfile|data_readRegB[27]~96_combout )))

	.dataa(\my_regfile|data_readRegB[27]~94_combout ),
	.datab(\my_regfile|data_readRegB[27]~95_combout ),
	.datac(\my_regfile|data_readRegB[27]~97_combout ),
	.datad(\my_regfile|data_readRegB[27]~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~98 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N1
dffeas \my_regfile|register[13].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N31
dffeas \my_regfile|register[29].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~99 (
// Equation(s):
// \my_regfile|data_readRegB[27]~99_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[27].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[13].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datad(\my_regfile|register[29].reg_i|reg32[27].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~99 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~103 (
// Equation(s):
// \my_regfile|data_readRegB[27]~103_combout  = (\my_regfile|data_readRegB[27]~102_combout ) # ((\my_regfile|data_readRegB[27]~100_combout ) # ((\my_regfile|data_readRegB[27]~98_combout ) # (\my_regfile|data_readRegB[27]~99_combout )))

	.dataa(\my_regfile|data_readRegB[27]~102_combout ),
	.datab(\my_regfile|data_readRegB[27]~100_combout ),
	.datac(\my_regfile|data_readRegB[27]~98_combout ),
	.datad(\my_regfile|data_readRegB[27]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~103 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~104 (
// Equation(s):
// \my_regfile|data_readRegB[27]~104_combout  = (\my_regfile|data_readRegB[27]~88_combout ) # ((\my_regfile|data_readRegB[27]~93_combout ) # (\my_regfile|data_readRegB[27]~103_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[27]~88_combout ),
	.datac(\my_regfile|data_readRegB[27]~93_combout ),
	.datad(\my_regfile|data_readRegB[27]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~104 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd5~0 (
// Equation(s):
// \my_processor|mydecoder|WideAnd5~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd5~0 .lut_mask = 16'h0004;
defparam \my_processor|mydecoder|WideAnd5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N26
cycloneive_lcell_comb \my_processor|my_alu|Equal0~2 (
// Equation(s):
// \my_processor|my_alu|Equal0~2_combout  = (\my_processor|realInputB[5]~26_combout  & (\my_regfile|data_readRegA[5]~566_combout  & (\my_regfile|data_readRegA[4]~587_combout  $ (!\my_processor|realInputB[4]~27_combout )))) # 
// (!\my_processor|realInputB[5]~26_combout  & (!\my_regfile|data_readRegA[5]~566_combout  & (\my_regfile|data_readRegA[4]~587_combout  $ (!\my_processor|realInputB[4]~27_combout ))))

	.dataa(\my_processor|realInputB[5]~26_combout ),
	.datab(\my_regfile|data_readRegA[4]~587_combout ),
	.datac(\my_regfile|data_readRegA[5]~566_combout ),
	.datad(\my_processor|realInputB[4]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~2 .lut_mask = 16'h8421;
defparam \my_processor|my_alu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N16
cycloneive_lcell_comb \my_processor|my_alu|Equal0~1 (
// Equation(s):
// \my_processor|my_alu|Equal0~1_combout  = (\my_regfile|data_readRegA[3]~608_combout  & (\my_processor|realInputB[3]~28_combout  & (\my_processor|realInputB[2]~29_combout  $ (!\my_regfile|data_readRegA[2]~629_combout )))) # 
// (!\my_regfile|data_readRegA[3]~608_combout  & (!\my_processor|realInputB[3]~28_combout  & (\my_processor|realInputB[2]~29_combout  $ (!\my_regfile|data_readRegA[2]~629_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~608_combout ),
	.datab(\my_processor|realInputB[3]~28_combout ),
	.datac(\my_processor|realInputB[2]~29_combout ),
	.datad(\my_regfile|data_readRegA[2]~629_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~1 .lut_mask = 16'h9009;
defparam \my_processor|my_alu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N4
cycloneive_lcell_comb \my_processor|my_alu|Equal0~3 (
// Equation(s):
// \my_processor|my_alu|Equal0~3_combout  = (\my_regfile|data_readRegA[6]~545_combout  & (\my_processor|realInputB[6]~25_combout  & (\my_processor|realInputB[7]~24_combout  $ (!\my_regfile|data_readRegA[7]~524_combout )))) # 
// (!\my_regfile|data_readRegA[6]~545_combout  & (!\my_processor|realInputB[6]~25_combout  & (\my_processor|realInputB[7]~24_combout  $ (!\my_regfile|data_readRegA[7]~524_combout ))))

	.dataa(\my_regfile|data_readRegA[6]~545_combout ),
	.datab(\my_processor|realInputB[7]~24_combout ),
	.datac(\my_regfile|data_readRegA[7]~524_combout ),
	.datad(\my_processor|realInputB[6]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~3 .lut_mask = 16'h8241;
defparam \my_processor|my_alu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneive_lcell_comb \my_processor|my_alu|Equal0~0 (
// Equation(s):
// \my_processor|my_alu|Equal0~0_combout  = (\my_processor|realInputB[1]~30_combout  & (\my_regfile|data_readRegA[1]~650_combout  & (\my_processor|realInputB[0]~32_combout  $ (!\my_regfile|data_readRegA[0]~671_combout )))) # 
// (!\my_processor|realInputB[1]~30_combout  & (!\my_regfile|data_readRegA[1]~650_combout  & (\my_processor|realInputB[0]~32_combout  $ (!\my_regfile|data_readRegA[0]~671_combout ))))

	.dataa(\my_processor|realInputB[1]~30_combout ),
	.datab(\my_regfile|data_readRegA[1]~650_combout ),
	.datac(\my_processor|realInputB[0]~32_combout ),
	.datad(\my_regfile|data_readRegA[0]~671_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~0 .lut_mask = 16'h9009;
defparam \my_processor|my_alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N2
cycloneive_lcell_comb \my_processor|my_alu|Equal0~4 (
// Equation(s):
// \my_processor|my_alu|Equal0~4_combout  = (\my_processor|my_alu|Equal0~2_combout  & (\my_processor|my_alu|Equal0~1_combout  & (\my_processor|my_alu|Equal0~3_combout  & \my_processor|my_alu|Equal0~0_combout )))

	.dataa(\my_processor|my_alu|Equal0~2_combout ),
	.datab(\my_processor|my_alu|Equal0~1_combout ),
	.datac(\my_processor|my_alu|Equal0~3_combout ),
	.datad(\my_processor|my_alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~4 .lut_mask = 16'h8000;
defparam \my_processor|my_alu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N9
dffeas \my_regfile|register[4].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~150 (
// Equation(s):
// \my_regfile|data_readRegB[24]~150_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~150 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[24]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N7
dffeas \my_regfile|register[17].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N31
dffeas \my_regfile|register[1].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~147 (
// Equation(s):
// \my_regfile|data_readRegB[24]~147_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_regfile|register[17].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|register[1].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~147 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N13
dffeas \my_regfile|register[2].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~215_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N9
dffeas \my_regfile|register[18].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~148 (
// Equation(s):
// \my_regfile|data_readRegB[24]~148_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[24].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~148 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N23
dffeas \my_regfile|register[19].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
cycloneive_lcell_comb \my_regfile|register[3].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[3].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[3].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[3].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N3
dffeas \my_regfile|register[3].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~149 (
// Equation(s):
// \my_regfile|data_readRegB[24]~149_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_regfile|register[19].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~149 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~151 (
// Equation(s):
// \my_regfile|data_readRegB[24]~151_combout  = (\my_regfile|data_readRegB[24]~150_combout ) # ((\my_regfile|data_readRegB[24]~147_combout ) # ((\my_regfile|data_readRegB[24]~148_combout ) # (\my_regfile|data_readRegB[24]~149_combout )))

	.dataa(\my_regfile|data_readRegB[24]~150_combout ),
	.datab(\my_regfile|data_readRegB[24]~147_combout ),
	.datac(\my_regfile|data_readRegB[24]~148_combout ),
	.datad(\my_regfile|data_readRegB[24]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~151 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[24]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \my_regfile|register[13].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N23
dffeas \my_regfile|register[29].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[24]~215_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~162 (
// Equation(s):
// \my_regfile|data_readRegB[24]~162_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[24].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~162 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \my_regfile|register[30].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \my_regfile|register[14].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~163 (
// Equation(s):
// \my_regfile|data_readRegB[24]~163_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|register[14].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~163 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N11
dffeas \my_regfile|register[28].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N1
dffeas \my_regfile|register[12].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~160 (
// Equation(s):
// \my_regfile|data_readRegB[24]~160_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~160 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N26
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N27
dffeas \my_regfile|register[26].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N31
dffeas \my_regfile|register[10].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~158 (
// Equation(s):
// \my_regfile|data_readRegB[24]~158_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_regfile|register[26].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~158 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N27
dffeas \my_regfile|register[27].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~215_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[11].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \my_regfile|register[11].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~159 (
// Equation(s):
// \my_regfile|data_readRegB[24]~159_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|register[11].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~159 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N27
dffeas \my_regfile|register[25].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N16
cycloneive_lcell_comb \my_regfile|register[9].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[9].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~215_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[9].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[9].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N17
dffeas \my_regfile|register[9].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~157 (
// Equation(s):
// \my_regfile|data_readRegB[24]~157_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|register[9].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~157 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~161 (
// Equation(s):
// \my_regfile|data_readRegB[24]~161_combout  = (\my_regfile|data_readRegB[24]~160_combout ) # ((\my_regfile|data_readRegB[24]~158_combout ) # ((\my_regfile|data_readRegB[24]~159_combout ) # (\my_regfile|data_readRegB[24]~157_combout )))

	.dataa(\my_regfile|data_readRegB[24]~160_combout ),
	.datab(\my_regfile|data_readRegB[24]~158_combout ),
	.datac(\my_regfile|data_readRegB[24]~159_combout ),
	.datad(\my_regfile|data_readRegB[24]~157_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~161 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N3
dffeas \my_regfile|register[16].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N7
dffeas \my_regfile|register[31].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N29
dffeas \my_regfile|register[15].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~164 (
// Equation(s):
// \my_regfile|data_readRegB[24]~164_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~164 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~165 (
// Equation(s):
// \my_regfile|data_readRegB[24]~165_combout  = (\my_regfile|data_readRegB[24]~164_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datad(\my_regfile|data_readRegB[24]~164_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~165 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~166 (
// Equation(s):
// \my_regfile|data_readRegB[24]~166_combout  = (\my_regfile|data_readRegB[24]~162_combout ) # ((\my_regfile|data_readRegB[24]~163_combout ) # ((\my_regfile|data_readRegB[24]~161_combout ) # (\my_regfile|data_readRegB[24]~165_combout )))

	.dataa(\my_regfile|data_readRegB[24]~162_combout ),
	.datab(\my_regfile|data_readRegB[24]~163_combout ),
	.datac(\my_regfile|data_readRegB[24]~161_combout ),
	.datad(\my_regfile|data_readRegB[24]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~166 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N26
cycloneive_lcell_comb \my_regfile|register[7].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[7].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~215_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[7].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[7].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N27
dffeas \my_regfile|register[7].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N25
dffeas \my_regfile|register[23].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~154 (
// Equation(s):
// \my_regfile|data_readRegB[24]~154_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[24].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_regfile|register[23].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~154 .lut_mask = 16'hE020;
defparam \my_regfile|data_readRegB[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N25
dffeas \my_regfile|register[6].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~215_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N13
dffeas \my_regfile|register[22].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~153 (
// Equation(s):
// \my_regfile|data_readRegB[24]~153_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[24].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datad(\my_regfile|register[22].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~153 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N30
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~215_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N31
dffeas \my_regfile|register[24].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N5
dffeas \my_regfile|register[8].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~155 (
// Equation(s):
// \my_regfile|data_readRegB[24]~155_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[24].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[24].dffe_i|q~q )))))

	.dataa(\my_regfile|register[24].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~155 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N22
cycloneive_lcell_comb \my_regfile|register[5].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[5].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N23
dffeas \my_regfile|register[5].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N3
dffeas \my_regfile|register[21].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~152 (
// Equation(s):
// \my_regfile|data_readRegB[24]~152_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[24].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datad(\my_regfile|register[21].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~152 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~156 (
// Equation(s):
// \my_regfile|data_readRegB[24]~156_combout  = (\my_regfile|data_readRegB[24]~154_combout ) # ((\my_regfile|data_readRegB[24]~153_combout ) # ((\my_regfile|data_readRegB[24]~155_combout ) # (\my_regfile|data_readRegB[24]~152_combout )))

	.dataa(\my_regfile|data_readRegB[24]~154_combout ),
	.datab(\my_regfile|data_readRegB[24]~153_combout ),
	.datac(\my_regfile|data_readRegB[24]~155_combout ),
	.datad(\my_regfile|data_readRegB[24]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~156 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~167 (
// Equation(s):
// \my_regfile|data_readRegB[24]~167_combout  = (\my_regfile|data_readRegB[24]~151_combout ) # ((\my_regfile|data_readRegB[24]~166_combout ) # (\my_regfile|data_readRegB[24]~156_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[24]~151_combout ),
	.datac(\my_regfile|data_readRegB[24]~166_combout ),
	.datad(\my_regfile|data_readRegB[24]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~167 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N10
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N11
dffeas \my_regfile|register[8].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N20
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N21
dffeas \my_regfile|register[24].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~470 (
// Equation(s):
// \my_regfile|data_readRegB[9]~470_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[9].dffe_i|q~q ),
	.datab(\my_regfile|register[24].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~470 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[9]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N15
dffeas \my_regfile|register[23].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N19
dffeas \my_regfile|register[7].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~469 (
// Equation(s):
// \my_regfile|data_readRegB[9]~469_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[9].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[9].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[23].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~469 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[9]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N13
dffeas \my_regfile|register[6].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N31
dffeas \my_regfile|register[22].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~468 (
// Equation(s):
// \my_regfile|data_readRegB[9]~468_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|register[6].reg_i|reg32[9].dffe_i|q~q ),
	.datab(\my_regfile|register[22].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~468 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[9]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N12
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N13
dffeas \my_regfile|register[21].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~467 (
// Equation(s):
// \my_regfile|data_readRegB[9]~467_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[21].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~467 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[9]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~471 (
// Equation(s):
// \my_regfile|data_readRegB[9]~471_combout  = (\my_regfile|data_readRegB[9]~470_combout ) # ((\my_regfile|data_readRegB[9]~469_combout ) # ((\my_regfile|data_readRegB[9]~468_combout ) # (\my_regfile|data_readRegB[9]~467_combout )))

	.dataa(\my_regfile|data_readRegB[9]~470_combout ),
	.datab(\my_regfile|data_readRegB[9]~469_combout ),
	.datac(\my_regfile|data_readRegB[9]~468_combout ),
	.datad(\my_regfile|data_readRegB[9]~467_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~471 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N1
dffeas \my_regfile|register[18].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N25
dffeas \my_regfile|register[2].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~463 (
// Equation(s):
// \my_regfile|data_readRegB[9]~463_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[9].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[9].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~463 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[9]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N23
dffeas \my_regfile|register[1].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N19
dffeas \my_regfile|register[17].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~462 (
// Equation(s):
// \my_regfile|data_readRegB[9]~462_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[9].dffe_i|q~q ),
	.datab(\my_regfile|register[17].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~462 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[9]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N25
dffeas \my_regfile|register[19].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N9
dffeas \my_regfile|register[3].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~464 (
// Equation(s):
// \my_regfile|data_readRegB[9]~464_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[9].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[9].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[3].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~464 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[9]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \my_regfile|register[20].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N1
dffeas \my_regfile|register[4].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~465 (
// Equation(s):
// \my_regfile|data_readRegB[9]~465_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[9].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[9].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[9].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~465 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[9]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~466 (
// Equation(s):
// \my_regfile|data_readRegB[9]~466_combout  = (\my_regfile|data_readRegB[9]~463_combout ) # ((\my_regfile|data_readRegB[9]~462_combout ) # ((\my_regfile|data_readRegB[9]~464_combout ) # (\my_regfile|data_readRegB[9]~465_combout )))

	.dataa(\my_regfile|data_readRegB[9]~463_combout ),
	.datab(\my_regfile|data_readRegB[9]~462_combout ),
	.datac(\my_regfile|data_readRegB[9]~464_combout ),
	.datad(\my_regfile|data_readRegB[9]~465_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~466 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[9]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \my_regfile|register[30].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N11
dffeas \my_regfile|register[14].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~478 (
// Equation(s):
// \my_regfile|data_readRegB[9]~478_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[9].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[9].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[14].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~478 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N1
dffeas \my_regfile|register[16].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N15
dffeas \my_regfile|register[15].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N28
cycloneive_lcell_comb \my_regfile|register[31].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[31].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y46_N29
dffeas \my_regfile|register[31].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~479 (
// Equation(s):
// \my_regfile|data_readRegB[9]~479_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[31].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~479 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~480 (
// Equation(s):
// \my_regfile|data_readRegB[9]~480_combout  = (\my_regfile|data_readRegB[9]~479_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[9].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[9]~479_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~480 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N29
dffeas \my_regfile|register[13].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \my_regfile|register[29].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[9]~213_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~477 (
// Equation(s):
// \my_regfile|data_readRegB[9]~477_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~477 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N1
dffeas \my_regfile|register[11].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \my_regfile|register[27].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~474 (
// Equation(s):
// \my_regfile|data_readRegB[9]~474_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~474 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \my_regfile|register[10].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \my_regfile|register[26].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~473 (
// Equation(s):
// \my_regfile|data_readRegB[9]~473_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[9].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[26].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~473 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N15
dffeas \my_regfile|register[9].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N20
cycloneive_lcell_comb \my_regfile|register[25].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[25].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y46_N21
dffeas \my_regfile|register[25].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~472 (
// Equation(s):
// \my_regfile|data_readRegB[9]~472_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[9].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[25].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~472 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \my_regfile|register[28].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[9].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[9].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[9]~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[9].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[9].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N15
dffeas \my_regfile|register[12].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[9].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~475 (
// Equation(s):
// \my_regfile|data_readRegB[9]~475_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[9].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[9].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~475 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~476 (
// Equation(s):
// \my_regfile|data_readRegB[9]~476_combout  = (\my_regfile|data_readRegB[9]~474_combout ) # ((\my_regfile|data_readRegB[9]~473_combout ) # ((\my_regfile|data_readRegB[9]~472_combout ) # (\my_regfile|data_readRegB[9]~475_combout )))

	.dataa(\my_regfile|data_readRegB[9]~474_combout ),
	.datab(\my_regfile|data_readRegB[9]~473_combout ),
	.datac(\my_regfile|data_readRegB[9]~472_combout ),
	.datad(\my_regfile|data_readRegB[9]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~476 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~481 (
// Equation(s):
// \my_regfile|data_readRegB[9]~481_combout  = (\my_regfile|data_readRegB[9]~478_combout ) # ((\my_regfile|data_readRegB[9]~480_combout ) # ((\my_regfile|data_readRegB[9]~477_combout ) # (\my_regfile|data_readRegB[9]~476_combout )))

	.dataa(\my_regfile|data_readRegB[9]~478_combout ),
	.datab(\my_regfile|data_readRegB[9]~480_combout ),
	.datac(\my_regfile|data_readRegB[9]~477_combout ),
	.datad(\my_regfile|data_readRegB[9]~476_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~481 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~482 (
// Equation(s):
// \my_regfile|data_readRegB[9]~482_combout  = (\my_regfile|data_readRegB[9]~471_combout ) # ((\my_regfile|data_readRegB[9]~466_combout ) # (\my_regfile|data_readRegB[9]~481_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[9]~471_combout ),
	.datac(\my_regfile|data_readRegB[9]~466_combout ),
	.datad(\my_regfile|data_readRegB[9]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~482 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N12
cycloneive_lcell_comb \my_processor|realInputB[9]~22 (
// Equation(s):
// \my_processor|realInputB[9]~22_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[9]~482_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr1~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_regfile|data_readRegB[9]~482_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[9]~22 .lut_mask = 16'hF3C0;
defparam \my_processor|realInputB[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
cycloneive_lcell_comb \my_processor|my_alu|Add0~18 (
// Equation(s):
// \my_processor|my_alu|Add0~18_combout  = (\my_processor|realInputB[9]~22_combout  & ((\my_regfile|data_readRegA[9]~482_combout  & (\my_processor|my_alu|Add0~17  & VCC)) # (!\my_regfile|data_readRegA[9]~482_combout  & (!\my_processor|my_alu|Add0~17 )))) # 
// (!\my_processor|realInputB[9]~22_combout  & ((\my_regfile|data_readRegA[9]~482_combout  & (!\my_processor|my_alu|Add0~17 )) # (!\my_regfile|data_readRegA[9]~482_combout  & ((\my_processor|my_alu|Add0~17 ) # (GND)))))
// \my_processor|my_alu|Add0~19  = CARRY((\my_processor|realInputB[9]~22_combout  & (!\my_regfile|data_readRegA[9]~482_combout  & !\my_processor|my_alu|Add0~17 )) # (!\my_processor|realInputB[9]~22_combout  & ((!\my_processor|my_alu|Add0~17 ) # 
// (!\my_regfile|data_readRegA[9]~482_combout ))))

	.dataa(\my_processor|realInputB[9]~22_combout ),
	.datab(\my_regfile|data_readRegA[9]~482_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~17 ),
	.combout(\my_processor|my_alu|Add0~18_combout ),
	.cout(\my_processor|my_alu|Add0~19 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector31~4 (
// Equation(s):
// \my_processor|my_alu|Selector31~4_combout  = (((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|mydecoder|WideAnd0~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [2])) # 
// (!\my_processor|mydecoder|WideAnd0~4_combout )

	.dataa(\my_processor|mydecoder|WideAnd0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|mydecoder|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~4 .lut_mask = 16'hF7FF;
defparam \my_processor|my_alu|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
cycloneive_lcell_comb \my_processor|data_writeReg[16]~84 (
// Equation(s):
// \my_processor|data_writeReg[16]~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~84 .lut_mask = 16'hCC00;
defparam \my_processor|data_writeReg[16]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \my_processor|ALUop[0]~8 (
// Equation(s):
// \my_processor|ALUop[0]~8_combout  = (\my_processor|mydecoder|WideAnd0~5_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_imem|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\my_processor|mydecoder|WideAnd0~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|ALUop[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUop[0]~8 .lut_mask = 16'h0200;
defparam \my_processor|ALUop[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneive_lcell_comb \my_processor|data_writeReg[16]~85 (
// Equation(s):
// \my_processor|data_writeReg[16]~85_combout  = (\my_processor|my_alu|Selector31~14_combout  & (((\my_processor|mydecoder|WideAnd3~combout )))) # (!\my_processor|my_alu|Selector31~14_combout  & (\my_processor|data_writeReg[16]~84_combout  & 
// ((\my_processor|ALUop[0]~8_combout ))))

	.dataa(\my_processor|data_writeReg[16]~84_combout ),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_processor|my_alu|Selector31~14_combout ),
	.datad(\my_processor|ALUop[0]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~85 .lut_mask = 16'hCAC0;
defparam \my_processor|data_writeReg[16]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N14
cycloneive_lcell_comb \my_processor|realInputB[11]~20 (
// Equation(s):
// \my_processor|realInputB[11]~20_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[11]~440_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[11]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[11]~20 .lut_mask = 16'hCFC0;
defparam \my_processor|realInputB[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \my_regfile|register[30].reg_i|reg32[10].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[30].reg_i|reg32[10].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[10]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[10].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].reg_i|reg32[10].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N7
dffeas \my_regfile|register[30].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N13
dffeas \my_regfile|register[29].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~459 (
// Equation(s):
// \my_regfile|data_readRegA[10]~459_combout  = (\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~123_combout ) # ((\my_regfile|register[29].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~q  & (((\my_regfile|register[29].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~459 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N5
dffeas \my_regfile|register[31].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~458 (
// Equation(s):
// \my_regfile|data_readRegA[10]~458_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|register[31].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[10].dffe_i|q~q ),
	.datac(gnd),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~458 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N19
dffeas \my_regfile|register[28].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N23
dffeas \my_regfile|register[27].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~457 (
// Equation(s):
// \my_regfile|data_readRegA[10]~457_combout  = (\my_regfile|register[28].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|register[27].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~97_combout 
// )))) # (!\my_regfile|register[28].reg_i|reg32[10].dffe_i|q~q  & (((\my_regfile|register[27].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~97_combout ))))

	.dataa(\my_regfile|register[28].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~457 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[10].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[10].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[10]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[10].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[10].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \my_regfile|register[26].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~456 (
// Equation(s):
// \my_regfile|data_readRegA[10]~456_combout  = (\my_regfile|readA_decode|WideAnd0~122_combout  & ((\my_regfile|register[25].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|register[26].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~121_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~122_combout  & (\my_regfile|register[26].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~456 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~460 (
// Equation(s):
// \my_regfile|data_readRegA[10]~460_combout  = (\my_regfile|data_readRegA[10]~459_combout ) # ((\my_regfile|data_readRegA[10]~458_combout ) # ((\my_regfile|data_readRegA[10]~457_combout ) # (\my_regfile|data_readRegA[10]~456_combout )))

	.dataa(\my_regfile|data_readRegA[10]~459_combout ),
	.datab(\my_regfile|data_readRegA[10]~458_combout ),
	.datac(\my_regfile|data_readRegA[10]~457_combout ),
	.datad(\my_regfile|data_readRegA[10]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~460 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N7
dffeas \my_regfile|register[14].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N17
dffeas \my_regfile|register[13].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~448 (
// Equation(s):
// \my_regfile|data_readRegA[10]~448_combout  = (\my_regfile|register[14].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|readA_decode|WideAnd0~111_combout  & \my_regfile|register[13].reg_i|reg32[10].dffe_i|q~q 
// )))) # (!\my_regfile|register[14].reg_i|reg32[10].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[13].reg_i|reg32[10].dffe_i|q~q )))

	.dataa(\my_regfile|register[14].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~448 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[10]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N26
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[10].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[10].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[10]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[10].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].reg_i|reg32[10].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N27
dffeas \my_regfile|register[12].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N3
dffeas \my_regfile|register[11].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~447 (
// Equation(s):
// \my_regfile|data_readRegA[10]~447_combout  = (\my_regfile|register[12].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[10].dffe_i|q~q 
// )))) # (!\my_regfile|register[12].reg_i|reg32[10].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[10].dffe_i|q~q )))

	.dataa(\my_regfile|register[12].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~447 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[10]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N31
dffeas \my_regfile|register[9].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[10].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[10].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[10]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[10].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].reg_i|reg32[10].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N27
dffeas \my_regfile|register[10].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~446 (
// Equation(s):
// \my_regfile|data_readRegA[10]~446_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~106_combout  & \my_regfile|register[10].reg_i|reg32[10].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[10].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~446 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[10]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N17
dffeas \my_regfile|register[15].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N7
dffeas \my_regfile|register[16].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~449 (
// Equation(s):
// \my_regfile|data_readRegA[10]~449_combout  = (\my_regfile|readA_decode|WideAnd0~112_combout  & ((\my_regfile|register[16].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~113_combout  & \my_regfile|register[15].reg_i|reg32[10].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[15].reg_i|reg32[10].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[16].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~449 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[10]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~450 (
// Equation(s):
// \my_regfile|data_readRegA[10]~450_combout  = (\my_regfile|data_readRegA[10]~448_combout ) # ((\my_regfile|data_readRegA[10]~447_combout ) # ((\my_regfile|data_readRegA[10]~446_combout ) # (\my_regfile|data_readRegA[10]~449_combout )))

	.dataa(\my_regfile|data_readRegA[10]~448_combout ),
	.datab(\my_regfile|data_readRegA[10]~447_combout ),
	.datac(\my_regfile|data_readRegA[10]~446_combout ),
	.datad(\my_regfile|data_readRegA[10]~449_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~450 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N1
dffeas \my_regfile|register[23].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N18
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[10].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[10].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[10]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[10].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[10].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N19
dffeas \my_regfile|register[24].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~454 (
// Equation(s):
// \my_regfile|data_readRegA[10]~454_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[10].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[10].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~454 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[10].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[10].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[10]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[10].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[10].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N7
dffeas \my_regfile|register[18].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N9
dffeas \my_regfile|register[17].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~451 (
// Equation(s):
// \my_regfile|data_readRegA[10]~451_combout  = (\my_regfile|register[18].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|register[17].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout 
// )))) # (!\my_regfile|register[18].reg_i|reg32[10].dffe_i|q~q  & (((\my_regfile|register[17].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout ))))

	.dataa(\my_regfile|register[18].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~451 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[10].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[10].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[10]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[10].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].reg_i|reg32[10].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N19
dffeas \my_regfile|register[21].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N17
dffeas \my_regfile|register[22].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~453 (
// Equation(s):
// \my_regfile|data_readRegA[10]~453_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|register[21].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|register[22].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~453 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[10]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N15
dffeas \my_regfile|register[19].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N18
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[10].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[10].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[10]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[10].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[10].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N19
dffeas \my_regfile|register[20].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[10].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~452 (
// Equation(s):
// \my_regfile|data_readRegA[10]~452_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[10].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~452 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~455 (
// Equation(s):
// \my_regfile|data_readRegA[10]~455_combout  = (\my_regfile|data_readRegA[10]~454_combout ) # ((\my_regfile|data_readRegA[10]~451_combout ) # ((\my_regfile|data_readRegA[10]~453_combout ) # (\my_regfile|data_readRegA[10]~452_combout )))

	.dataa(\my_regfile|data_readRegA[10]~454_combout ),
	.datab(\my_regfile|data_readRegA[10]~451_combout ),
	.datac(\my_regfile|data_readRegA[10]~453_combout ),
	.datad(\my_regfile|data_readRegA[10]~452_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~455 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N9
dffeas \my_regfile|register[8].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N7
dffeas \my_regfile|register[7].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~444 (
// Equation(s):
// \my_regfile|data_readRegA[10]~444_combout  = (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|register[7].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~104_combout  & (((\my_regfile|register[7].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~444 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[10]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N3
dffeas \my_regfile|register[6].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N1
dffeas \my_regfile|register[5].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~443 (
// Equation(s):
// \my_regfile|data_readRegA[10]~443_combout  = (\my_regfile|register[6].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ) # ((\my_regfile|readA_decode|WideAnd0~103_combout  & \my_regfile|register[5].reg_i|reg32[10].dffe_i|q~q 
// )))) # (!\my_regfile|register[6].reg_i|reg32[10].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[5].reg_i|reg32[10].dffe_i|q~q )))

	.dataa(\my_regfile|register[6].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~443 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[10]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N11
dffeas \my_regfile|register[3].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N9
dffeas \my_regfile|register[4].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~442 (
// Equation(s):
// \my_regfile|data_readRegA[10]~442_combout  = (\my_regfile|readA_decode|WideAnd0~101_combout  & ((\my_regfile|register[3].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~100_combout  & \my_regfile|register[4].reg_i|reg32[10].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[4].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~442 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[10]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N9
dffeas \my_regfile|register[2].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N3
dffeas \my_regfile|register[1].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~441 (
// Equation(s):
// \my_regfile|data_readRegA[10]~441_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[10].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[10].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[10].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~441 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[10]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~445 (
// Equation(s):
// \my_regfile|data_readRegA[10]~445_combout  = (\my_regfile|data_readRegA[10]~444_combout ) # ((\my_regfile|data_readRegA[10]~443_combout ) # ((\my_regfile|data_readRegA[10]~442_combout ) # (\my_regfile|data_readRegA[10]~441_combout )))

	.dataa(\my_regfile|data_readRegA[10]~444_combout ),
	.datab(\my_regfile|data_readRegA[10]~443_combout ),
	.datac(\my_regfile|data_readRegA[10]~442_combout ),
	.datad(\my_regfile|data_readRegA[10]~441_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~445 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[10]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~461 (
// Equation(s):
// \my_regfile|data_readRegA[10]~461_combout  = (\my_regfile|data_readRegA[10]~460_combout ) # ((\my_regfile|data_readRegA[10]~450_combout ) # ((\my_regfile|data_readRegA[10]~455_combout ) # (\my_regfile|data_readRegA[10]~445_combout )))

	.dataa(\my_regfile|data_readRegA[10]~460_combout ),
	.datab(\my_regfile|data_readRegA[10]~450_combout ),
	.datac(\my_regfile|data_readRegA[10]~455_combout ),
	.datad(\my_regfile|data_readRegA[10]~445_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~461 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|Add0~20 (
// Equation(s):
// \my_processor|my_alu|Add0~20_combout  = ((\my_processor|realInputB[10]~21_combout  $ (\my_regfile|data_readRegA[10]~461_combout  $ (!\my_processor|my_alu|Add0~19 )))) # (GND)
// \my_processor|my_alu|Add0~21  = CARRY((\my_processor|realInputB[10]~21_combout  & ((\my_regfile|data_readRegA[10]~461_combout ) # (!\my_processor|my_alu|Add0~19 ))) # (!\my_processor|realInputB[10]~21_combout  & (\my_regfile|data_readRegA[10]~461_combout  
// & !\my_processor|my_alu|Add0~19 )))

	.dataa(\my_processor|realInputB[10]~21_combout ),
	.datab(\my_regfile|data_readRegA[10]~461_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~19 ),
	.combout(\my_processor|my_alu|Add0~20_combout ),
	.cout(\my_processor|my_alu|Add0~21 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|Add0~22 (
// Equation(s):
// \my_processor|my_alu|Add0~22_combout  = (\my_processor|realInputB[11]~20_combout  & ((\my_regfile|data_readRegA[11]~440_combout  & (\my_processor|my_alu|Add0~21  & VCC)) # (!\my_regfile|data_readRegA[11]~440_combout  & (!\my_processor|my_alu|Add0~21 )))) 
// # (!\my_processor|realInputB[11]~20_combout  & ((\my_regfile|data_readRegA[11]~440_combout  & (!\my_processor|my_alu|Add0~21 )) # (!\my_regfile|data_readRegA[11]~440_combout  & ((\my_processor|my_alu|Add0~21 ) # (GND)))))
// \my_processor|my_alu|Add0~23  = CARRY((\my_processor|realInputB[11]~20_combout  & (!\my_regfile|data_readRegA[11]~440_combout  & !\my_processor|my_alu|Add0~21 )) # (!\my_processor|realInputB[11]~20_combout  & ((!\my_processor|my_alu|Add0~21 ) # 
// (!\my_regfile|data_readRegA[11]~440_combout ))))

	.dataa(\my_processor|realInputB[11]~20_combout ),
	.datab(\my_regfile|data_readRegA[11]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~21 ),
	.combout(\my_processor|my_alu|Add0~22_combout ),
	.cout(\my_processor|my_alu|Add0~23 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneive_lcell_comb \my_processor|my_alu|Add1~18 (
// Equation(s):
// \my_processor|my_alu|Add1~18_combout  = (\my_processor|realInputB[9]~22_combout  & ((\my_regfile|data_readRegA[9]~482_combout  & (!\my_processor|my_alu|Add1~17 )) # (!\my_regfile|data_readRegA[9]~482_combout  & ((\my_processor|my_alu|Add1~17 ) # (GND))))) 
// # (!\my_processor|realInputB[9]~22_combout  & ((\my_regfile|data_readRegA[9]~482_combout  & (\my_processor|my_alu|Add1~17  & VCC)) # (!\my_regfile|data_readRegA[9]~482_combout  & (!\my_processor|my_alu|Add1~17 ))))
// \my_processor|my_alu|Add1~19  = CARRY((\my_processor|realInputB[9]~22_combout  & ((!\my_processor|my_alu|Add1~17 ) # (!\my_regfile|data_readRegA[9]~482_combout ))) # (!\my_processor|realInputB[9]~22_combout  & (!\my_regfile|data_readRegA[9]~482_combout  & 
// !\my_processor|my_alu|Add1~17 )))

	.dataa(\my_processor|realInputB[9]~22_combout ),
	.datab(\my_regfile|data_readRegA[9]~482_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~17 ),
	.combout(\my_processor|my_alu|Add1~18_combout ),
	.cout(\my_processor|my_alu|Add1~19 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~18 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|Add1~20 (
// Equation(s):
// \my_processor|my_alu|Add1~20_combout  = ((\my_processor|realInputB[10]~21_combout  $ (\my_regfile|data_readRegA[10]~461_combout  $ (\my_processor|my_alu|Add1~19 )))) # (GND)
// \my_processor|my_alu|Add1~21  = CARRY((\my_processor|realInputB[10]~21_combout  & (\my_regfile|data_readRegA[10]~461_combout  & !\my_processor|my_alu|Add1~19 )) # (!\my_processor|realInputB[10]~21_combout  & ((\my_regfile|data_readRegA[10]~461_combout ) # 
// (!\my_processor|my_alu|Add1~19 ))))

	.dataa(\my_processor|realInputB[10]~21_combout ),
	.datab(\my_regfile|data_readRegA[10]~461_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~19 ),
	.combout(\my_processor|my_alu|Add1~20_combout ),
	.cout(\my_processor|my_alu|Add1~21 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~20 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|Add1~22 (
// Equation(s):
// \my_processor|my_alu|Add1~22_combout  = (\my_processor|realInputB[11]~20_combout  & ((\my_regfile|data_readRegA[11]~440_combout  & (!\my_processor|my_alu|Add1~21 )) # (!\my_regfile|data_readRegA[11]~440_combout  & ((\my_processor|my_alu|Add1~21 ) # 
// (GND))))) # (!\my_processor|realInputB[11]~20_combout  & ((\my_regfile|data_readRegA[11]~440_combout  & (\my_processor|my_alu|Add1~21  & VCC)) # (!\my_regfile|data_readRegA[11]~440_combout  & (!\my_processor|my_alu|Add1~21 ))))
// \my_processor|my_alu|Add1~23  = CARRY((\my_processor|realInputB[11]~20_combout  & ((!\my_processor|my_alu|Add1~21 ) # (!\my_regfile|data_readRegA[11]~440_combout ))) # (!\my_processor|realInputB[11]~20_combout  & 
// (!\my_regfile|data_readRegA[11]~440_combout  & !\my_processor|my_alu|Add1~21 )))

	.dataa(\my_processor|realInputB[11]~20_combout ),
	.datab(\my_regfile|data_readRegA[11]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~21 ),
	.combout(\my_processor|my_alu|Add1~22_combout ),
	.cout(\my_processor|my_alu|Add1~23 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~22 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
cycloneive_lcell_comb \my_regfile|register[19].reg_i|reg32[19].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[19].reg_i|reg32[19].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[19]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[19].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].reg_i|reg32[19].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N21
dffeas \my_regfile|register[19].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N27
dffeas \my_regfile|register[3].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~254 (
// Equation(s):
// \my_regfile|data_readRegB[19]~254_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[3].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~254 .lut_mask = 16'hA280;
defparam \my_regfile|data_readRegB[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N17
dffeas \my_regfile|register[4].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N27
dffeas \my_regfile|register[20].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~255 (
// Equation(s):
// \my_regfile|data_readRegB[19]~255_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[19].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[19].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~255 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[19].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[19].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[19]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[19].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[19].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N25
dffeas \my_regfile|register[18].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N25
dffeas \my_regfile|register[2].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~253 (
// Equation(s):
// \my_regfile|data_readRegB[19]~253_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~253 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N15
dffeas \my_regfile|register[17].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N21
dffeas \my_regfile|register[1].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~252 (
// Equation(s):
// \my_regfile|data_readRegB[19]~252_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[1].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~252 .lut_mask = 16'hA280;
defparam \my_regfile|data_readRegB[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~256 (
// Equation(s):
// \my_regfile|data_readRegB[19]~256_combout  = (\my_regfile|data_readRegB[19]~254_combout ) # ((\my_regfile|data_readRegB[19]~255_combout ) # ((\my_regfile|data_readRegB[19]~253_combout ) # (\my_regfile|data_readRegB[19]~252_combout )))

	.dataa(\my_regfile|data_readRegB[19]~254_combout ),
	.datab(\my_regfile|data_readRegB[19]~255_combout ),
	.datac(\my_regfile|data_readRegB[19]~253_combout ),
	.datad(\my_regfile|data_readRegB[19]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~256 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N23
dffeas \my_regfile|register[5].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N25
dffeas \my_regfile|register[21].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~257 (
// Equation(s):
// \my_regfile|data_readRegB[19]~257_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[19].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[19].dffe_i|q~q ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~257 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[19].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[19].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[19]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[19].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[19].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N23
dffeas \my_regfile|register[22].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N21
dffeas \my_regfile|register[6].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~258 (
// Equation(s):
// \my_regfile|data_readRegB[19]~258_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~258 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N11
dffeas \my_regfile|register[24].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N3
dffeas \my_regfile|register[8].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~260 (
// Equation(s):
// \my_regfile|data_readRegB[19]~260_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~260 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N25
dffeas \my_regfile|register[7].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~259 (
// Equation(s):
// \my_regfile|data_readRegB[19]~259_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[19].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[19].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~259 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~261 (
// Equation(s):
// \my_regfile|data_readRegB[19]~261_combout  = (\my_regfile|data_readRegB[19]~257_combout ) # ((\my_regfile|data_readRegB[19]~258_combout ) # ((\my_regfile|data_readRegB[19]~260_combout ) # (\my_regfile|data_readRegB[19]~259_combout )))

	.dataa(\my_regfile|data_readRegB[19]~257_combout ),
	.datab(\my_regfile|data_readRegB[19]~258_combout ),
	.datac(\my_regfile|data_readRegB[19]~260_combout ),
	.datad(\my_regfile|data_readRegB[19]~259_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~261 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[19].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[19].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[19]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[19].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].reg_i|reg32[19].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N11
dffeas \my_regfile|register[28].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[19].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[19].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[19]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[19].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[19].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \my_regfile|register[12].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~265 (
// Equation(s):
// \my_regfile|data_readRegB[19]~265_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_regfile|register[12].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~265 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \my_regfile|register[25].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \my_regfile|register[9].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~262 (
// Equation(s):
// \my_regfile|data_readRegB[19]~262_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_regfile|register[9].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~262 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \my_regfile|register[27].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N5
dffeas \my_regfile|register[11].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~264 (
// Equation(s):
// \my_regfile|data_readRegB[19]~264_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[27].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[11].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~264 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[19].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[19].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[19]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[19].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].reg_i|reg32[19].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \my_regfile|register[10].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \my_regfile|register[26].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~263 (
// Equation(s):
// \my_regfile|data_readRegB[19]~263_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[19].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[19].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[26].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~263 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~266 (
// Equation(s):
// \my_regfile|data_readRegB[19]~266_combout  = (\my_regfile|data_readRegB[19]~265_combout ) # ((\my_regfile|data_readRegB[19]~262_combout ) # ((\my_regfile|data_readRegB[19]~264_combout ) # (\my_regfile|data_readRegB[19]~263_combout )))

	.dataa(\my_regfile|data_readRegB[19]~265_combout ),
	.datab(\my_regfile|data_readRegB[19]~262_combout ),
	.datac(\my_regfile|data_readRegB[19]~264_combout ),
	.datad(\my_regfile|data_readRegB[19]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~266 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N9
dffeas \my_regfile|register[30].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[19]~120_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \my_regfile|register[14].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~268 (
// Equation(s):
// \my_regfile|data_readRegB[19]~268_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_regfile|register[30].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~268 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N15
dffeas \my_regfile|register[29].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \my_regfile|register[13].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~267 (
// Equation(s):
// \my_regfile|data_readRegB[19]~267_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~267 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N17
dffeas \my_regfile|register[16].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N7
dffeas \my_regfile|register[31].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N29
dffeas \my_regfile|register[15].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~269 (
// Equation(s):
// \my_regfile|data_readRegB[19]~269_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[19].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[19].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_regfile|register[15].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~269 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~270 (
// Equation(s):
// \my_regfile|data_readRegB[19]~270_combout  = (\my_regfile|data_readRegB[19]~269_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[19].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[19]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~270 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~271 (
// Equation(s):
// \my_regfile|data_readRegB[19]~271_combout  = (\my_regfile|data_readRegB[19]~266_combout ) # ((\my_regfile|data_readRegB[19]~268_combout ) # ((\my_regfile|data_readRegB[19]~267_combout ) # (\my_regfile|data_readRegB[19]~270_combout )))

	.dataa(\my_regfile|data_readRegB[19]~266_combout ),
	.datab(\my_regfile|data_readRegB[19]~268_combout ),
	.datac(\my_regfile|data_readRegB[19]~267_combout ),
	.datad(\my_regfile|data_readRegB[19]~270_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~271 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~272 (
// Equation(s):
// \my_regfile|data_readRegB[19]~272_combout  = (\my_regfile|data_readRegB[19]~256_combout ) # ((\my_regfile|data_readRegB[19]~261_combout ) # (\my_regfile|data_readRegB[19]~271_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[19]~256_combout ),
	.datac(\my_regfile|data_readRegB[19]~261_combout ),
	.datad(\my_regfile|data_readRegB[19]~271_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~272 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[19]~272_combout ,\my_regfile|data_readRegB[18]~293_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X60_Y51_N5
dffeas \my_regfile|register[6].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N31
dffeas \my_regfile|register[5].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~275 (
// Equation(s):
// \my_regfile|data_readRegA[18]~275_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[18].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~275 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N12
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N13
dffeas \my_regfile|register[2].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N30
cycloneive_lcell_comb \my_regfile|register[1].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[1].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N31
dffeas \my_regfile|register[1].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~273 (
// Equation(s):
// \my_regfile|data_readRegA[18]~273_combout  = (\my_regfile|register[2].reg_i|reg32[18].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[18].dffe_i|q~q 
// )))) # (!\my_regfile|register[2].reg_i|reg32[18].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[18].dffe_i|q~q )))

	.dataa(\my_regfile|register[2].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~273 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N5
dffeas \my_regfile|register[3].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~274 (
// Equation(s):
// \my_regfile|data_readRegA[18]~274_combout  = (\my_regfile|register[4].reg_i|reg32[18].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[18].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~274 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N17
dffeas \my_regfile|register[8].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N31
dffeas \my_regfile|register[7].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~276 (
// Equation(s):
// \my_regfile|data_readRegA[18]~276_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|register[8].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|register[8].reg_i|reg32[18].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~276 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~277 (
// Equation(s):
// \my_regfile|data_readRegA[18]~277_combout  = (\my_regfile|data_readRegA[18]~275_combout ) # ((\my_regfile|data_readRegA[18]~273_combout ) # ((\my_regfile|data_readRegA[18]~274_combout ) # (\my_regfile|data_readRegA[18]~276_combout )))

	.dataa(\my_regfile|data_readRegA[18]~275_combout ),
	.datab(\my_regfile|data_readRegA[18]~273_combout ),
	.datac(\my_regfile|data_readRegA[18]~274_combout ),
	.datad(\my_regfile|data_readRegA[18]~276_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~277 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N25
dffeas \my_regfile|register[23].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N7
dffeas \my_regfile|register[24].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~286 (
// Equation(s):
// \my_regfile|data_readRegA[18]~286_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[18].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[18].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[18].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~286 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N21
dffeas \my_regfile|register[17].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N31
dffeas \my_regfile|register[18].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~283 (
// Equation(s):
// \my_regfile|data_readRegA[18]~283_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (((\my_regfile|register[18].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[17].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[18].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~283 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N23
dffeas \my_regfile|register[22].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~112_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N29
dffeas \my_regfile|register[21].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~285 (
// Equation(s):
// \my_regfile|data_readRegA[18]~285_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[18].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|readA_decode|WideAnd0~118_combout  & ((\my_regfile|register[21].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|register[21].reg_i|reg32[18].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~285 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N1
dffeas \my_regfile|register[20].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N11
dffeas \my_regfile|register[19].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~284 (
// Equation(s):
// \my_regfile|data_readRegA[18]~284_combout  = (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|register[19].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~115_combout  & (((\my_regfile|register[19].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~284 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~287 (
// Equation(s):
// \my_regfile|data_readRegA[18]~287_combout  = (\my_regfile|data_readRegA[18]~286_combout ) # ((\my_regfile|data_readRegA[18]~283_combout ) # ((\my_regfile|data_readRegA[18]~285_combout ) # (\my_regfile|data_readRegA[18]~284_combout )))

	.dataa(\my_regfile|data_readRegA[18]~286_combout ),
	.datab(\my_regfile|data_readRegA[18]~283_combout ),
	.datac(\my_regfile|data_readRegA[18]~285_combout ),
	.datad(\my_regfile|data_readRegA[18]~284_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~287 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N27
dffeas \my_regfile|register[31].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~290 (
// Equation(s):
// \my_regfile|data_readRegA[18]~290_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|register[31].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[31].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~290 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N7
dffeas \my_regfile|register[27].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \my_regfile|register[28].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~289 (
// Equation(s):
// \my_regfile|data_readRegA[18]~289_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[18].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[18].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~289 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N9
dffeas \my_regfile|register[30].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N1
dffeas \my_regfile|register[29].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~291 (
// Equation(s):
// \my_regfile|data_readRegA[18]~291_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[18].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[18].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[18].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~291 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N14
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N15
dffeas \my_regfile|register[26].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N7
dffeas \my_regfile|register[25].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~288 (
// Equation(s):
// \my_regfile|data_readRegA[18]~288_combout  = (\my_regfile|register[26].reg_i|reg32[18].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[18].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~288 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~292 (
// Equation(s):
// \my_regfile|data_readRegA[18]~292_combout  = (\my_regfile|data_readRegA[18]~290_combout ) # ((\my_regfile|data_readRegA[18]~289_combout ) # ((\my_regfile|data_readRegA[18]~291_combout ) # (\my_regfile|data_readRegA[18]~288_combout )))

	.dataa(\my_regfile|data_readRegA[18]~290_combout ),
	.datab(\my_regfile|data_readRegA[18]~289_combout ),
	.datac(\my_regfile|data_readRegA[18]~291_combout ),
	.datad(\my_regfile|data_readRegA[18]~288_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~292 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N1
dffeas \my_regfile|register[9].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N20
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N21
dffeas \my_regfile|register[10].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~278 (
// Equation(s):
// \my_regfile|data_readRegA[18]~278_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~106_combout  & \my_regfile|register[10].reg_i|reg32[18].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|register[10].reg_i|reg32[18].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~278 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \my_regfile|register[14].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N31
dffeas \my_regfile|register[13].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~280 (
// Equation(s):
// \my_regfile|data_readRegA[18]~280_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (((\my_regfile|register[13].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~280 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \my_regfile|register[11].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N31
dffeas \my_regfile|register[12].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~279 (
// Equation(s):
// \my_regfile|data_readRegA[18]~279_combout  = (\my_regfile|readA_decode|WideAnd0~109_combout  & ((\my_regfile|register[11].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~108_combout  & \my_regfile|register[12].reg_i|reg32[18].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[18].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~279 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N5
dffeas \my_regfile|register[16].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y47_N31
dffeas \my_regfile|register[15].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~281 (
// Equation(s):
// \my_regfile|data_readRegA[18]~281_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[18].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[18].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[16].reg_i|reg32[18].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~281 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~282 (
// Equation(s):
// \my_regfile|data_readRegA[18]~282_combout  = (\my_regfile|data_readRegA[18]~278_combout ) # ((\my_regfile|data_readRegA[18]~280_combout ) # ((\my_regfile|data_readRegA[18]~279_combout ) # (\my_regfile|data_readRegA[18]~281_combout )))

	.dataa(\my_regfile|data_readRegA[18]~278_combout ),
	.datab(\my_regfile|data_readRegA[18]~280_combout ),
	.datac(\my_regfile|data_readRegA[18]~279_combout ),
	.datad(\my_regfile|data_readRegA[18]~281_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~282 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~293 (
// Equation(s):
// \my_regfile|data_readRegA[18]~293_combout  = (\my_regfile|data_readRegA[18]~277_combout ) # ((\my_regfile|data_readRegA[18]~287_combout ) # ((\my_regfile|data_readRegA[18]~292_combout ) # (\my_regfile|data_readRegA[18]~282_combout )))

	.dataa(\my_regfile|data_readRegA[18]~277_combout ),
	.datab(\my_regfile|data_readRegA[18]~287_combout ),
	.datac(\my_regfile|data_readRegA[18]~292_combout ),
	.datad(\my_regfile|data_readRegA[18]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~293 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneive_lcell_comb \my_processor|realInputB[18]~13 (
// Equation(s):
// \my_processor|realInputB[18]~13_combout  = (\my_processor|WideOr1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|WideOr1~combout  & (\my_regfile|data_readRegB[18]~293_combout ))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[18]~293_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|realInputB[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[18]~13 .lut_mask = 16'hFA50;
defparam \my_processor|realInputB[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneive_lcell_comb \my_processor|realInputB[13]~18 (
// Equation(s):
// \my_processor|realInputB[13]~18_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[13]~398_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|WideOr1~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[13]~398_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[13]~18 .lut_mask = 16'hBB88;
defparam \my_processor|realInputB[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N11
dffeas \my_regfile|register[9].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \my_regfile|register[10].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~383 (
// Equation(s):
// \my_regfile|data_readRegA[13]~383_combout  = (\my_regfile|register[9].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~107_combout ) # ((\my_regfile|readA_decode|WideAnd0~106_combout  & \my_regfile|register[10].reg_i|reg32[13].dffe_i|q~q 
// )))) # (!\my_regfile|register[9].reg_i|reg32[13].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[13].dffe_i|q~q ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|register[10].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~383 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[13]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N27
dffeas \my_regfile|register[12].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \my_regfile|register[11].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~384 (
// Equation(s):
// \my_regfile|data_readRegA[13]~384_combout  = (\my_regfile|register[12].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[13].dffe_i|q~q 
// )))) # (!\my_regfile|register[12].reg_i|reg32[13].dffe_i|q~q  & (((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[13].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|register[11].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~384 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N17
dffeas \my_regfile|register[15].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N1
dffeas \my_regfile|register[16].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~386 (
// Equation(s):
// \my_regfile|data_readRegA[13]~386_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[13].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (((\my_regfile|register[16].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[16].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~386 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N5
dffeas \my_regfile|register[14].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N3
dffeas \my_regfile|register[13].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~385 (
// Equation(s):
// \my_regfile|data_readRegA[13]~385_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[13].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (((\my_regfile|register[13].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~385 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~387 (
// Equation(s):
// \my_regfile|data_readRegA[13]~387_combout  = (\my_regfile|data_readRegA[13]~383_combout ) # ((\my_regfile|data_readRegA[13]~384_combout ) # ((\my_regfile|data_readRegA[13]~386_combout ) # (\my_regfile|data_readRegA[13]~385_combout )))

	.dataa(\my_regfile|data_readRegA[13]~383_combout ),
	.datab(\my_regfile|data_readRegA[13]~384_combout ),
	.datac(\my_regfile|data_readRegA[13]~386_combout ),
	.datad(\my_regfile|data_readRegA[13]~385_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~387 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[13].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[13].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[13]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[13].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[13].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N5
dffeas \my_regfile|register[26].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N15
dffeas \my_regfile|register[25].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~393 (
// Equation(s):
// \my_regfile|data_readRegA[13]~393_combout  = (\my_regfile|readA_decode|WideAnd0~122_combout  & ((\my_regfile|register[25].reg_i|reg32[13].dffe_i|q~q ) # ((\my_regfile|register[26].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~121_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~122_combout  & (\my_regfile|register[26].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~393 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[13].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[13].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[13]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[13].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].reg_i|reg32[13].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N7
dffeas \my_regfile|register[28].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \my_regfile|register[27].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~394 (
// Equation(s):
// \my_regfile|data_readRegA[13]~394_combout  = (\my_regfile|register[28].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[13].dffe_i|q~q 
// )))) # (!\my_regfile|register[28].reg_i|reg32[13].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[13].dffe_i|q~q )))

	.dataa(\my_regfile|register[28].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~394 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[13].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[13].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[13]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[13].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[13].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N5
dffeas \my_regfile|register[22].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N15
dffeas \my_regfile|register[21].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~390 (
// Equation(s):
// \my_regfile|data_readRegA[13]~390_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[13].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (((\my_regfile|register[21].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~390 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N6
cycloneive_lcell_comb \my_regfile|register[19].reg_i|reg32[13].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[19].reg_i|reg32[13].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[13]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[19].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[13].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[19].reg_i|reg32[13].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N7
dffeas \my_regfile|register[19].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N21
dffeas \my_regfile|register[20].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~389 (
// Equation(s):
// \my_regfile|data_readRegA[13]~389_combout  = (\my_regfile|register[19].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~116_combout ) # ((\my_regfile|register[20].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|register[19].reg_i|reg32[13].dffe_i|q~q  & (((\my_regfile|register[20].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|register[19].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datac(\my_regfile|register[20].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~389 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[13].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[13].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[13]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[13].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[13].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N27
dffeas \my_regfile|register[18].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N13
dffeas \my_regfile|register[17].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~388 (
// Equation(s):
// \my_regfile|data_readRegA[13]~388_combout  = (\my_regfile|register[18].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|register[17].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout 
// )))) # (!\my_regfile|register[18].reg_i|reg32[13].dffe_i|q~q  & (((\my_regfile|register[17].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout ))))

	.dataa(\my_regfile|register[18].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~388 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N18
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[13].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[13].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[13]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[13].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].reg_i|reg32[13].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N19
dffeas \my_regfile|register[23].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[13].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N13
dffeas \my_regfile|register[24].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~391 (
// Equation(s):
// \my_regfile|data_readRegA[13]~391_combout  = (\my_regfile|register[23].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ) # ((\my_regfile|register[24].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~119_combout 
// )))) # (!\my_regfile|register[23].reg_i|reg32[13].dffe_i|q~q  & (((\my_regfile|register[24].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~119_combout ))))

	.dataa(\my_regfile|register[23].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[24].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~391 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~392 (
// Equation(s):
// \my_regfile|data_readRegA[13]~392_combout  = (\my_regfile|data_readRegA[13]~390_combout ) # ((\my_regfile|data_readRegA[13]~389_combout ) # ((\my_regfile|data_readRegA[13]~388_combout ) # (\my_regfile|data_readRegA[13]~391_combout )))

	.dataa(\my_regfile|data_readRegA[13]~390_combout ),
	.datab(\my_regfile|data_readRegA[13]~389_combout ),
	.datac(\my_regfile|data_readRegA[13]~388_combout ),
	.datad(\my_regfile|data_readRegA[13]~391_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~392 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N15
dffeas \my_regfile|register[31].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N23
dffeas \my_regfile|register[29].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N21
dffeas \my_regfile|register[30].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~395 (
// Equation(s):
// \my_regfile|data_readRegA[13]~395_combout  = (\my_regfile|register[29].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[13].dffe_i|q~q 
// )))) # (!\my_regfile|register[29].reg_i|reg32[13].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[13].dffe_i|q~q )))

	.dataa(\my_regfile|register[29].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~395 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~396 (
// Equation(s):
// \my_regfile|data_readRegA[13]~396_combout  = (\my_regfile|data_readRegA[13]~395_combout ) # ((\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_processor|ctrl_readRegA[4]~4_combout  & \my_regfile|register[31].reg_i|reg32[13].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegA[13]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~396 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegA[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~397 (
// Equation(s):
// \my_regfile|data_readRegA[13]~397_combout  = (\my_regfile|data_readRegA[13]~393_combout ) # ((\my_regfile|data_readRegA[13]~394_combout ) # ((\my_regfile|data_readRegA[13]~392_combout ) # (\my_regfile|data_readRegA[13]~396_combout )))

	.dataa(\my_regfile|data_readRegA[13]~393_combout ),
	.datab(\my_regfile|data_readRegA[13]~394_combout ),
	.datac(\my_regfile|data_readRegA[13]~392_combout ),
	.datad(\my_regfile|data_readRegA[13]~396_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~397 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N15
dffeas \my_regfile|register[4].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N17
dffeas \my_regfile|register[3].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~379 (
// Equation(s):
// \my_regfile|data_readRegA[13]~379_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[13].dffe_i|q~q ) # ((\my_regfile|register[3].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (((\my_regfile|register[3].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~379 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N13
dffeas \my_regfile|register[8].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N15
dffeas \my_regfile|register[7].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~381 (
// Equation(s):
// \my_regfile|data_readRegA[13]~381_combout  = (\my_regfile|register[8].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ) # ((\my_regfile|register[7].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|register[8].reg_i|reg32[13].dffe_i|q~q  & (((\my_regfile|register[7].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~381 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[13]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N9
dffeas \my_regfile|register[6].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N11
dffeas \my_regfile|register[5].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~380 (
// Equation(s):
// \my_regfile|data_readRegA[13]~380_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[13].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[13].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~380 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[13]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N31
dffeas \my_regfile|register[2].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~378 (
// Equation(s):
// \my_regfile|data_readRegA[13]~378_combout  = (\my_regfile|register[2].reg_i|reg32[13].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[13].dffe_i|q~q 
// )))) # (!\my_regfile|register[2].reg_i|reg32[13].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[13].dffe_i|q~q )))

	.dataa(\my_regfile|register[2].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~378 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[13]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~382 (
// Equation(s):
// \my_regfile|data_readRegA[13]~382_combout  = (\my_regfile|data_readRegA[13]~379_combout ) # ((\my_regfile|data_readRegA[13]~381_combout ) # ((\my_regfile|data_readRegA[13]~380_combout ) # (\my_regfile|data_readRegA[13]~378_combout )))

	.dataa(\my_regfile|data_readRegA[13]~379_combout ),
	.datab(\my_regfile|data_readRegA[13]~381_combout ),
	.datac(\my_regfile|data_readRegA[13]~380_combout ),
	.datad(\my_regfile|data_readRegA[13]~378_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~382 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[13]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~398 (
// Equation(s):
// \my_regfile|data_readRegA[13]~398_combout  = (\my_regfile|data_readRegA[13]~387_combout ) # ((\my_regfile|data_readRegA[13]~397_combout ) # (\my_regfile|data_readRegA[13]~382_combout ))

	.dataa(\my_regfile|data_readRegA[13]~387_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~397_combout ),
	.datad(\my_regfile|data_readRegA[13]~382_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~398 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegA[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N10
cycloneive_lcell_comb \my_processor|realInputB[12]~19 (
// Equation(s):
// \my_processor|realInputB[12]~19_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[12]~419_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[12]~419_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[12]~19 .lut_mask = 16'hDD88;
defparam \my_processor|realInputB[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|Add0~24 (
// Equation(s):
// \my_processor|my_alu|Add0~24_combout  = ((\my_regfile|data_readRegA[12]~419_combout  $ (\my_processor|realInputB[12]~19_combout  $ (!\my_processor|my_alu|Add0~23 )))) # (GND)
// \my_processor|my_alu|Add0~25  = CARRY((\my_regfile|data_readRegA[12]~419_combout  & ((\my_processor|realInputB[12]~19_combout ) # (!\my_processor|my_alu|Add0~23 ))) # (!\my_regfile|data_readRegA[12]~419_combout  & (\my_processor|realInputB[12]~19_combout  
// & !\my_processor|my_alu|Add0~23 )))

	.dataa(\my_regfile|data_readRegA[12]~419_combout ),
	.datab(\my_processor|realInputB[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~23 ),
	.combout(\my_processor|my_alu|Add0~24_combout ),
	.cout(\my_processor|my_alu|Add0~25 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
cycloneive_lcell_comb \my_processor|my_alu|Add0~26 (
// Equation(s):
// \my_processor|my_alu|Add0~26_combout  = (\my_processor|realInputB[13]~18_combout  & ((\my_regfile|data_readRegA[13]~398_combout  & (\my_processor|my_alu|Add0~25  & VCC)) # (!\my_regfile|data_readRegA[13]~398_combout  & (!\my_processor|my_alu|Add0~25 )))) 
// # (!\my_processor|realInputB[13]~18_combout  & ((\my_regfile|data_readRegA[13]~398_combout  & (!\my_processor|my_alu|Add0~25 )) # (!\my_regfile|data_readRegA[13]~398_combout  & ((\my_processor|my_alu|Add0~25 ) # (GND)))))
// \my_processor|my_alu|Add0~27  = CARRY((\my_processor|realInputB[13]~18_combout  & (!\my_regfile|data_readRegA[13]~398_combout  & !\my_processor|my_alu|Add0~25 )) # (!\my_processor|realInputB[13]~18_combout  & ((!\my_processor|my_alu|Add0~25 ) # 
// (!\my_regfile|data_readRegA[13]~398_combout ))))

	.dataa(\my_processor|realInputB[13]~18_combout ),
	.datab(\my_regfile|data_readRegA[13]~398_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~25 ),
	.combout(\my_processor|my_alu|Add0~26_combout ),
	.cout(\my_processor|my_alu|Add0~27 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|Add1~24 (
// Equation(s):
// \my_processor|my_alu|Add1~24_combout  = ((\my_regfile|data_readRegA[12]~419_combout  $ (\my_processor|realInputB[12]~19_combout  $ (\my_processor|my_alu|Add1~23 )))) # (GND)
// \my_processor|my_alu|Add1~25  = CARRY((\my_regfile|data_readRegA[12]~419_combout  & ((!\my_processor|my_alu|Add1~23 ) # (!\my_processor|realInputB[12]~19_combout ))) # (!\my_regfile|data_readRegA[12]~419_combout  & 
// (!\my_processor|realInputB[12]~19_combout  & !\my_processor|my_alu|Add1~23 )))

	.dataa(\my_regfile|data_readRegA[12]~419_combout ),
	.datab(\my_processor|realInputB[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~23 ),
	.combout(\my_processor|my_alu|Add1~24_combout ),
	.cout(\my_processor|my_alu|Add1~25 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~24 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneive_lcell_comb \my_processor|my_alu|Add1~26 (
// Equation(s):
// \my_processor|my_alu|Add1~26_combout  = (\my_regfile|data_readRegA[13]~398_combout  & ((\my_processor|realInputB[13]~18_combout  & (!\my_processor|my_alu|Add1~25 )) # (!\my_processor|realInputB[13]~18_combout  & (\my_processor|my_alu|Add1~25  & VCC)))) # 
// (!\my_regfile|data_readRegA[13]~398_combout  & ((\my_processor|realInputB[13]~18_combout  & ((\my_processor|my_alu|Add1~25 ) # (GND))) # (!\my_processor|realInputB[13]~18_combout  & (!\my_processor|my_alu|Add1~25 ))))
// \my_processor|my_alu|Add1~27  = CARRY((\my_regfile|data_readRegA[13]~398_combout  & (\my_processor|realInputB[13]~18_combout  & !\my_processor|my_alu|Add1~25 )) # (!\my_regfile|data_readRegA[13]~398_combout  & ((\my_processor|realInputB[13]~18_combout ) # 
// (!\my_processor|my_alu|Add1~25 ))))

	.dataa(\my_regfile|data_readRegA[13]~398_combout ),
	.datab(\my_processor|realInputB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~25 ),
	.combout(\my_processor|my_alu|Add1~26_combout ),
	.cout(\my_processor|my_alu|Add1~27 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~26 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y48_N29
dffeas \my_regfile|register[3].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N11
dffeas \my_regfile|register[19].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~128 (
// Equation(s):
// \my_regfile|data_readRegB[25]~128_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[25].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[25].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|register[19].reg_i|reg32[25].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~128 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[25]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N25
dffeas \my_regfile|register[17].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N21
dffeas \my_regfile|register[1].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~126 (
// Equation(s):
// \my_regfile|data_readRegB[25]~126_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[17].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_regfile|register[1].reg_i|reg32[25].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~126 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[25]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[25].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[25].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[25]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~216_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[25].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[25].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N9
dffeas \my_regfile|register[20].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N9
dffeas \my_regfile|register[4].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~129 (
// Equation(s):
// \my_regfile|data_readRegB[25]~129_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~129 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[25]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N17
dffeas \my_regfile|register[18].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N15
dffeas \my_regfile|register[2].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~127 (
// Equation(s):
// \my_regfile|data_readRegB[25]~127_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~127 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[25]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~130 (
// Equation(s):
// \my_regfile|data_readRegB[25]~130_combout  = (\my_regfile|data_readRegB[25]~128_combout ) # ((\my_regfile|data_readRegB[25]~126_combout ) # ((\my_regfile|data_readRegB[25]~129_combout ) # (\my_regfile|data_readRegB[25]~127_combout )))

	.dataa(\my_regfile|data_readRegB[25]~128_combout ),
	.datab(\my_regfile|data_readRegB[25]~126_combout ),
	.datac(\my_regfile|data_readRegB[25]~129_combout ),
	.datad(\my_regfile|data_readRegB[25]~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~130 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[25]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N23
dffeas \my_regfile|register[6].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N30
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[25].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[25].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[25]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[25].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].reg_i|reg32[25].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N31
dffeas \my_regfile|register[22].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~132 (
// Equation(s):
// \my_regfile|data_readRegB[25]~132_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[25].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[25].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[25].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~132 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N21
dffeas \my_regfile|register[23].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N9
dffeas \my_regfile|register[7].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~133 (
// Equation(s):
// \my_regfile|data_readRegB[25]~133_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_regfile|register[23].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_regfile|register[7].reg_i|reg32[25].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~133 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N14
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[25].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[25].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[25]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~216_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[25].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].reg_i|reg32[25].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N15
dffeas \my_regfile|register[24].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N7
dffeas \my_regfile|register[8].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~134 (
// Equation(s):
// \my_regfile|data_readRegB[25]~134_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~134 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N25
dffeas \my_regfile|register[5].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N13
dffeas \my_regfile|register[21].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~131 (
// Equation(s):
// \my_regfile|data_readRegB[25]~131_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[25].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[25].dffe_i|q~q ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|register[21].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~131 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~135 (
// Equation(s):
// \my_regfile|data_readRegB[25]~135_combout  = (\my_regfile|data_readRegB[25]~132_combout ) # ((\my_regfile|data_readRegB[25]~133_combout ) # ((\my_regfile|data_readRegB[25]~134_combout ) # (\my_regfile|data_readRegB[25]~131_combout )))

	.dataa(\my_regfile|data_readRegB[25]~132_combout ),
	.datab(\my_regfile|data_readRegB[25]~133_combout ),
	.datac(\my_regfile|data_readRegB[25]~134_combout ),
	.datad(\my_regfile|data_readRegB[25]~131_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~135 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \my_regfile|register[29].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \my_regfile|register[13].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~141 (
// Equation(s):
// \my_regfile|data_readRegB[25]~141_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_regfile|register[29].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~141 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N1
dffeas \my_regfile|register[31].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N15
dffeas \my_regfile|register[15].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~143 (
// Equation(s):
// \my_regfile|data_readRegB[25]~143_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~143 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~144 (
// Equation(s):
// \my_regfile|data_readRegB[25]~144_combout  = (\my_regfile|data_readRegB[25]~143_combout ) # ((\my_regfile|readB_decode|WideAnd0~46_combout  & (\my_processor|ctrl_readRegB[4]~0_combout  & \my_regfile|register[16].reg_i|reg32[25].dffe_i|q~q )))

	.dataa(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[25]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~144 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \my_regfile|register[30].reg_i|reg32[25].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[30].reg_i|reg32[25].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[25]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~216_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[25].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].reg_i|reg32[25].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N15
dffeas \my_regfile|register[30].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \my_regfile|register[14].reg_i|reg32[25].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[14].reg_i|reg32[25].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[25]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~216_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[14].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[25].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[14].reg_i|reg32[25].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \my_regfile|register[14].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~142 (
// Equation(s):
// \my_regfile|data_readRegB[25]~142_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|register[14].reg_i|reg32[25].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~142 .lut_mask = 16'hA280;
defparam \my_regfile|data_readRegB[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N25
dffeas \my_regfile|register[27].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N9
dffeas \my_regfile|register[11].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~138 (
// Equation(s):
// \my_regfile|data_readRegB[25]~138_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~138 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[25].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[25].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[25]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[25].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[25].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \my_regfile|register[28].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[25].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[25].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[25]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[25].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].reg_i|reg32[25].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N3
dffeas \my_regfile|register[12].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~139 (
// Equation(s):
// \my_regfile|data_readRegB[25]~139_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|register[12].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~139 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \my_regfile|register[9].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N23
dffeas \my_regfile|register[25].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~136 (
// Equation(s):
// \my_regfile|data_readRegB[25]~136_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[25].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[25].dffe_i|q~q ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datad(\my_regfile|register[25].reg_i|reg32[25].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~136 .lut_mask = 16'hE020;
defparam \my_regfile|data_readRegB[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N16
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[25].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[25].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[25]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~216_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[25].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[25].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N17
dffeas \my_regfile|register[26].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[25].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N11
dffeas \my_regfile|register[10].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~137 (
// Equation(s):
// \my_regfile|data_readRegB[25]~137_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[25].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[25].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~137 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~140 (
// Equation(s):
// \my_regfile|data_readRegB[25]~140_combout  = (\my_regfile|data_readRegB[25]~138_combout ) # ((\my_regfile|data_readRegB[25]~139_combout ) # ((\my_regfile|data_readRegB[25]~136_combout ) # (\my_regfile|data_readRegB[25]~137_combout )))

	.dataa(\my_regfile|data_readRegB[25]~138_combout ),
	.datab(\my_regfile|data_readRegB[25]~139_combout ),
	.datac(\my_regfile|data_readRegB[25]~136_combout ),
	.datad(\my_regfile|data_readRegB[25]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~140 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~145 (
// Equation(s):
// \my_regfile|data_readRegB[25]~145_combout  = (\my_regfile|data_readRegB[25]~141_combout ) # ((\my_regfile|data_readRegB[25]~144_combout ) # ((\my_regfile|data_readRegB[25]~142_combout ) # (\my_regfile|data_readRegB[25]~140_combout )))

	.dataa(\my_regfile|data_readRegB[25]~141_combout ),
	.datab(\my_regfile|data_readRegB[25]~144_combout ),
	.datac(\my_regfile|data_readRegB[25]~142_combout ),
	.datad(\my_regfile|data_readRegB[25]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~145 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~146 (
// Equation(s):
// \my_regfile|data_readRegB[25]~146_combout  = (\my_regfile|data_readRegB[25]~130_combout ) # ((\my_regfile|data_readRegB[25]~135_combout ) # (\my_regfile|data_readRegB[25]~145_combout ))

	.dataa(\my_regfile|data_readRegB[25]~130_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[25]~135_combout ),
	.datad(\my_regfile|data_readRegB[25]~145_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~146 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[25]~146_combout ,\my_regfile|data_readRegB[24]~167_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X50_Y46_N25
dffeas \my_regfile|register[21].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N19
dffeas \my_regfile|register[5].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~173 (
// Equation(s):
// \my_regfile|data_readRegB[23]~173_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[23].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[23].dffe_i|q~q )))))

	.dataa(\my_regfile|register[21].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~173 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N15
dffeas \my_regfile|register[22].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N25
dffeas \my_regfile|register[6].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~174 (
// Equation(s):
// \my_regfile|data_readRegB[23]~174_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[23].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[23].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~174 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N7
dffeas \my_regfile|register[23].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N27
dffeas \my_regfile|register[7].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~175 (
// Equation(s):
// \my_regfile|data_readRegB[23]~175_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[23].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[23].dffe_i|q~q )))))

	.dataa(\my_regfile|register[23].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~175 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N4
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[23].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[23].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[23]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[23].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[23].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N5
dffeas \my_regfile|register[8].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~176 (
// Equation(s):
// \my_regfile|data_readRegB[23]~176_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[23].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[24].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~176 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~177 (
// Equation(s):
// \my_regfile|data_readRegB[23]~177_combout  = (\my_regfile|data_readRegB[23]~173_combout ) # ((\my_regfile|data_readRegB[23]~174_combout ) # ((\my_regfile|data_readRegB[23]~175_combout ) # (\my_regfile|data_readRegB[23]~176_combout )))

	.dataa(\my_regfile|data_readRegB[23]~173_combout ),
	.datab(\my_regfile|data_readRegB[23]~174_combout ),
	.datac(\my_regfile|data_readRegB[23]~175_combout ),
	.datad(\my_regfile|data_readRegB[23]~176_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~177 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N5
dffeas \my_regfile|register[4].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[23].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[23].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[23]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[23].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[23].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N25
dffeas \my_regfile|register[20].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~171 (
// Equation(s):
// \my_regfile|data_readRegB[23]~171_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[23].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[23].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~171 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N11
dffeas \my_regfile|register[1].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N17
dffeas \my_regfile|register[17].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~168 (
// Equation(s):
// \my_regfile|data_readRegB[23]~168_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[23].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|register[17].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~168 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[23]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N6
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[23].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[23].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[23]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[23].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].reg_i|reg32[23].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N7
dffeas \my_regfile|register[18].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N19
dffeas \my_regfile|register[2].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~169 (
// Equation(s):
// \my_regfile|data_readRegB[23]~169_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[23].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[23].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~169 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N3
dffeas \my_regfile|register[19].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y47_N31
dffeas \my_regfile|register[3].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~170 (
// Equation(s):
// \my_regfile|data_readRegB[23]~170_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[23].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[23].dffe_i|q~q )))))

	.dataa(\my_regfile|register[19].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|register[3].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~170 .lut_mask = 16'hA0C0;
defparam \my_regfile|data_readRegB[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~172 (
// Equation(s):
// \my_regfile|data_readRegB[23]~172_combout  = (\my_regfile|data_readRegB[23]~171_combout ) # ((\my_regfile|data_readRegB[23]~168_combout ) # ((\my_regfile|data_readRegB[23]~169_combout ) # (\my_regfile|data_readRegB[23]~170_combout )))

	.dataa(\my_regfile|data_readRegB[23]~171_combout ),
	.datab(\my_regfile|data_readRegB[23]~168_combout ),
	.datac(\my_regfile|data_readRegB[23]~169_combout ),
	.datad(\my_regfile|data_readRegB[23]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~172 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \my_regfile|register[13].reg_i|reg32[23].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[13].reg_i|reg32[23].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[23]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[13].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[23].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[13].reg_i|reg32[23].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N27
dffeas \my_regfile|register[13].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N17
dffeas \my_regfile|register[29].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[23]~154_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~183 (
// Equation(s):
// \my_regfile|data_readRegB[23]~183_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[23].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_regfile|register[13].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|register[29].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~183 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \my_regfile|register[30].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N23
dffeas \my_regfile|register[14].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~184 (
// Equation(s):
// \my_regfile|data_readRegB[23]~184_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[23].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[23].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[14].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~184 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N29
dffeas \my_regfile|register[16].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y46_N27
dffeas \my_regfile|register[31].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y47_N7
dffeas \my_regfile|register[15].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~185 (
// Equation(s):
// \my_regfile|data_readRegB[23]~185_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[23].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[23].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~185 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~186 (
// Equation(s):
// \my_regfile|data_readRegB[23]~186_combout  = (\my_regfile|data_readRegB[23]~185_combout ) # ((\my_regfile|readB_decode|WideAnd0~46_combout  & (\my_regfile|register[16].reg_i|reg32[23].dffe_i|q~q  & \my_processor|ctrl_readRegB[4]~0_combout )))

	.dataa(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|data_readRegB[23]~185_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~186 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N0
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[23].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[23].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[23]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[23].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].reg_i|reg32[23].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N1
dffeas \my_regfile|register[10].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N15
dffeas \my_regfile|register[26].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~179 (
// Equation(s):
// \my_regfile|data_readRegB[23]~179_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[23].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[26].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~179 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N31
dffeas \my_regfile|register[9].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N19
dffeas \my_regfile|register[25].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~178 (
// Equation(s):
// \my_regfile|data_readRegB[23]~178_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[23].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|register[25].reg_i|reg32[23].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~178 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N3
dffeas \my_regfile|register[27].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N17
dffeas \my_regfile|register[11].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~180 (
// Equation(s):
// \my_regfile|data_readRegB[23]~180_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[23].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[23].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[27].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[11].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~180 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[23].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[23].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[23]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[23].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[23].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N21
dffeas \my_regfile|register[12].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N31
dffeas \my_regfile|register[28].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~181 (
// Equation(s):
// \my_regfile|data_readRegB[23]~181_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[23].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[12].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[28].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~181 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~182 (
// Equation(s):
// \my_regfile|data_readRegB[23]~182_combout  = (\my_regfile|data_readRegB[23]~179_combout ) # ((\my_regfile|data_readRegB[23]~178_combout ) # ((\my_regfile|data_readRegB[23]~180_combout ) # (\my_regfile|data_readRegB[23]~181_combout )))

	.dataa(\my_regfile|data_readRegB[23]~179_combout ),
	.datab(\my_regfile|data_readRegB[23]~178_combout ),
	.datac(\my_regfile|data_readRegB[23]~180_combout ),
	.datad(\my_regfile|data_readRegB[23]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~182 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~187 (
// Equation(s):
// \my_regfile|data_readRegB[23]~187_combout  = (\my_regfile|data_readRegB[23]~183_combout ) # ((\my_regfile|data_readRegB[23]~184_combout ) # ((\my_regfile|data_readRegB[23]~186_combout ) # (\my_regfile|data_readRegB[23]~182_combout )))

	.dataa(\my_regfile|data_readRegB[23]~183_combout ),
	.datab(\my_regfile|data_readRegB[23]~184_combout ),
	.datac(\my_regfile|data_readRegB[23]~186_combout ),
	.datad(\my_regfile|data_readRegB[23]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~187 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~188 (
// Equation(s):
// \my_regfile|data_readRegB[23]~188_combout  = (\my_regfile|data_readRegB[23]~177_combout ) # ((\my_regfile|data_readRegB[23]~172_combout ) # (\my_regfile|data_readRegB[23]~187_combout ))

	.dataa(\my_regfile|data_readRegB[23]~177_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[23]~172_combout ),
	.datad(\my_regfile|data_readRegB[23]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~188 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[21]~230_combout ,\my_regfile|data_readRegB[20]~251_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N8
cycloneive_lcell_comb \my_processor|realInputB[20]~11 (
// Equation(s):
// \my_processor|realInputB[20]~11_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[20]~251_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[20]~251_combout ),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[20]~11 .lut_mask = 16'hCCF0;
defparam \my_processor|realInputB[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N27
dffeas \my_regfile|register[30].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y47_N25
dffeas \my_regfile|register[29].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[20]~129_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~249 (
// Equation(s):
// \my_regfile|data_readRegA[20]~249_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[20].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[20].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[20].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~249 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \my_regfile|register[27].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \my_regfile|register[28].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~247 (
// Equation(s):
// \my_regfile|data_readRegA[20]~247_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[20].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[20].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[20].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~247 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N9
dffeas \my_regfile|register[25].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~246 (
// Equation(s):
// \my_regfile|data_readRegA[20]~246_combout  = (\my_regfile|register[26].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[20].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~246 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N31
dffeas \my_regfile|register[31].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~248 (
// Equation(s):
// \my_regfile|data_readRegA[20]~248_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|register[31].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[31].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~248 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~250 (
// Equation(s):
// \my_regfile|data_readRegA[20]~250_combout  = (\my_regfile|data_readRegA[20]~249_combout ) # ((\my_regfile|data_readRegA[20]~247_combout ) # ((\my_regfile|data_readRegA[20]~246_combout ) # (\my_regfile|data_readRegA[20]~248_combout )))

	.dataa(\my_regfile|data_readRegA[20]~249_combout ),
	.datab(\my_regfile|data_readRegA[20]~247_combout ),
	.datac(\my_regfile|data_readRegA[20]~246_combout ),
	.datad(\my_regfile|data_readRegA[20]~248_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~250 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N13
dffeas \my_regfile|register[6].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N7
dffeas \my_regfile|register[5].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~233 (
// Equation(s):
// \my_regfile|data_readRegA[20]~233_combout  = (\my_regfile|register[6].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ) # ((\my_regfile|readA_decode|WideAnd0~103_combout  & \my_regfile|register[5].reg_i|reg32[20].dffe_i|q~q 
// )))) # (!\my_regfile|register[6].reg_i|reg32[20].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[5].reg_i|reg32[20].dffe_i|q~q )))

	.dataa(\my_regfile|register[6].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~233 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N12
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~129_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N13
dffeas \my_regfile|register[2].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N15
dffeas \my_regfile|register[1].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~231 (
// Equation(s):
// \my_regfile|data_readRegA[20]~231_combout  = (\my_regfile|register[2].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[20].dffe_i|q~q 
// )))) # (!\my_regfile|register[2].reg_i|reg32[20].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[20].dffe_i|q~q )))

	.dataa(\my_regfile|register[2].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~231 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N1
dffeas \my_regfile|register[7].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N23
dffeas \my_regfile|register[8].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~234 (
// Equation(s):
// \my_regfile|data_readRegA[20]~234_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[20].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[20].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[20].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~234 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N31
dffeas \my_regfile|register[3].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N29
dffeas \my_regfile|register[4].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~232 (
// Equation(s):
// \my_regfile|data_readRegA[20]~232_combout  = (\my_regfile|register[3].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~101_combout ) # ((\my_regfile|register[4].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~100_combout 
// )))) # (!\my_regfile|register[3].reg_i|reg32[20].dffe_i|q~q  & (\my_regfile|register[4].reg_i|reg32[20].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~100_combout )))

	.dataa(\my_regfile|register[3].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|register[4].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~232 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~235 (
// Equation(s):
// \my_regfile|data_readRegA[20]~235_combout  = (\my_regfile|data_readRegA[20]~233_combout ) # ((\my_regfile|data_readRegA[20]~231_combout ) # ((\my_regfile|data_readRegA[20]~234_combout ) # (\my_regfile|data_readRegA[20]~232_combout )))

	.dataa(\my_regfile|data_readRegA[20]~233_combout ),
	.datab(\my_regfile|data_readRegA[20]~231_combout ),
	.datac(\my_regfile|data_readRegA[20]~234_combout ),
	.datad(\my_regfile|data_readRegA[20]~232_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~235 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N20
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N21
dffeas \my_regfile|register[22].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N7
dffeas \my_regfile|register[21].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~243 (
// Equation(s):
// \my_regfile|data_readRegA[20]~243_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[20].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (((\my_regfile|register[21].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~243 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~129_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N3
dffeas \my_regfile|register[18].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N1
dffeas \my_regfile|register[17].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~241 (
// Equation(s):
// \my_regfile|data_readRegA[20]~241_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[20].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[18].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|register[17].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~241 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N12
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~129_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N13
dffeas \my_regfile|register[24].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N2
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~129_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N3
dffeas \my_regfile|register[23].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~244 (
// Equation(s):
// \my_regfile|data_readRegA[20]~244_combout  = (\my_regfile|register[24].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|register[23].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|register[24].reg_i|reg32[20].dffe_i|q~q  & (\my_regfile|register[23].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|register[24].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|register[23].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~244 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N23
dffeas \my_regfile|register[19].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N11
dffeas \my_regfile|register[20].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~242 (
// Equation(s):
// \my_regfile|data_readRegA[20]~242_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[20].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[20].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[20].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~242 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~245 (
// Equation(s):
// \my_regfile|data_readRegA[20]~245_combout  = (\my_regfile|data_readRegA[20]~243_combout ) # ((\my_regfile|data_readRegA[20]~241_combout ) # ((\my_regfile|data_readRegA[20]~244_combout ) # (\my_regfile|data_readRegA[20]~242_combout )))

	.dataa(\my_regfile|data_readRegA[20]~243_combout ),
	.datab(\my_regfile|data_readRegA[20]~241_combout ),
	.datac(\my_regfile|data_readRegA[20]~244_combout ),
	.datad(\my_regfile|data_readRegA[20]~242_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~245 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N25
dffeas \my_regfile|register[12].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y47_N7
dffeas \my_regfile|register[11].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~237 (
// Equation(s):
// \my_regfile|data_readRegA[20]~237_combout  = (\my_regfile|register[12].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|register[11].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout 
// )))) # (!\my_regfile|register[12].reg_i|reg32[20].dffe_i|q~q  & (((\my_regfile|register[11].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~237 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N1
dffeas \my_regfile|register[15].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N5
dffeas \my_regfile|register[16].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~239 (
// Equation(s):
// \my_regfile|data_readRegA[20]~239_combout  = (\my_regfile|register[15].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~113_combout ) # ((\my_regfile|register[16].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|register[15].reg_i|reg32[20].dffe_i|q~q  & (((\my_regfile|register[16].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|register[15].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~239 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N13
dffeas \my_regfile|register[14].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N3
dffeas \my_regfile|register[13].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~129_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~238 (
// Equation(s):
// \my_regfile|data_readRegA[20]~238_combout  = (\my_regfile|register[14].reg_i|reg32[20].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|register[13].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|register[14].reg_i|reg32[20].dffe_i|q~q  & (((\my_regfile|register[13].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|register[14].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~238 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \my_regfile|register[9].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[9].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N29
dffeas \my_regfile|register[9].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N4
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N5
dffeas \my_regfile|register[10].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~236 (
// Equation(s):
// \my_regfile|data_readRegA[20]~236_combout  = (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[20].dffe_i|q~q ) # ((\my_regfile|register[9].reg_i|reg32[20].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~106_combout  & (\my_regfile|register[9].reg_i|reg32[20].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~107_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datab(\my_regfile|register[9].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|register[10].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~236 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~240 (
// Equation(s):
// \my_regfile|data_readRegA[20]~240_combout  = (\my_regfile|data_readRegA[20]~237_combout ) # ((\my_regfile|data_readRegA[20]~239_combout ) # ((\my_regfile|data_readRegA[20]~238_combout ) # (\my_regfile|data_readRegA[20]~236_combout )))

	.dataa(\my_regfile|data_readRegA[20]~237_combout ),
	.datab(\my_regfile|data_readRegA[20]~239_combout ),
	.datac(\my_regfile|data_readRegA[20]~238_combout ),
	.datad(\my_regfile|data_readRegA[20]~236_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~240 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~251 (
// Equation(s):
// \my_regfile|data_readRegA[20]~251_combout  = (\my_regfile|data_readRegA[20]~250_combout ) # ((\my_regfile|data_readRegA[20]~235_combout ) # ((\my_regfile|data_readRegA[20]~245_combout ) # (\my_regfile|data_readRegA[20]~240_combout )))

	.dataa(\my_regfile|data_readRegA[20]~250_combout ),
	.datab(\my_regfile|data_readRegA[20]~235_combout ),
	.datac(\my_regfile|data_readRegA[20]~245_combout ),
	.datad(\my_regfile|data_readRegA[20]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~251 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneive_lcell_comb \my_processor|realInputB[19]~12 (
// Equation(s):
// \my_processor|realInputB[19]~12_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[19]~272_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[19]~272_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[19]~12 .lut_mask = 16'hAFA0;
defparam \my_processor|realInputB[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|Add0~36 (
// Equation(s):
// \my_processor|my_alu|Add0~36_combout  = ((\my_regfile|data_readRegA[18]~293_combout  $ (\my_processor|realInputB[18]~13_combout  $ (!\my_processor|my_alu|Add0~35 )))) # (GND)
// \my_processor|my_alu|Add0~37  = CARRY((\my_regfile|data_readRegA[18]~293_combout  & ((\my_processor|realInputB[18]~13_combout ) # (!\my_processor|my_alu|Add0~35 ))) # (!\my_regfile|data_readRegA[18]~293_combout  & (\my_processor|realInputB[18]~13_combout  
// & !\my_processor|my_alu|Add0~35 )))

	.dataa(\my_regfile|data_readRegA[18]~293_combout ),
	.datab(\my_processor|realInputB[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~35 ),
	.combout(\my_processor|my_alu|Add0~36_combout ),
	.cout(\my_processor|my_alu|Add0~37 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|Add0~38 (
// Equation(s):
// \my_processor|my_alu|Add0~38_combout  = (\my_regfile|data_readRegA[19]~272_combout  & ((\my_processor|realInputB[19]~12_combout  & (\my_processor|my_alu|Add0~37  & VCC)) # (!\my_processor|realInputB[19]~12_combout  & (!\my_processor|my_alu|Add0~37 )))) # 
// (!\my_regfile|data_readRegA[19]~272_combout  & ((\my_processor|realInputB[19]~12_combout  & (!\my_processor|my_alu|Add0~37 )) # (!\my_processor|realInputB[19]~12_combout  & ((\my_processor|my_alu|Add0~37 ) # (GND)))))
// \my_processor|my_alu|Add0~39  = CARRY((\my_regfile|data_readRegA[19]~272_combout  & (!\my_processor|realInputB[19]~12_combout  & !\my_processor|my_alu|Add0~37 )) # (!\my_regfile|data_readRegA[19]~272_combout  & ((!\my_processor|my_alu|Add0~37 ) # 
// (!\my_processor|realInputB[19]~12_combout ))))

	.dataa(\my_regfile|data_readRegA[19]~272_combout ),
	.datab(\my_processor|realInputB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~37 ),
	.combout(\my_processor|my_alu|Add0~38_combout ),
	.cout(\my_processor|my_alu|Add0~39 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|Add0~40 (
// Equation(s):
// \my_processor|my_alu|Add0~40_combout  = ((\my_processor|realInputB[20]~11_combout  $ (\my_regfile|data_readRegA[20]~251_combout  $ (!\my_processor|my_alu|Add0~39 )))) # (GND)
// \my_processor|my_alu|Add0~41  = CARRY((\my_processor|realInputB[20]~11_combout  & ((\my_regfile|data_readRegA[20]~251_combout ) # (!\my_processor|my_alu|Add0~39 ))) # (!\my_processor|realInputB[20]~11_combout  & (\my_regfile|data_readRegA[20]~251_combout  
// & !\my_processor|my_alu|Add0~39 )))

	.dataa(\my_processor|realInputB[20]~11_combout ),
	.datab(\my_regfile|data_readRegA[20]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~39 ),
	.combout(\my_processor|my_alu|Add0~40_combout ),
	.cout(\my_processor|my_alu|Add0~41 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N26
cycloneive_lcell_comb \my_processor|data_writeReg[20]~124 (
// Equation(s):
// \my_processor|data_writeReg[20]~124_combout  = (\my_processor|WideOr1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|WideOr1~combout  & (\my_regfile|data_readRegB[20]~251_combout ))

	.dataa(\my_regfile|data_readRegB[20]~251_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~124 .lut_mask = 16'hCCAA;
defparam \my_processor|data_writeReg[20]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N22
cycloneive_lcell_comb \my_processor|data_writeReg[20]~125 (
// Equation(s):
// \my_processor|data_writeReg[20]~125_combout  = (\my_regfile|data_readRegA[20]~251_combout  & ((\my_processor|my_alu|Selector31~10_combout ) # ((\my_processor|my_alu|Selector31~9_combout  & \my_processor|data_writeReg[20]~124_combout )))) # 
// (!\my_regfile|data_readRegA[20]~251_combout  & (\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|data_writeReg[20]~124_combout ) # (!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~251_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Selector31~10_combout ),
	.datad(\my_processor|data_writeReg[20]~124_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~125 .lut_mask = 16'hF8B0;
defparam \my_processor|data_writeReg[20]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \my_processor|data_writeReg[16]~86 (
// Equation(s):
// \my_processor|data_writeReg[16]~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|mydecoder|WideAnd0~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_processor|mydecoder|WideAnd0~5_combout )))

	.dataa(\my_processor|mydecoder|WideAnd0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|mydecoder|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~86 .lut_mask = 16'hF8F0;
defparam \my_processor|data_writeReg[16]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~15 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~15_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[30]~41_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[28]~83_combout ))))

	.dataa(\my_regfile|data_readRegA[28]~83_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[30]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~15 .lut_mask = 16'h3202;
defparam \my_processor|my_alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~14 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[31]~20_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[29]~62_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_regfile|data_readRegA[29]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~14 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~75 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftRight0~15_combout ) # ((\my_processor|my_alu|ShiftRight0~14_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~15_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~75 .lut_mask = 16'hCFCA;
defparam \my_processor|my_alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N11
dffeas \my_regfile|register[8].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[26].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[26].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[26]~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[26].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[26].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N29
dffeas \my_regfile|register[24].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~113 (
// Equation(s):
// \my_regfile|data_readRegB[26]~113_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[26].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~113 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N29
dffeas \my_regfile|register[5].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N21
dffeas \my_regfile|register[21].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~110 (
// Equation(s):
// \my_regfile|data_readRegB[26]~110_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[26].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~110 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[26].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[26].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[26]~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[26].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].reg_i|reg32[26].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N31
dffeas \my_regfile|register[22].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N16
cycloneive_lcell_comb \my_regfile|register[6].reg_i|reg32[26].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[6].reg_i|reg32[26].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[26]~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[26].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].reg_i|reg32[26].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N17
dffeas \my_regfile|register[6].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~111 (
// Equation(s):
// \my_regfile|data_readRegB[26]~111_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[26].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[26].dffe_i|q~q )))))

	.dataa(\my_regfile|register[22].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datad(\my_regfile|register[6].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~111 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N11
dffeas \my_regfile|register[23].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N29
dffeas \my_regfile|register[7].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~112 (
// Equation(s):
// \my_regfile|data_readRegB[26]~112_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[26].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[26].dffe_i|q~q )))))

	.dataa(\my_regfile|register[23].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_regfile|register[7].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~112 .lut_mask = 16'hA0C0;
defparam \my_regfile|data_readRegB[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~114 (
// Equation(s):
// \my_regfile|data_readRegB[26]~114_combout  = (\my_regfile|data_readRegB[26]~113_combout ) # ((\my_regfile|data_readRegB[26]~110_combout ) # ((\my_regfile|data_readRegB[26]~111_combout ) # (\my_regfile|data_readRegB[26]~112_combout )))

	.dataa(\my_regfile|data_readRegB[26]~113_combout ),
	.datab(\my_regfile|data_readRegB[26]~110_combout ),
	.datac(\my_regfile|data_readRegB[26]~111_combout ),
	.datad(\my_regfile|data_readRegB[26]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~114 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N7
dffeas \my_regfile|register[27].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N31
dffeas \my_regfile|register[11].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~117 (
// Equation(s):
// \my_regfile|data_readRegB[26]~117_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[26].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[26].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~117 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N13
dffeas \my_regfile|register[9].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \my_regfile|register[25].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~115 (
// Equation(s):
// \my_regfile|data_readRegB[26]~115_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[26].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_regfile|register[9].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~115 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[26].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[26].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[26]~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[26].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[26].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N7
dffeas \my_regfile|register[12].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N13
dffeas \my_regfile|register[28].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~118 (
// Equation(s):
// \my_regfile|data_readRegB[26]~118_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[26].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[28].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~118 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N28
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[26].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[26].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[26]~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[26].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].reg_i|reg32[26].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N29
dffeas \my_regfile|register[10].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N31
dffeas \my_regfile|register[26].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~116 (
// Equation(s):
// \my_regfile|data_readRegB[26]~116_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[26].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[26].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~116 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~119 (
// Equation(s):
// \my_regfile|data_readRegB[26]~119_combout  = (\my_regfile|data_readRegB[26]~117_combout ) # ((\my_regfile|data_readRegB[26]~115_combout ) # ((\my_regfile|data_readRegB[26]~118_combout ) # (\my_regfile|data_readRegB[26]~116_combout )))

	.dataa(\my_regfile|data_readRegB[26]~117_combout ),
	.datab(\my_regfile|data_readRegB[26]~115_combout ),
	.datac(\my_regfile|data_readRegB[26]~118_combout ),
	.datad(\my_regfile|data_readRegB[26]~116_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~119 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N26
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[26].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[26].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[26]~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[26].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[26].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N27
dffeas \my_regfile|register[18].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N21
dffeas \my_regfile|register[2].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~106 (
// Equation(s):
// \my_regfile|data_readRegB[26]~106_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[26].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[26].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~106 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N9
dffeas \my_regfile|register[4].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[26].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[26].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[26]~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[26].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[26].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N3
dffeas \my_regfile|register[20].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[26].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~108 (
// Equation(s):
// \my_regfile|data_readRegB[26]~108_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[26].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~108 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N1
dffeas \my_regfile|register[19].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N3
dffeas \my_regfile|register[3].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~107 (
// Equation(s):
// \my_regfile|data_readRegB[26]~107_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[26].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[26].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~107 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N13
dffeas \my_regfile|register[17].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N31
dffeas \my_regfile|register[1].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~105 (
// Equation(s):
// \my_regfile|data_readRegB[26]~105_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[26].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[26].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|register[1].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~105 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~109 (
// Equation(s):
// \my_regfile|data_readRegB[26]~109_combout  = (\my_regfile|data_readRegB[26]~106_combout ) # ((\my_regfile|data_readRegB[26]~108_combout ) # ((\my_regfile|data_readRegB[26]~107_combout ) # (\my_regfile|data_readRegB[26]~105_combout )))

	.dataa(\my_regfile|data_readRegB[26]~106_combout ),
	.datab(\my_regfile|data_readRegB[26]~108_combout ),
	.datac(\my_regfile|data_readRegB[26]~107_combout ),
	.datad(\my_regfile|data_readRegB[26]~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~109 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N21
dffeas \my_regfile|register[14].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \my_regfile|register[30].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~121 (
// Equation(s):
// \my_regfile|data_readRegB[26]~121_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[26].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~121 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \my_regfile|register[16].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N17
dffeas \my_regfile|register[15].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~122 (
// Equation(s):
// \my_regfile|data_readRegB[26]~122_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[26].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datad(\my_regfile|register[31].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~122 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~123 (
// Equation(s):
// \my_regfile|data_readRegB[26]~123_combout  = (\my_regfile|data_readRegB[26]~122_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[26].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[26]~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~123 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N5
dffeas \my_regfile|register[29].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[26]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N23
dffeas \my_regfile|register[13].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~120 (
// Equation(s):
// \my_regfile|data_readRegB[26]~120_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[26].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[26].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datad(\my_regfile|register[13].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~120 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~124 (
// Equation(s):
// \my_regfile|data_readRegB[26]~124_combout  = (\my_regfile|data_readRegB[26]~121_combout ) # ((\my_regfile|data_readRegB[26]~123_combout ) # (\my_regfile|data_readRegB[26]~120_combout ))

	.dataa(\my_regfile|data_readRegB[26]~121_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[26]~123_combout ),
	.datad(\my_regfile|data_readRegB[26]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~124 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~125 (
// Equation(s):
// \my_regfile|data_readRegB[26]~125_combout  = (\my_regfile|data_readRegB[26]~114_combout ) # ((\my_regfile|data_readRegB[26]~119_combout ) # ((\my_regfile|data_readRegB[26]~109_combout ) # (\my_regfile|data_readRegB[26]~124_combout )))

	.dataa(\my_regfile|data_readRegB[26]~114_combout ),
	.datab(\my_regfile|data_readRegB[26]~119_combout ),
	.datac(\my_regfile|data_readRegB[26]~109_combout ),
	.datad(\my_regfile|data_readRegB[26]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~125 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[27]~104_combout ,\my_regfile|data_readRegB[26]~125_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~50 (
// Equation(s):
// \my_processor|pcPlusN|Add0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~50_combout  & (\my_processor|pcPlusN|Add0~49  & VCC)) # (!\my_processor|pc_alu|Add0~50_combout  & (!\my_processor|pcPlusN|Add0~49 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~50_combout  & (!\my_processor|pcPlusN|Add0~49 )) # (!\my_processor|pc_alu|Add0~50_combout  & ((\my_processor|pcPlusN|Add0~49 ) # (GND)))))
// \my_processor|pcPlusN|Add0~51  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|pc_alu|Add0~50_combout  & !\my_processor|pcPlusN|Add0~49 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|pcPlusN|Add0~49 ) # (!\my_processor|pc_alu|Add0~50_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|pc_alu|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~49 ),
	.combout(\my_processor|pcPlusN|Add0~50_combout ),
	.cout(\my_processor|pcPlusN|Add0~51 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~52 (
// Equation(s):
// \my_processor|pcPlusN|Add0~52_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|pc_alu|Add0~52_combout  $ (!\my_processor|pcPlusN|Add0~51 )))) # (GND)
// \my_processor|pcPlusN|Add0~53  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~52_combout ) # (!\my_processor|pcPlusN|Add0~51 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|pc_alu|Add0~52_combout  & !\my_processor|pcPlusN|Add0~51 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|pc_alu|Add0~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~51 ),
	.combout(\my_processor|pcPlusN|Add0~52_combout ),
	.cout(\my_processor|pcPlusN|Add0~53 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \my_processor|pc_next[26]~60 (
// Equation(s):
// \my_processor|pc_next[26]~60_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~52_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~52_combout ))))

	.dataa(\my_processor|pc_alu|Add0~52_combout ),
	.datab(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datac(\my_processor|pcPlusN|Add0~52_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[26]~60 .lut_mask = 16'hFC22;
defparam \my_processor|pc_next[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \my_processor|pc_next[26]~61 (
// Equation(s):
// \my_processor|pc_next[26]~61_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[26]~60_combout  & (\my_regfile|data_readRegB[26]~125_combout )) # (!\my_processor|pc_next[26]~60_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [26]))))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[26]~60_combout ))))

	.dataa(\my_regfile|data_readRegB[26]~125_combout ),
	.datab(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|pc_next[26]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[26]~61 .lut_mask = 16'hBBC0;
defparam \my_processor|pc_next[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N15
dffeas \my_processor|pc|reg32[26].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[26]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \my_processor|pc_alu|Add0~24 (
// Equation(s):
// \my_processor|pc_alu|Add0~24_combout  = (\my_processor|pc|reg32[12].dffe_i|q~q  & (\my_processor|pc_alu|Add0~23  $ (GND))) # (!\my_processor|pc|reg32[12].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~23  & VCC))
// \my_processor|pc_alu|Add0~25  = CARRY((\my_processor|pc|reg32[12].dffe_i|q~q  & !\my_processor|pc_alu|Add0~23 ))

	.dataa(\my_processor|pc|reg32[12].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~23 ),
	.combout(\my_processor|pc_alu|Add0~24_combout ),
	.cout(\my_processor|pc_alu|Add0~25 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~24 .lut_mask = 16'hA50A;
defparam \my_processor|pc_alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \my_processor|pc_alu|Add0~26 (
// Equation(s):
// \my_processor|pc_alu|Add0~26_combout  = (\my_processor|pc|reg32[13].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~25 )) # (!\my_processor|pc|reg32[13].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~25 ) # (GND)))
// \my_processor|pc_alu|Add0~27  = CARRY((!\my_processor|pc_alu|Add0~25 ) # (!\my_processor|pc|reg32[13].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[13].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~25 ),
	.combout(\my_processor|pc_alu|Add0~26_combout ),
	.cout(\my_processor|pc_alu|Add0~27 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~26 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \my_processor|pc_alu|Add0~28 (
// Equation(s):
// \my_processor|pc_alu|Add0~28_combout  = (\my_processor|pc|reg32[14].dffe_i|q~q  & (\my_processor|pc_alu|Add0~27  $ (GND))) # (!\my_processor|pc|reg32[14].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~27  & VCC))
// \my_processor|pc_alu|Add0~29  = CARRY((\my_processor|pc|reg32[14].dffe_i|q~q  & !\my_processor|pc_alu|Add0~27 ))

	.dataa(\my_processor|pc|reg32[14].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~27 ),
	.combout(\my_processor|pc_alu|Add0~28_combout ),
	.cout(\my_processor|pc_alu|Add0~29 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~28 .lut_mask = 16'hA50A;
defparam \my_processor|pc_alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \my_processor|pc_alu|Add0~30 (
// Equation(s):
// \my_processor|pc_alu|Add0~30_combout  = (\my_processor|pc|reg32[15].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~29 )) # (!\my_processor|pc|reg32[15].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~29 ) # (GND)))
// \my_processor|pc_alu|Add0~31  = CARRY((!\my_processor|pc_alu|Add0~29 ) # (!\my_processor|pc|reg32[15].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[15].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~29 ),
	.combout(\my_processor|pc_alu|Add0~30_combout ),
	.cout(\my_processor|pc_alu|Add0~31 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~30 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \my_processor|pc_alu|Add0~32 (
// Equation(s):
// \my_processor|pc_alu|Add0~32_combout  = (\my_processor|pc|reg32[16].dffe_i|q~q  & (\my_processor|pc_alu|Add0~31  $ (GND))) # (!\my_processor|pc|reg32[16].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~31  & VCC))
// \my_processor|pc_alu|Add0~33  = CARRY((\my_processor|pc|reg32[16].dffe_i|q~q  & !\my_processor|pc_alu|Add0~31 ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[16].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~31 ),
	.combout(\my_processor|pc_alu|Add0~32_combout ),
	.cout(\my_processor|pc_alu|Add0~33 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~32 .lut_mask = 16'hC30C;
defparam \my_processor|pc_alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \my_processor|pc_alu|Add0~34 (
// Equation(s):
// \my_processor|pc_alu|Add0~34_combout  = (\my_processor|pc|reg32[17].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~33 )) # (!\my_processor|pc|reg32[17].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~33 ) # (GND)))
// \my_processor|pc_alu|Add0~35  = CARRY((!\my_processor|pc_alu|Add0~33 ) # (!\my_processor|pc|reg32[17].dffe_i|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[17].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~33 ),
	.combout(\my_processor|pc_alu|Add0~34_combout ),
	.cout(\my_processor|pc_alu|Add0~35 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~34 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~32 (
// Equation(s):
// \my_processor|pcPlusN|Add0~32_combout  = ((\my_processor|pc_alu|Add0~32_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|pcPlusN|Add0~31 )))) # (GND)
// \my_processor|pcPlusN|Add0~33  = CARRY((\my_processor|pc_alu|Add0~32_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|pcPlusN|Add0~31 ))) # (!\my_processor|pc_alu|Add0~32_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|pcPlusN|Add0~31 )))

	.dataa(\my_processor|pc_alu|Add0~32_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~31 ),
	.combout(\my_processor|pcPlusN|Add0~32_combout ),
	.cout(\my_processor|pcPlusN|Add0~33 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~34 (
// Equation(s):
// \my_processor|pcPlusN|Add0~34_combout  = (\my_processor|pc_alu|Add0~34_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|pcPlusN|Add0~33  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|pcPlusN|Add0~33 )))) # (!\my_processor|pc_alu|Add0~34_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|pcPlusN|Add0~33 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|pcPlusN|Add0~33 ) # (GND)))))
// \my_processor|pcPlusN|Add0~35  = CARRY((\my_processor|pc_alu|Add0~34_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|pcPlusN|Add0~33 )) # (!\my_processor|pc_alu|Add0~34_combout  & ((!\my_processor|pcPlusN|Add0~33 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|pc_alu|Add0~34_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~33 ),
	.combout(\my_processor|pcPlusN|Add0~34_combout ),
	.cout(\my_processor|pcPlusN|Add0~35 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \my_processor|pc_next[17]~42 (
// Equation(s):
// \my_processor|pc_next[17]~42_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~5_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_alu|Add0~34_combout )))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[17]~42 .lut_mask = 16'hE5E0;
defparam \my_processor|pc_next[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \my_processor|pc_next[17]~43 (
// Equation(s):
// \my_processor|pc_next[17]~43_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[17]~42_combout  & (\my_regfile|data_readRegB[17]~314_combout )) # (!\my_processor|pc_next[17]~42_combout  & 
// ((\my_processor|pcPlusN|Add0~34_combout ))))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[17]~42_combout ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datab(\my_regfile|data_readRegB[17]~314_combout ),
	.datac(\my_processor|pcPlusN|Add0~34_combout ),
	.datad(\my_processor|pc_next[17]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[17]~43 .lut_mask = 16'hDDA0;
defparam \my_processor|pc_next[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N23
dffeas \my_processor|pc|reg32[17].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[17]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \my_processor|pc_alu|Add0~36 (
// Equation(s):
// \my_processor|pc_alu|Add0~36_combout  = (\my_processor|pc|reg32[18].dffe_i|q~q  & (\my_processor|pc_alu|Add0~35  $ (GND))) # (!\my_processor|pc|reg32[18].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~35  & VCC))
// \my_processor|pc_alu|Add0~37  = CARRY((\my_processor|pc|reg32[18].dffe_i|q~q  & !\my_processor|pc_alu|Add0~35 ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[18].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~35 ),
	.combout(\my_processor|pc_alu|Add0~36_combout ),
	.cout(\my_processor|pc_alu|Add0~37 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~36 .lut_mask = 16'hC30C;
defparam \my_processor|pc_alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~36 (
// Equation(s):
// \my_processor|pcPlusN|Add0~36_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|pc_alu|Add0~36_combout  $ (!\my_processor|pcPlusN|Add0~35 )))) # (GND)
// \my_processor|pcPlusN|Add0~37  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~36_combout ) # (!\my_processor|pcPlusN|Add0~35 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|pc_alu|Add0~36_combout  & !\my_processor|pcPlusN|Add0~35 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|pc_alu|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~35 ),
	.combout(\my_processor|pcPlusN|Add0~36_combout ),
	.cout(\my_processor|pcPlusN|Add0~37 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \my_processor|pc_next[18]~44 (
// Equation(s):
// \my_processor|pc_next[18]~44_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// (\my_processor|pcPlusN|Add0~36_combout )) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_alu|Add0~36_combout )))))

	.dataa(\my_processor|pcPlusN|Add0~36_combout ),
	.datab(\my_processor|pc_alu|Add0~36_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[18]~44 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_next[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \my_processor|pc_next[18]~45 (
// Equation(s):
// \my_processor|pc_next[18]~45_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[18]~44_combout  & ((\my_regfile|data_readRegB[18]~293_combout ))) # (!\my_processor|pc_next[18]~44_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[18]~44_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|data_readRegB[18]~293_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[18]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[18]~45 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \my_processor|pc|reg32[18].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[18]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \my_processor|pc_alu|Add0~38 (
// Equation(s):
// \my_processor|pc_alu|Add0~38_combout  = (\my_processor|pc|reg32[19].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~37 )) # (!\my_processor|pc|reg32[19].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~37 ) # (GND)))
// \my_processor|pc_alu|Add0~39  = CARRY((!\my_processor|pc_alu|Add0~37 ) # (!\my_processor|pc|reg32[19].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[19].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~37 ),
	.combout(\my_processor|pc_alu|Add0~38_combout ),
	.cout(\my_processor|pc_alu|Add0~39 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~38 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~38 (
// Equation(s):
// \my_processor|pcPlusN|Add0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~38_combout  & (\my_processor|pcPlusN|Add0~37  & VCC)) # (!\my_processor|pc_alu|Add0~38_combout  & (!\my_processor|pcPlusN|Add0~37 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~38_combout  & (!\my_processor|pcPlusN|Add0~37 )) # (!\my_processor|pc_alu|Add0~38_combout  & ((\my_processor|pcPlusN|Add0~37 ) # (GND)))))
// \my_processor|pcPlusN|Add0~39  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|pc_alu|Add0~38_combout  & !\my_processor|pcPlusN|Add0~37 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|pcPlusN|Add0~37 ) # (!\my_processor|pc_alu|Add0~38_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|pc_alu|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~37 ),
	.combout(\my_processor|pcPlusN|Add0~38_combout ),
	.cout(\my_processor|pcPlusN|Add0~39 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \my_processor|pc_next[19]~46 (
// Equation(s):
// \my_processor|pc_next[19]~46_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~5_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (\my_processor|pc_alu|Add0~38_combout ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datab(\my_processor|pc_alu|Add0~38_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|pc_next[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[19]~46 .lut_mask = 16'hF4A4;
defparam \my_processor|pc_next[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \my_processor|pc_next[19]~47 (
// Equation(s):
// \my_processor|pc_next[19]~47_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[19]~46_combout  & ((\my_regfile|data_readRegB[19]~272_combout ))) # (!\my_processor|pc_next[19]~46_combout  & 
// (\my_processor|pcPlusN|Add0~38_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[19]~46_combout ))))

	.dataa(\my_processor|pcPlusN|Add0~38_combout ),
	.datab(\my_regfile|data_readRegB[19]~272_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[19]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[19]~47 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N27
dffeas \my_processor|pc|reg32[19].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[19]~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \my_processor|pc_alu|Add0~40 (
// Equation(s):
// \my_processor|pc_alu|Add0~40_combout  = (\my_processor|pc|reg32[20].dffe_i|q~q  & (\my_processor|pc_alu|Add0~39  $ (GND))) # (!\my_processor|pc|reg32[20].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~39  & VCC))
// \my_processor|pc_alu|Add0~41  = CARRY((\my_processor|pc|reg32[20].dffe_i|q~q  & !\my_processor|pc_alu|Add0~39 ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[20].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~39 ),
	.combout(\my_processor|pc_alu|Add0~40_combout ),
	.cout(\my_processor|pc_alu|Add0~41 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~40 .lut_mask = 16'hC30C;
defparam \my_processor|pc_alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~40 (
// Equation(s):
// \my_processor|pcPlusN|Add0~40_combout  = ((\my_processor|pc_alu|Add0~40_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|pcPlusN|Add0~39 )))) # (GND)
// \my_processor|pcPlusN|Add0~41  = CARRY((\my_processor|pc_alu|Add0~40_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|pcPlusN|Add0~39 ))) # (!\my_processor|pc_alu|Add0~40_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|pcPlusN|Add0~39 )))

	.dataa(\my_processor|pc_alu|Add0~40_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~39 ),
	.combout(\my_processor|pcPlusN|Add0~40_combout ),
	.cout(\my_processor|pcPlusN|Add0~41 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N18
cycloneive_lcell_comb \my_processor|pc_next[20]~48 (
// Equation(s):
// \my_processor|pc_next[20]~48_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~40_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~40_combout ))))

	.dataa(\my_processor|pc_alu|Add0~40_combout ),
	.datab(\my_processor|pcPlusN|Add0~40_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[20]~48 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_next[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N16
cycloneive_lcell_comb \my_processor|pc_next[20]~49 (
// Equation(s):
// \my_processor|pc_next[20]~49_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[20]~48_combout  & (\my_regfile|data_readRegB[20]~251_combout )) # (!\my_processor|pc_next[20]~48_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[20]~48_combout ))))

	.dataa(\my_regfile|data_readRegB[20]~251_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[20]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[20]~49 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_next[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N17
dffeas \my_processor|pc|reg32[20].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[20]~49_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \my_processor|pc_alu|Add0~42 (
// Equation(s):
// \my_processor|pc_alu|Add0~42_combout  = (\my_processor|pc|reg32[21].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~41 )) # (!\my_processor|pc|reg32[21].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~41 ) # (GND)))
// \my_processor|pc_alu|Add0~43  = CARRY((!\my_processor|pc_alu|Add0~41 ) # (!\my_processor|pc|reg32[21].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[21].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~41 ),
	.combout(\my_processor|pc_alu|Add0~42_combout ),
	.cout(\my_processor|pc_alu|Add0~43 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~42 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \my_processor|pc_alu|Add0~44 (
// Equation(s):
// \my_processor|pc_alu|Add0~44_combout  = (\my_processor|pc|reg32[22].dffe_i|q~q  & (\my_processor|pc_alu|Add0~43  $ (GND))) # (!\my_processor|pc|reg32[22].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~43  & VCC))
// \my_processor|pc_alu|Add0~45  = CARRY((\my_processor|pc|reg32[22].dffe_i|q~q  & !\my_processor|pc_alu|Add0~43 ))

	.dataa(\my_processor|pc|reg32[22].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~43 ),
	.combout(\my_processor|pc_alu|Add0~44_combout ),
	.cout(\my_processor|pc_alu|Add0~45 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~44 .lut_mask = 16'hA50A;
defparam \my_processor|pc_alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \my_processor|pc_alu|Add0~46 (
// Equation(s):
// \my_processor|pc_alu|Add0~46_combout  = (\my_processor|pc|reg32[23].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~45 )) # (!\my_processor|pc|reg32[23].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~45 ) # (GND)))
// \my_processor|pc_alu|Add0~47  = CARRY((!\my_processor|pc_alu|Add0~45 ) # (!\my_processor|pc|reg32[23].dffe_i|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[23].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~45 ),
	.combout(\my_processor|pc_alu|Add0~46_combout ),
	.cout(\my_processor|pc_alu|Add0~47 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~46 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \my_processor|pc_alu|Add0~48 (
// Equation(s):
// \my_processor|pc_alu|Add0~48_combout  = (\my_processor|pc|reg32[24].dffe_i|q~q  & (\my_processor|pc_alu|Add0~47  $ (GND))) # (!\my_processor|pc|reg32[24].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~47  & VCC))
// \my_processor|pc_alu|Add0~49  = CARRY((\my_processor|pc|reg32[24].dffe_i|q~q  & !\my_processor|pc_alu|Add0~47 ))

	.dataa(\my_processor|pc|reg32[24].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~47 ),
	.combout(\my_processor|pc_alu|Add0~48_combout ),
	.cout(\my_processor|pc_alu|Add0~49 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~48 .lut_mask = 16'hA50A;
defparam \my_processor|pc_alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \my_processor|pc_alu|Add0~50 (
// Equation(s):
// \my_processor|pc_alu|Add0~50_combout  = (\my_processor|pc|reg32[25].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~49 )) # (!\my_processor|pc|reg32[25].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~49 ) # (GND)))
// \my_processor|pc_alu|Add0~51  = CARRY((!\my_processor|pc_alu|Add0~49 ) # (!\my_processor|pc|reg32[25].dffe_i|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[25].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~49 ),
	.combout(\my_processor|pc_alu|Add0~50_combout ),
	.cout(\my_processor|pc_alu|Add0~51 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~50 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \my_processor|pc_alu|Add0~52 (
// Equation(s):
// \my_processor|pc_alu|Add0~52_combout  = (\my_processor|pc|reg32[26].dffe_i|q~q  & (\my_processor|pc_alu|Add0~51  $ (GND))) # (!\my_processor|pc|reg32[26].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~51  & VCC))
// \my_processor|pc_alu|Add0~53  = CARRY((\my_processor|pc|reg32[26].dffe_i|q~q  & !\my_processor|pc_alu|Add0~51 ))

	.dataa(\my_processor|pc|reg32[26].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~51 ),
	.combout(\my_processor|pc_alu|Add0~52_combout ),
	.cout(\my_processor|pc_alu|Add0~53 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~52 .lut_mask = 16'hA50A;
defparam \my_processor|pc_alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector29~10 (
// Equation(s):
// \my_processor|my_alu|Selector29~10_combout  = (\my_processor|my_alu|Selector31~14_combout ) # ((\my_processor|ALUop[0]~8_combout  & \my_processor|my_alu|Selector31~9_combout ))

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~10 .lut_mask = 16'hEECC;
defparam \my_processor|my_alu|Selector29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \my_processor|realInputB[26]~5 (
// Equation(s):
// \my_processor|realInputB[26]~5_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[26]~125_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[26]~125_combout ),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[26]~5 .lut_mask = 16'hAAF0;
defparam \my_processor|realInputB[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \my_processor|realInputB[25]~6 (
// Equation(s):
// \my_processor|realInputB[25]~6_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[25]~146_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[25]~146_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[25]~6 .lut_mask = 16'hCFC0;
defparam \my_processor|realInputB[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \my_processor|realInputB[24]~7 (
// Equation(s):
// \my_processor|realInputB[24]~7_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[24]~167_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[24]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[24]~7 .lut_mask = 16'hCFC0;
defparam \my_processor|realInputB[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
cycloneive_lcell_comb \my_processor|realInputB[23]~8 (
// Equation(s):
// \my_processor|realInputB[23]~8_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[23]~188_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[23]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[23]~8 .lut_mask = 16'hAFA0;
defparam \my_processor|realInputB[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N6
cycloneive_lcell_comb \my_processor|realInputB[22]~9 (
// Equation(s):
// \my_processor|realInputB[22]~9_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[22]~209_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[22]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[22]~9 .lut_mask = 16'hAFA0;
defparam \my_processor|realInputB[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N5
dffeas \my_regfile|register[16].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N11
dffeas \my_regfile|register[15].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~197 (
// Equation(s):
// \my_regfile|data_readRegA[22]~197_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~112_combout  & \my_regfile|register[16].reg_i|reg32[22].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|register[16].reg_i|reg32[22].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|register[15].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~197 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N23
dffeas \my_regfile|register[9].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N3
dffeas \my_regfile|register[10].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~194 (
// Equation(s):
// \my_regfile|data_readRegA[22]~194_combout  = (\my_regfile|register[9].reg_i|reg32[22].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~107_combout ) # ((\my_regfile|register[10].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout 
// )))) # (!\my_regfile|register[9].reg_i|reg32[22].dffe_i|q~q  & (((\my_regfile|register[10].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~194 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N21
dffeas \my_regfile|register[13].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N12
cycloneive_lcell_comb \my_regfile|register[14].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[14].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[14].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[14].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N13
dffeas \my_regfile|register[14].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~196 (
// Equation(s):
// \my_regfile|data_readRegA[22]~196_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~111_combout  & \my_regfile|register[13].reg_i|reg32[22].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[13].reg_i|reg32[22].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|register[14].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~196 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N29
dffeas \my_regfile|register[11].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N29
dffeas \my_regfile|register[12].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~195 (
// Equation(s):
// \my_regfile|data_readRegA[22]~195_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[22].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[22].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~195 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[22]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~198 (
// Equation(s):
// \my_regfile|data_readRegA[22]~198_combout  = (\my_regfile|data_readRegA[22]~197_combout ) # ((\my_regfile|data_readRegA[22]~194_combout ) # ((\my_regfile|data_readRegA[22]~196_combout ) # (\my_regfile|data_readRegA[22]~195_combout )))

	.dataa(\my_regfile|data_readRegA[22]~197_combout ),
	.datab(\my_regfile|data_readRegA[22]~194_combout ),
	.datac(\my_regfile|data_readRegA[22]~196_combout ),
	.datad(\my_regfile|data_readRegA[22]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~198 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~146_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N25
dffeas \my_regfile|register[18].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~146_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N23
dffeas \my_regfile|register[17].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~199 (
// Equation(s):
// \my_regfile|data_readRegA[22]~199_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[18].reg_i|reg32[22].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[17].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~199 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~146_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N25
dffeas \my_regfile|register[24].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N27
dffeas \my_regfile|register[23].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~202 (
// Equation(s):
// \my_regfile|data_readRegA[22]~202_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|register[23].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (((\my_regfile|register[23].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~202 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N14
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N15
dffeas \my_regfile|register[20].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N13
dffeas \my_regfile|register[19].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~200 (
// Equation(s):
// \my_regfile|data_readRegA[22]~200_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|register[20].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|register[20].reg_i|reg32[22].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~200 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N0
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N1
dffeas \my_regfile|register[22].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N19
dffeas \my_regfile|register[21].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~201 (
// Equation(s):
// \my_regfile|data_readRegA[22]~201_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (((\my_regfile|register[21].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~201 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~203 (
// Equation(s):
// \my_regfile|data_readRegA[22]~203_combout  = (\my_regfile|data_readRegA[22]~199_combout ) # ((\my_regfile|data_readRegA[22]~202_combout ) # ((\my_regfile|data_readRegA[22]~200_combout ) # (\my_regfile|data_readRegA[22]~201_combout )))

	.dataa(\my_regfile|data_readRegA[22]~199_combout ),
	.datab(\my_regfile|data_readRegA[22]~202_combout ),
	.datac(\my_regfile|data_readRegA[22]~200_combout ),
	.datad(\my_regfile|data_readRegA[22]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~203 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N30
cycloneive_lcell_comb \my_regfile|register[5].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[5].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~146_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N31
dffeas \my_regfile|register[5].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N29
dffeas \my_regfile|register[6].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~191 (
// Equation(s):
// \my_regfile|data_readRegA[22]~191_combout  = (\my_regfile|register[5].reg_i|reg32[22].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~103_combout ) # ((\my_regfile|register[6].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|register[5].reg_i|reg32[22].dffe_i|q~q  & (\my_regfile|register[6].reg_i|reg32[22].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_regfile|register[6].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~191 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N25
dffeas \my_regfile|register[2].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N20
cycloneive_lcell_comb \my_regfile|register[1].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[1].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[1].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N21
dffeas \my_regfile|register[1].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~189 (
// Equation(s):
// \my_regfile|data_readRegA[22]~189_combout  = (\my_regfile|register[2].reg_i|reg32[22].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~99_combout 
// )))) # (!\my_regfile|register[2].reg_i|reg32[22].dffe_i|q~q  & (\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout )))

	.dataa(\my_regfile|register[2].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~189 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N17
dffeas \my_regfile|register[7].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N11
dffeas \my_regfile|register[8].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~192 (
// Equation(s):
// \my_regfile|data_readRegA[22]~192_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[22].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[22].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~192 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N25
dffeas \my_regfile|register[4].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N23
dffeas \my_regfile|register[3].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~190 (
// Equation(s):
// \my_regfile|data_readRegA[22]~190_combout  = (\my_regfile|readA_decode|WideAnd0~101_combout  & ((\my_regfile|register[3].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|register[4].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~100_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[4].reg_i|reg32[22].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~190 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[22]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~193 (
// Equation(s):
// \my_regfile|data_readRegA[22]~193_combout  = (\my_regfile|data_readRegA[22]~191_combout ) # ((\my_regfile|data_readRegA[22]~189_combout ) # ((\my_regfile|data_readRegA[22]~192_combout ) # (\my_regfile|data_readRegA[22]~190_combout )))

	.dataa(\my_regfile|data_readRegA[22]~191_combout ),
	.datab(\my_regfile|data_readRegA[22]~189_combout ),
	.datac(\my_regfile|data_readRegA[22]~192_combout ),
	.datad(\my_regfile|data_readRegA[22]~190_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~193 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N15
dffeas \my_regfile|register[28].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N31
dffeas \my_regfile|register[27].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~205 (
// Equation(s):
// \my_regfile|data_readRegA[22]~205_combout  = (\my_regfile|register[28].reg_i|reg32[22].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[22].dffe_i|q~q 
// )))) # (!\my_regfile|register[28].reg_i|reg32[22].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[22].dffe_i|q~q )))

	.dataa(\my_regfile|register[28].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~205 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N19
dffeas \my_regfile|register[31].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~206 (
// Equation(s):
// \my_regfile|data_readRegA[22]~206_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[22].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~206 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N24
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N25
dffeas \my_regfile|register[26].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N3
dffeas \my_regfile|register[25].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~204 (
// Equation(s):
// \my_regfile|data_readRegA[22]~204_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|register[25].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (((\my_regfile|register[25].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~204 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \my_regfile|register[30].reg_i|reg32[22].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[30].reg_i|reg32[22].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[22]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~146_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[22].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].reg_i|reg32[22].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N29
dffeas \my_regfile|register[30].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~207 (
// Equation(s):
// \my_regfile|data_readRegA[22]~207_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[22].dffe_i|q~q ) # ((\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~123_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~123_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datad(\my_regfile|register[29].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~207 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~208 (
// Equation(s):
// \my_regfile|data_readRegA[22]~208_combout  = (\my_regfile|data_readRegA[22]~205_combout ) # ((\my_regfile|data_readRegA[22]~206_combout ) # ((\my_regfile|data_readRegA[22]~204_combout ) # (\my_regfile|data_readRegA[22]~207_combout )))

	.dataa(\my_regfile|data_readRegA[22]~205_combout ),
	.datab(\my_regfile|data_readRegA[22]~206_combout ),
	.datac(\my_regfile|data_readRegA[22]~204_combout ),
	.datad(\my_regfile|data_readRegA[22]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~208 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~209 (
// Equation(s):
// \my_regfile|data_readRegA[22]~209_combout  = (\my_regfile|data_readRegA[22]~198_combout ) # ((\my_regfile|data_readRegA[22]~203_combout ) # ((\my_regfile|data_readRegA[22]~193_combout ) # (\my_regfile|data_readRegA[22]~208_combout )))

	.dataa(\my_regfile|data_readRegA[22]~198_combout ),
	.datab(\my_regfile|data_readRegA[22]~203_combout ),
	.datac(\my_regfile|data_readRegA[22]~193_combout ),
	.datad(\my_regfile|data_readRegA[22]~208_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~209 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N21
dffeas \my_regfile|register[8].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N21
dffeas \my_regfile|register[7].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~213 (
// Equation(s):
// \my_regfile|data_readRegA[21]~213_combout  = (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[21].dffe_i|q~q ) # ((\my_regfile|register[7].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~104_combout  & (((\my_regfile|register[7].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~213 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N15
dffeas \my_regfile|register[6].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~212 (
// Equation(s):
// \my_regfile|data_readRegA[21]~212_combout  = (\my_regfile|readA_decode|WideAnd0~102_combout  & ((\my_regfile|register[6].reg_i|reg32[21].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~103_combout  & \my_regfile|register[5].reg_i|reg32[21].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~102_combout  & (\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[5].reg_i|reg32[21].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[6].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~212 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N13
dffeas \my_regfile|register[4].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y47_N23
dffeas \my_regfile|register[3].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~211 (
// Equation(s):
// \my_regfile|data_readRegA[21]~211_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[21].dffe_i|q~q ) # ((\my_regfile|register[3].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (((\my_regfile|register[3].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~211 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N8
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N9
dffeas \my_regfile|register[2].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N30
cycloneive_lcell_comb \my_regfile|register[1].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[1].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N31
dffeas \my_regfile|register[1].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~210 (
// Equation(s):
// \my_regfile|data_readRegA[21]~210_combout  = (\my_regfile|readA_decode|WideAnd0~98_combout  & ((\my_regfile|register[2].reg_i|reg32[21].dffe_i|q~q ) # ((\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~99_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~98_combout  & (((\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~99_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~210 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[21]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~214 (
// Equation(s):
// \my_regfile|data_readRegA[21]~214_combout  = (\my_regfile|data_readRegA[21]~213_combout ) # ((\my_regfile|data_readRegA[21]~212_combout ) # ((\my_regfile|data_readRegA[21]~211_combout ) # (\my_regfile|data_readRegA[21]~210_combout )))

	.dataa(\my_regfile|data_readRegA[21]~213_combout ),
	.datab(\my_regfile|data_readRegA[21]~212_combout ),
	.datac(\my_regfile|data_readRegA[21]~211_combout ),
	.datad(\my_regfile|data_readRegA[21]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~214 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \my_regfile|register[13].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[13].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \my_regfile|register[13].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \my_regfile|register[14].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[14].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \my_regfile|register[14].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~217 (
// Equation(s):
// \my_regfile|data_readRegA[21]~217_combout  = (\my_regfile|readA_decode|WideAnd0~111_combout  & ((\my_regfile|register[13].reg_i|reg32[21].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~110_combout  & \my_regfile|register[14].reg_i|reg32[21].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~111_combout  & (((\my_regfile|readA_decode|WideAnd0~110_combout  & \my_regfile|register[14].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datab(\my_regfile|register[13].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datad(\my_regfile|register[14].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~217 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N23
dffeas \my_regfile|register[10].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N11
dffeas \my_regfile|register[9].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~215 (
// Equation(s):
// \my_regfile|data_readRegA[21]~215_combout  = (\my_regfile|register[10].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|register[9].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|register[10].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|register[9].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~107_combout )))

	.dataa(\my_regfile|register[10].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_regfile|register[9].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~215 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N9
dffeas \my_regfile|register[15].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N27
dffeas \my_regfile|register[16].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~218 (
// Equation(s):
// \my_regfile|data_readRegA[21]~218_combout  = (\my_regfile|register[15].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~113_combout ) # ((\my_regfile|register[16].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|register[15].reg_i|reg32[21].dffe_i|q~q  & (((\my_regfile|register[16].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|register[15].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~218 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N5
dffeas \my_regfile|register[12].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N13
dffeas \my_regfile|register[11].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~216 (
// Equation(s):
// \my_regfile|data_readRegA[21]~216_combout  = (\my_regfile|register[12].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|register[11].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout 
// )))) # (!\my_regfile|register[12].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|register[11].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout )))

	.dataa(\my_regfile|register[12].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_regfile|register[11].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~216 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~219 (
// Equation(s):
// \my_regfile|data_readRegA[21]~219_combout  = (\my_regfile|data_readRegA[21]~217_combout ) # ((\my_regfile|data_readRegA[21]~215_combout ) # ((\my_regfile|data_readRegA[21]~218_combout ) # (\my_regfile|data_readRegA[21]~216_combout )))

	.dataa(\my_regfile|data_readRegA[21]~217_combout ),
	.datab(\my_regfile|data_readRegA[21]~215_combout ),
	.datac(\my_regfile|data_readRegA[21]~218_combout ),
	.datad(\my_regfile|data_readRegA[21]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~219 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~137_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N17
dffeas \my_regfile|register[22].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N15
dffeas \my_regfile|register[21].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~222 (
// Equation(s):
// \my_regfile|data_readRegA[21]~222_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[21].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (((\my_regfile|register[21].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~222 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N25
dffeas \my_regfile|register[17].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N15
dffeas \my_regfile|register[18].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~220 (
// Equation(s):
// \my_regfile|data_readRegA[21]~220_combout  = (\my_regfile|register[17].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~114_combout ) # ((\my_regfile|register[18].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|register[17].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|register[18].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|register[17].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_regfile|register[18].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~220 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N9
dffeas \my_regfile|register[19].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N17
dffeas \my_regfile|register[20].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~221 (
// Equation(s):
// \my_regfile|data_readRegA[21]~221_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[21].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[21].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~221 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N10
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N11
dffeas \my_regfile|register[24].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N4
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N5
dffeas \my_regfile|register[23].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~223 (
// Equation(s):
// \my_regfile|data_readRegA[21]~223_combout  = (\my_regfile|register[24].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|register[23].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|register[24].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|register[23].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|register[24].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_regfile|register[23].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~223 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~224 (
// Equation(s):
// \my_regfile|data_readRegA[21]~224_combout  = (\my_regfile|data_readRegA[21]~222_combout ) # ((\my_regfile|data_readRegA[21]~220_combout ) # ((\my_regfile|data_readRegA[21]~221_combout ) # (\my_regfile|data_readRegA[21]~223_combout )))

	.dataa(\my_regfile|data_readRegA[21]~222_combout ),
	.datab(\my_regfile|data_readRegA[21]~220_combout ),
	.datac(\my_regfile|data_readRegA[21]~221_combout ),
	.datad(\my_regfile|data_readRegA[21]~223_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~224 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N3
dffeas \my_regfile|register[31].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~227 (
// Equation(s):
// \my_regfile|data_readRegA[21]~227_combout  = (\my_regfile|register[31].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|register[31].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~227 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N17
dffeas \my_regfile|register[28].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N23
dffeas \my_regfile|register[27].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~226 (
// Equation(s):
// \my_regfile|data_readRegA[21]~226_combout  = (\my_regfile|register[28].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[21].dffe_i|q~q 
// )))) # (!\my_regfile|register[28].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[21].dffe_i|q~q )))

	.dataa(\my_regfile|register[28].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~226 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N4
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[21].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[21].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[21]~137_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[21].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[21].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N5
dffeas \my_regfile|register[26].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[21].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N13
dffeas \my_regfile|register[25].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~225 (
// Equation(s):
// \my_regfile|data_readRegA[21]~225_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[21].dffe_i|q~q ) # ((\my_regfile|register[25].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (((\my_regfile|register[25].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~225 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N7
dffeas \my_regfile|register[29].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[21]~137_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N21
dffeas \my_regfile|register[30].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~228 (
// Equation(s):
// \my_regfile|data_readRegA[21]~228_combout  = (\my_regfile|register[29].reg_i|reg32[21].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ) # ((\my_regfile|register[30].reg_i|reg32[21].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~123_combout 
// )))) # (!\my_regfile|register[29].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|register[30].reg_i|reg32[21].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~123_combout )))

	.dataa(\my_regfile|register[29].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_regfile|register[30].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~228 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~229 (
// Equation(s):
// \my_regfile|data_readRegA[21]~229_combout  = (\my_regfile|data_readRegA[21]~227_combout ) # ((\my_regfile|data_readRegA[21]~226_combout ) # ((\my_regfile|data_readRegA[21]~225_combout ) # (\my_regfile|data_readRegA[21]~228_combout )))

	.dataa(\my_regfile|data_readRegA[21]~227_combout ),
	.datab(\my_regfile|data_readRegA[21]~226_combout ),
	.datac(\my_regfile|data_readRegA[21]~225_combout ),
	.datad(\my_regfile|data_readRegA[21]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~229 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~230 (
// Equation(s):
// \my_regfile|data_readRegA[21]~230_combout  = (\my_regfile|data_readRegA[21]~214_combout ) # ((\my_regfile|data_readRegA[21]~219_combout ) # ((\my_regfile|data_readRegA[21]~224_combout ) # (\my_regfile|data_readRegA[21]~229_combout )))

	.dataa(\my_regfile|data_readRegA[21]~214_combout ),
	.datab(\my_regfile|data_readRegA[21]~219_combout ),
	.datac(\my_regfile|data_readRegA[21]~224_combout ),
	.datad(\my_regfile|data_readRegA[21]~229_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~230 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N28
cycloneive_lcell_comb \my_processor|realInputB[21]~10 (
// Equation(s):
// \my_processor|realInputB[21]~10_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[21]~230_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[21]~10 .lut_mask = 16'hCFC0;
defparam \my_processor|realInputB[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|Add0~42 (
// Equation(s):
// \my_processor|my_alu|Add0~42_combout  = (\my_regfile|data_readRegA[21]~230_combout  & ((\my_processor|realInputB[21]~10_combout  & (\my_processor|my_alu|Add0~41  & VCC)) # (!\my_processor|realInputB[21]~10_combout  & (!\my_processor|my_alu|Add0~41 )))) # 
// (!\my_regfile|data_readRegA[21]~230_combout  & ((\my_processor|realInputB[21]~10_combout  & (!\my_processor|my_alu|Add0~41 )) # (!\my_processor|realInputB[21]~10_combout  & ((\my_processor|my_alu|Add0~41 ) # (GND)))))
// \my_processor|my_alu|Add0~43  = CARRY((\my_regfile|data_readRegA[21]~230_combout  & (!\my_processor|realInputB[21]~10_combout  & !\my_processor|my_alu|Add0~41 )) # (!\my_regfile|data_readRegA[21]~230_combout  & ((!\my_processor|my_alu|Add0~41 ) # 
// (!\my_processor|realInputB[21]~10_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~230_combout ),
	.datab(\my_processor|realInputB[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~41 ),
	.combout(\my_processor|my_alu|Add0~42_combout ),
	.cout(\my_processor|my_alu|Add0~43 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneive_lcell_comb \my_processor|my_alu|Add0~44 (
// Equation(s):
// \my_processor|my_alu|Add0~44_combout  = ((\my_processor|realInputB[22]~9_combout  $ (\my_regfile|data_readRegA[22]~209_combout  $ (!\my_processor|my_alu|Add0~43 )))) # (GND)
// \my_processor|my_alu|Add0~45  = CARRY((\my_processor|realInputB[22]~9_combout  & ((\my_regfile|data_readRegA[22]~209_combout ) # (!\my_processor|my_alu|Add0~43 ))) # (!\my_processor|realInputB[22]~9_combout  & (\my_regfile|data_readRegA[22]~209_combout  & 
// !\my_processor|my_alu|Add0~43 )))

	.dataa(\my_processor|realInputB[22]~9_combout ),
	.datab(\my_regfile|data_readRegA[22]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~43 ),
	.combout(\my_processor|my_alu|Add0~44_combout ),
	.cout(\my_processor|my_alu|Add0~45 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneive_lcell_comb \my_processor|my_alu|Add0~46 (
// Equation(s):
// \my_processor|my_alu|Add0~46_combout  = (\my_processor|realInputB[23]~8_combout  & ((\my_regfile|data_readRegA[23]~188_combout  & (\my_processor|my_alu|Add0~45  & VCC)) # (!\my_regfile|data_readRegA[23]~188_combout  & (!\my_processor|my_alu|Add0~45 )))) # 
// (!\my_processor|realInputB[23]~8_combout  & ((\my_regfile|data_readRegA[23]~188_combout  & (!\my_processor|my_alu|Add0~45 )) # (!\my_regfile|data_readRegA[23]~188_combout  & ((\my_processor|my_alu|Add0~45 ) # (GND)))))
// \my_processor|my_alu|Add0~47  = CARRY((\my_processor|realInputB[23]~8_combout  & (!\my_regfile|data_readRegA[23]~188_combout  & !\my_processor|my_alu|Add0~45 )) # (!\my_processor|realInputB[23]~8_combout  & ((!\my_processor|my_alu|Add0~45 ) # 
// (!\my_regfile|data_readRegA[23]~188_combout ))))

	.dataa(\my_processor|realInputB[23]~8_combout ),
	.datab(\my_regfile|data_readRegA[23]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~45 ),
	.combout(\my_processor|my_alu|Add0~46_combout ),
	.cout(\my_processor|my_alu|Add0~47 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|Add0~48 (
// Equation(s):
// \my_processor|my_alu|Add0~48_combout  = ((\my_processor|realInputB[24]~7_combout  $ (\my_regfile|data_readRegA[24]~167_combout  $ (!\my_processor|my_alu|Add0~47 )))) # (GND)
// \my_processor|my_alu|Add0~49  = CARRY((\my_processor|realInputB[24]~7_combout  & ((\my_regfile|data_readRegA[24]~167_combout ) # (!\my_processor|my_alu|Add0~47 ))) # (!\my_processor|realInputB[24]~7_combout  & (\my_regfile|data_readRegA[24]~167_combout  & 
// !\my_processor|my_alu|Add0~47 )))

	.dataa(\my_processor|realInputB[24]~7_combout ),
	.datab(\my_regfile|data_readRegA[24]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~47 ),
	.combout(\my_processor|my_alu|Add0~48_combout ),
	.cout(\my_processor|my_alu|Add0~49 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \my_processor|my_alu|Add0~50 (
// Equation(s):
// \my_processor|my_alu|Add0~50_combout  = (\my_processor|realInputB[25]~6_combout  & ((\my_regfile|data_readRegA[25]~146_combout  & (\my_processor|my_alu|Add0~49  & VCC)) # (!\my_regfile|data_readRegA[25]~146_combout  & (!\my_processor|my_alu|Add0~49 )))) # 
// (!\my_processor|realInputB[25]~6_combout  & ((\my_regfile|data_readRegA[25]~146_combout  & (!\my_processor|my_alu|Add0~49 )) # (!\my_regfile|data_readRegA[25]~146_combout  & ((\my_processor|my_alu|Add0~49 ) # (GND)))))
// \my_processor|my_alu|Add0~51  = CARRY((\my_processor|realInputB[25]~6_combout  & (!\my_regfile|data_readRegA[25]~146_combout  & !\my_processor|my_alu|Add0~49 )) # (!\my_processor|realInputB[25]~6_combout  & ((!\my_processor|my_alu|Add0~49 ) # 
// (!\my_regfile|data_readRegA[25]~146_combout ))))

	.dataa(\my_processor|realInputB[25]~6_combout ),
	.datab(\my_regfile|data_readRegA[25]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~49 ),
	.combout(\my_processor|my_alu|Add0~50_combout ),
	.cout(\my_processor|my_alu|Add0~51 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneive_lcell_comb \my_processor|my_alu|Add0~52 (
// Equation(s):
// \my_processor|my_alu|Add0~52_combout  = ((\my_regfile|data_readRegA[26]~125_combout  $ (\my_processor|realInputB[26]~5_combout  $ (!\my_processor|my_alu|Add0~51 )))) # (GND)
// \my_processor|my_alu|Add0~53  = CARRY((\my_regfile|data_readRegA[26]~125_combout  & ((\my_processor|realInputB[26]~5_combout ) # (!\my_processor|my_alu|Add0~51 ))) # (!\my_regfile|data_readRegA[26]~125_combout  & (\my_processor|realInputB[26]~5_combout  & 
// !\my_processor|my_alu|Add0~51 )))

	.dataa(\my_regfile|data_readRegA[26]~125_combout ),
	.datab(\my_processor|realInputB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~51 ),
	.combout(\my_processor|my_alu|Add0~52_combout ),
	.cout(\my_processor|my_alu|Add0~53 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \my_processor|my_alu|inner_result~3 (
// Equation(s):
// \my_processor|my_alu|inner_result~3_combout  = (\my_regfile|data_readRegA[26]~125_combout ) # ((\my_processor|WideOr1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|WideOr1~combout  & 
// (\my_regfile|data_readRegB[26]~125_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(\my_regfile|data_readRegB[26]~125_combout ),
	.datac(\my_regfile|data_readRegA[26]~125_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|my_alu|inner_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|inner_result~3 .lut_mask = 16'hFEF4;
defparam \my_processor|my_alu|inner_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \my_processor|my_alu|inner_result~2 (
// Equation(s):
// \my_processor|my_alu|inner_result~2_combout  = (\my_regfile|data_readRegA[26]~125_combout  & ((\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & 
// ((\my_regfile|data_readRegB[26]~125_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegA[26]~125_combout ),
	.datac(\my_regfile|data_readRegB[26]~125_combout ),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|inner_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|inner_result~2 .lut_mask = 16'h88C0;
defparam \my_processor|my_alu|inner_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector29~6 (
// Equation(s):
// \my_processor|my_alu|Selector29~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|mydecoder|WideAnd0~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|ALUop[0]~8_combout ))))

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|mydecoder|WideAnd0~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~6 .lut_mask = 16'hC400;
defparam \my_processor|my_alu|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector0~1 (
// Equation(s):
// \my_processor|my_alu|Selector0~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~1 .lut_mask = 16'h000F;
defparam \my_processor|my_alu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector26~0 (
// Equation(s):
// \my_processor|my_alu|Selector26~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~0 .lut_mask = 16'hCCEE;
defparam \my_processor|my_alu|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~88 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~272_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~230_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[19]~272_combout ),
	.datad(\my_regfile|data_readRegA[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~88 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~18 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~251_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~209_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[20]~251_combout ),
	.datad(\my_regfile|data_readRegA[22]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~18 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~91 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~88_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~18_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~91 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~98 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~146_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[26]~125_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[25]~146_combout ),
	.datad(\my_regfile|data_readRegA[26]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~98 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~97 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[23]~188_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[24]~167_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[24]~167_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[23]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~97 .lut_mask = 16'hA808;
defparam \my_processor|my_alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~99 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~99_combout  = (\my_processor|my_alu|ShiftLeft0~97_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~98_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~99 .lut_mask = 16'hFF50;
defparam \my_processor|my_alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \my_processor|data_writeReg[26]~171 (
// Equation(s):
// \my_processor|data_writeReg[26]~171_combout  = (\my_processor|my_alu|Selector0~1_combout  & ((\my_processor|my_alu|Selector26~0_combout  & (\my_processor|my_alu|ShiftLeft0~91_combout )) # (!\my_processor|my_alu|Selector26~0_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~99_combout ))))) # (!\my_processor|my_alu|Selector0~1_combout  & (\my_processor|my_alu|Selector26~0_combout ))

	.dataa(\my_processor|my_alu|Selector0~1_combout ),
	.datab(\my_processor|my_alu|Selector26~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~171 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[26]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~29 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~29_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[0]~671_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[2]~629_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[2]~629_combout ),
	.datad(\my_regfile|data_readRegA[0]~671_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~29 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~30 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~30_combout  = (\my_processor|my_alu|ShiftLeft0~29_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_regfile|data_readRegA[1]~650_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[1]~650_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~30 .lut_mask = 16'hFF20;
defparam \my_processor|my_alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~7 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[4]~587_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[6]~545_combout ))

	.dataa(\my_regfile|data_readRegA[6]~545_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[4]~587_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~7 .lut_mask = 16'hEE22;
defparam \my_processor|my_alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~38 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[3]~608_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[5]~566_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[3]~608_combout ),
	.datad(\my_regfile|data_readRegA[5]~566_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~38 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~42 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~38_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~7_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~42 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~49 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[7]~524_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~482_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[7]~524_combout ),
	.datad(\my_regfile|data_readRegA[9]~482_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~49 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~11 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~503_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~461_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[8]~503_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~11 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~53 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~11_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~53 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~54 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~42_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~53_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~54 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~55 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~30_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftLeft0~54_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~55 .lut_mask = 16'h4F40;
defparam \my_processor|my_alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~62 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~440_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~398_combout ))

	.dataa(\my_regfile|data_readRegA[13]~398_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[11]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~62 .lut_mask = 16'hFA0A;
defparam \my_processor|my_alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N22
cycloneive_lcell_comb \my_regfile|register[3].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[3].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[3].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[3].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N23
dffeas \my_regfile|register[3].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N25
dffeas \my_regfile|register[19].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~359 (
// Equation(s):
// \my_regfile|data_readRegB[14]~359_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[14].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[14].dffe_i|q~q ))))

	.dataa(\my_regfile|register[3].reg_i|reg32[14].dffe_i|q~q ),
	.datab(\my_regfile|register[19].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~359 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N7
dffeas \my_regfile|register[20].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N21
dffeas \my_regfile|register[4].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~360 (
// Equation(s):
// \my_regfile|data_readRegB[14]~360_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[4].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~360 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N19
dffeas \my_regfile|register[18].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~358 (
// Equation(s):
// \my_regfile|data_readRegB[14]~358_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[18].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|register[2].reg_i|reg32[14].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~358 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N11
dffeas \my_regfile|register[1].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N17
dffeas \my_regfile|register[17].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~357 (
// Equation(s):
// \my_regfile|data_readRegB[14]~357_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[14].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[14].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[14].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[17].reg_i|reg32[14].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~357 .lut_mask = 16'hC808;
defparam \my_regfile|data_readRegB[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~361 (
// Equation(s):
// \my_regfile|data_readRegB[14]~361_combout  = (\my_regfile|data_readRegB[14]~359_combout ) # ((\my_regfile|data_readRegB[14]~360_combout ) # ((\my_regfile|data_readRegB[14]~358_combout ) # (\my_regfile|data_readRegB[14]~357_combout )))

	.dataa(\my_regfile|data_readRegB[14]~359_combout ),
	.datab(\my_regfile|data_readRegB[14]~360_combout ),
	.datac(\my_regfile|data_readRegB[14]~358_combout ),
	.datad(\my_regfile|data_readRegB[14]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~361 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N29
dffeas \my_regfile|register[13].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N25
dffeas \my_regfile|register[29].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~372 (
// Equation(s):
// \my_regfile|data_readRegB[14]~372_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[14].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[14].dffe_i|q~q ))))

	.dataa(\my_regfile|register[13].reg_i|reg32[14].dffe_i|q~q ),
	.datab(\my_regfile|register[29].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~372 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N30
cycloneive_lcell_comb \my_regfile|register[30].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[30].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N31
dffeas \my_regfile|register[30].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \my_regfile|register[14].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~373 (
// Equation(s):
// \my_regfile|data_readRegB[14]~373_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[14].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~373 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N5
dffeas \my_regfile|register[15].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N11
dffeas \my_regfile|register[31].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~374 (
// Equation(s):
// \my_regfile|data_readRegB[14]~374_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[14].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[14].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datad(\my_regfile|register[31].reg_i|reg32[14].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~374 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \my_regfile|register[16].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[16].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[16].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[16].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N1
dffeas \my_regfile|register[16].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~375 (
// Equation(s):
// \my_regfile|data_readRegB[14]~375_combout  = (\my_regfile|data_readRegB[14]~374_combout ) # ((\my_regfile|readB_decode|WideAnd0~46_combout  & (\my_processor|ctrl_readRegB[4]~0_combout  & \my_regfile|register[16].reg_i|reg32[14].dffe_i|q~q )))

	.dataa(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datab(\my_regfile|data_readRegB[14]~374_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[16].reg_i|reg32[14].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~375 .lut_mask = 16'hECCC;
defparam \my_regfile|data_readRegB[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \my_regfile|register[27].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \my_regfile|register[11].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~369 (
// Equation(s):
// \my_regfile|data_readRegB[14]~369_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[14].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~369 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N7
dffeas \my_regfile|register[25].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N29
dffeas \my_regfile|register[9].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~367 (
// Equation(s):
// \my_regfile|data_readRegB[14]~367_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[14].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~367 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \my_regfile|register[26].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \my_regfile|register[10].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~368 (
// Equation(s):
// \my_regfile|data_readRegB[14]~368_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~368 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N23
dffeas \my_regfile|register[12].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N13
dffeas \my_regfile|register[28].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~370 (
// Equation(s):
// \my_regfile|data_readRegB[14]~370_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[14].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[14].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[14].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[28].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~370 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~371 (
// Equation(s):
// \my_regfile|data_readRegB[14]~371_combout  = (\my_regfile|data_readRegB[14]~369_combout ) # ((\my_regfile|data_readRegB[14]~367_combout ) # ((\my_regfile|data_readRegB[14]~368_combout ) # (\my_regfile|data_readRegB[14]~370_combout )))

	.dataa(\my_regfile|data_readRegB[14]~369_combout ),
	.datab(\my_regfile|data_readRegB[14]~367_combout ),
	.datac(\my_regfile|data_readRegB[14]~368_combout ),
	.datad(\my_regfile|data_readRegB[14]~370_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~371 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~376 (
// Equation(s):
// \my_regfile|data_readRegB[14]~376_combout  = (\my_regfile|data_readRegB[14]~372_combout ) # ((\my_regfile|data_readRegB[14]~373_combout ) # ((\my_regfile|data_readRegB[14]~375_combout ) # (\my_regfile|data_readRegB[14]~371_combout )))

	.dataa(\my_regfile|data_readRegB[14]~372_combout ),
	.datab(\my_regfile|data_readRegB[14]~373_combout ),
	.datac(\my_regfile|data_readRegB[14]~375_combout ),
	.datad(\my_regfile|data_readRegB[14]~371_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~376 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N29
dffeas \my_regfile|register[23].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N21
dffeas \my_regfile|register[7].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~364 (
// Equation(s):
// \my_regfile|data_readRegB[14]~364_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|register[7].reg_i|reg32[14].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~364 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N27
dffeas \my_regfile|register[21].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N17
dffeas \my_regfile|register[5].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~362 (
// Equation(s):
// \my_regfile|data_readRegB[14]~362_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~362 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N24
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N25
dffeas \my_regfile|register[24].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N3
dffeas \my_regfile|register[8].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~365 (
// Equation(s):
// \my_regfile|data_readRegB[14]~365_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~365 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N25
dffeas \my_regfile|register[22].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N19
dffeas \my_regfile|register[6].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~363 (
// Equation(s):
// \my_regfile|data_readRegB[14]~363_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[14].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[14].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~363 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~366 (
// Equation(s):
// \my_regfile|data_readRegB[14]~366_combout  = (\my_regfile|data_readRegB[14]~364_combout ) # ((\my_regfile|data_readRegB[14]~362_combout ) # ((\my_regfile|data_readRegB[14]~365_combout ) # (\my_regfile|data_readRegB[14]~363_combout )))

	.dataa(\my_regfile|data_readRegB[14]~364_combout ),
	.datab(\my_regfile|data_readRegB[14]~362_combout ),
	.datac(\my_regfile|data_readRegB[14]~365_combout ),
	.datad(\my_regfile|data_readRegB[14]~363_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~366 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~377 (
// Equation(s):
// \my_regfile|data_readRegB[14]~377_combout  = (\my_regfile|data_readRegB[14]~361_combout ) # ((\my_regfile|data_readRegB[14]~376_combout ) # (\my_regfile|data_readRegB[14]~366_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[14]~361_combout ),
	.datac(\my_regfile|data_readRegB[14]~376_combout ),
	.datad(\my_regfile|data_readRegB[14]~366_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~377 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \my_processor|realInputB[14]~17 (
// Equation(s):
// \my_processor|realInputB[14]~17_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[14]~377_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[14]~17 .lut_mask = 16'hCFC0;
defparam \my_processor|realInputB[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneive_lcell_comb \my_processor|my_alu|Add0~28 (
// Equation(s):
// \my_processor|my_alu|Add0~28_combout  = ((\my_regfile|data_readRegA[14]~377_combout  $ (\my_processor|realInputB[14]~17_combout  $ (!\my_processor|my_alu|Add0~27 )))) # (GND)
// \my_processor|my_alu|Add0~29  = CARRY((\my_regfile|data_readRegA[14]~377_combout  & ((\my_processor|realInputB[14]~17_combout ) # (!\my_processor|my_alu|Add0~27 ))) # (!\my_regfile|data_readRegA[14]~377_combout  & (\my_processor|realInputB[14]~17_combout  
// & !\my_processor|my_alu|Add0~27 )))

	.dataa(\my_regfile|data_readRegA[14]~377_combout ),
	.datab(\my_processor|realInputB[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~27 ),
	.combout(\my_processor|my_alu|Add0~28_combout ),
	.cout(\my_processor|my_alu|Add0~29 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \my_processor|data_writeReg[12]~55 (
// Equation(s):
// \my_processor|data_writeReg[12]~55_combout  = (\my_processor|mydecoder|WideAnd3~combout ) # ((\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~55 .lut_mask = 16'hFFCF;
defparam \my_processor|data_writeReg[12]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[14]~70 (
// Equation(s):
// \my_processor|data_writeReg[14]~70_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[14]~377_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~70 .lut_mask = 16'hCFC0;
defparam \my_processor|data_writeReg[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[14]~71 (
// Equation(s):
// \my_processor|data_writeReg[14]~71_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|data_writeReg[14]~70_combout  & ((\my_processor|my_alu|Selector31~10_combout ) # (\my_regfile|data_readRegA[14]~377_combout ))) # 
// (!\my_processor|data_writeReg[14]~70_combout  & (\my_processor|my_alu|Selector31~10_combout  & \my_regfile|data_readRegA[14]~377_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector31~10_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|data_writeReg[14]~70_combout ),
	.datac(\my_processor|my_alu|Selector31~10_combout ),
	.datad(\my_regfile|data_readRegA[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~71 .lut_mask = 16'hF8D0;
defparam \my_processor|data_writeReg[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneive_lcell_comb \my_processor|my_alu|Add1~28 (
// Equation(s):
// \my_processor|my_alu|Add1~28_combout  = ((\my_regfile|data_readRegA[14]~377_combout  $ (\my_processor|realInputB[14]~17_combout  $ (\my_processor|my_alu|Add1~27 )))) # (GND)
// \my_processor|my_alu|Add1~29  = CARRY((\my_regfile|data_readRegA[14]~377_combout  & ((!\my_processor|my_alu|Add1~27 ) # (!\my_processor|realInputB[14]~17_combout ))) # (!\my_regfile|data_readRegA[14]~377_combout  & 
// (!\my_processor|realInputB[14]~17_combout  & !\my_processor|my_alu|Add1~27 )))

	.dataa(\my_regfile|data_readRegA[14]~377_combout ),
	.datab(\my_processor|realInputB[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~27 ),
	.combout(\my_processor|my_alu|Add1~28_combout ),
	.cout(\my_processor|my_alu|Add1~29 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~28 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~36 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[28]~83_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[26]~125_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[28]~83_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[26]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~36 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~46 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[29]~62_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[27]~104_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~104_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[29]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~46 .lut_mask = 16'hC808;
defparam \my_processor|my_alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~47 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~47_combout  = (\my_processor|my_alu|ShiftRight0~46_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftRight0~36_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~36_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~47 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~49 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[25]~146_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[23]~188_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[25]~146_combout ),
	.datad(\my_regfile|data_readRegA[23]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~49 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~39 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[24]~167_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~209_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[22]~209_combout ),
	.datad(\my_regfile|data_readRegA[24]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~39 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~50 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~39_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~49_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~50 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~84 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~47_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~50_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~47_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~84 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N31
dffeas \my_regfile|register[21].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N0
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N1
dffeas \my_regfile|register[22].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~306 (
// Equation(s):
// \my_regfile|data_readRegA[17]~306_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[17].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[21].reg_i|reg32[17].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[17].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~306 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N1
dffeas \my_regfile|register[17].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N2
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N3
dffeas \my_regfile|register[18].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~304 (
// Equation(s):
// \my_regfile|data_readRegA[17]~304_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~95_combout  & \my_regfile|register[18].reg_i|reg32[17].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|readA_decode|WideAnd0~95_combout  & ((\my_regfile|register[18].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[17].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~304 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N28
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N29
dffeas \my_regfile|register[24].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N7
dffeas \my_regfile|register[23].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~307 (
// Equation(s):
// \my_regfile|data_readRegA[17]~307_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|register[23].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (((\my_regfile|register[23].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~307 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N7
dffeas \my_regfile|register[20].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N17
dffeas \my_regfile|register[19].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~305 (
// Equation(s):
// \my_regfile|data_readRegA[17]~305_combout  = (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|register[19].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~115_combout  & (((\my_regfile|register[19].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~305 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~308 (
// Equation(s):
// \my_regfile|data_readRegA[17]~308_combout  = (\my_regfile|data_readRegA[17]~306_combout ) # ((\my_regfile|data_readRegA[17]~304_combout ) # ((\my_regfile|data_readRegA[17]~307_combout ) # (\my_regfile|data_readRegA[17]~305_combout )))

	.dataa(\my_regfile|data_readRegA[17]~306_combout ),
	.datab(\my_regfile|data_readRegA[17]~304_combout ),
	.datac(\my_regfile|data_readRegA[17]~307_combout ),
	.datad(\my_regfile|data_readRegA[17]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~308 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N31
dffeas \my_regfile|register[30].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[17]~103_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N29
dffeas \my_regfile|register[29].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~312 (
// Equation(s):
// \my_regfile|data_readRegA[17]~312_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (((\my_regfile|register[29].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[29].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~312 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N5
dffeas \my_regfile|register[31].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~311 (
// Equation(s):
// \my_regfile|data_readRegA[17]~311_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|register[31].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[31].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~311 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \my_regfile|register[27].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \my_regfile|register[28].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~310 (
// Equation(s):
// \my_regfile|data_readRegA[17]~310_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[17].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[17].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~310 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \my_regfile|register[26].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N7
dffeas \my_regfile|register[25].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~309 (
// Equation(s):
// \my_regfile|data_readRegA[17]~309_combout  = (\my_regfile|readA_decode|WideAnd0~122_combout  & ((\my_regfile|register[25].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|register[26].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~121_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~122_combout  & (\my_regfile|register[26].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~309 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~313 (
// Equation(s):
// \my_regfile|data_readRegA[17]~313_combout  = (\my_regfile|data_readRegA[17]~312_combout ) # ((\my_regfile|data_readRegA[17]~311_combout ) # ((\my_regfile|data_readRegA[17]~310_combout ) # (\my_regfile|data_readRegA[17]~309_combout )))

	.dataa(\my_regfile|data_readRegA[17]~312_combout ),
	.datab(\my_regfile|data_readRegA[17]~311_combout ),
	.datac(\my_regfile|data_readRegA[17]~310_combout ),
	.datad(\my_regfile|data_readRegA[17]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~313 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N3
dffeas \my_regfile|register[10].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N5
dffeas \my_regfile|register[9].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~299 (
// Equation(s):
// \my_regfile|data_readRegA[17]~299_combout  = (\my_regfile|register[10].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|register[9].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|register[10].reg_i|reg32[17].dffe_i|q~q  & (((\my_regfile|register[9].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~299 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[11].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \my_regfile|register[11].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[12].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \my_regfile|register[12].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~300 (
// Equation(s):
// \my_regfile|data_readRegA[17]~300_combout  = (\my_regfile|readA_decode|WideAnd0~109_combout  & ((\my_regfile|register[11].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~108_combout  & \my_regfile|register[12].reg_i|reg32[17].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~109_combout  & (((\my_regfile|readA_decode|WideAnd0~108_combout  & \my_regfile|register[12].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datad(\my_regfile|register[12].reg_i|reg32[17].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~300 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[17]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N15
dffeas \my_regfile|register[14].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N29
dffeas \my_regfile|register[13].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~301 (
// Equation(s):
// \my_regfile|data_readRegA[17]~301_combout  = (\my_regfile|readA_decode|WideAnd0~111_combout  & ((\my_regfile|register[13].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|register[14].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~110_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[14].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~301 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N3
dffeas \my_regfile|register[16].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y47_N9
dffeas \my_regfile|register[15].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~302 (
// Equation(s):
// \my_regfile|data_readRegA[17]~302_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[16].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~302 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~303 (
// Equation(s):
// \my_regfile|data_readRegA[17]~303_combout  = (\my_regfile|data_readRegA[17]~299_combout ) # ((\my_regfile|data_readRegA[17]~300_combout ) # ((\my_regfile|data_readRegA[17]~301_combout ) # (\my_regfile|data_readRegA[17]~302_combout )))

	.dataa(\my_regfile|data_readRegA[17]~299_combout ),
	.datab(\my_regfile|data_readRegA[17]~300_combout ),
	.datac(\my_regfile|data_readRegA[17]~301_combout ),
	.datad(\my_regfile|data_readRegA[17]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~303 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N12
cycloneive_lcell_comb \my_regfile|register[4].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[4].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[4].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[4].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N13
dffeas \my_regfile|register[4].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N27
dffeas \my_regfile|register[3].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~295 (
// Equation(s):
// \my_regfile|data_readRegA[17]~295_combout  = (\my_regfile|register[4].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[17].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~295 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N5
dffeas \my_regfile|register[8].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N19
dffeas \my_regfile|register[7].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~103_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~297 (
// Equation(s):
// \my_regfile|data_readRegA[17]~297_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[17].dffe_i|q~q ) # ((\my_regfile|register[8].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|register[8].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~297 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N8
cycloneive_lcell_comb \my_regfile|register[5].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[5].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N9
dffeas \my_regfile|register[5].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~296 (
// Equation(s):
// \my_regfile|data_readRegA[17]~296_combout  = (\my_regfile|register[6].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ) # ((\my_regfile|register[5].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~103_combout 
// )))) # (!\my_regfile|register[6].reg_i|reg32[17].dffe_i|q~q  & (\my_regfile|register[5].reg_i|reg32[17].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~103_combout )))

	.dataa(\my_regfile|register[6].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_regfile|register[5].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~296 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N16
cycloneive_lcell_comb \my_regfile|register[1].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[1].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N17
dffeas \my_regfile|register[1].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N2
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N3
dffeas \my_regfile|register[2].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~294 (
// Equation(s):
// \my_regfile|data_readRegA[17]~294_combout  = (\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~99_combout ) # ((\my_regfile|register[2].reg_i|reg32[17].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout 
// )))) # (!\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~q  & (\my_regfile|register[2].reg_i|reg32[17].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_regfile|register[2].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~294 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~298 (
// Equation(s):
// \my_regfile|data_readRegA[17]~298_combout  = (\my_regfile|data_readRegA[17]~295_combout ) # ((\my_regfile|data_readRegA[17]~297_combout ) # ((\my_regfile|data_readRegA[17]~296_combout ) # (\my_regfile|data_readRegA[17]~294_combout )))

	.dataa(\my_regfile|data_readRegA[17]~295_combout ),
	.datab(\my_regfile|data_readRegA[17]~297_combout ),
	.datac(\my_regfile|data_readRegA[17]~296_combout ),
	.datad(\my_regfile|data_readRegA[17]~294_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~298 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~314 (
// Equation(s):
// \my_regfile|data_readRegA[17]~314_combout  = (\my_regfile|data_readRegA[17]~308_combout ) # ((\my_regfile|data_readRegA[17]~313_combout ) # ((\my_regfile|data_readRegA[17]~303_combout ) # (\my_regfile|data_readRegA[17]~298_combout )))

	.dataa(\my_regfile|data_readRegA[17]~308_combout ),
	.datab(\my_regfile|data_readRegA[17]~313_combout ),
	.datac(\my_regfile|data_readRegA[17]~303_combout ),
	.datad(\my_regfile|data_readRegA[17]~298_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~314 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N7
dffeas \my_regfile|register[17].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N1
dffeas \my_regfile|register[1].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~336 (
// Equation(s):
// \my_regfile|data_readRegB[15]~336_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_regfile|register[17].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_regfile|register[1].reg_i|reg32[15].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~336 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N24
cycloneive_lcell_comb \my_regfile|register[4].reg_i|reg32[15].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[4].reg_i|reg32[15].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[4].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[15].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].reg_i|reg32[15].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N25
dffeas \my_regfile|register[4].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N0
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[15].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[15].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[15].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[15].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N1
dffeas \my_regfile|register[20].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~339 (
// Equation(s):
// \my_regfile|data_readRegB[15]~339_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[15].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[15].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datad(\my_regfile|register[20].reg_i|reg32[15].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~339 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N11
dffeas \my_regfile|register[19].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N11
dffeas \my_regfile|register[3].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~338 (
// Equation(s):
// \my_regfile|data_readRegB[15]~338_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[15].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~338 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N21
dffeas \my_regfile|register[18].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N11
dffeas \my_regfile|register[2].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~337 (
// Equation(s):
// \my_regfile|data_readRegB[15]~337_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~337 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~340 (
// Equation(s):
// \my_regfile|data_readRegB[15]~340_combout  = (\my_regfile|data_readRegB[15]~336_combout ) # ((\my_regfile|data_readRegB[15]~339_combout ) # ((\my_regfile|data_readRegB[15]~338_combout ) # (\my_regfile|data_readRegB[15]~337_combout )))

	.dataa(\my_regfile|data_readRegB[15]~336_combout ),
	.datab(\my_regfile|data_readRegB[15]~339_combout ),
	.datac(\my_regfile|data_readRegB[15]~338_combout ),
	.datad(\my_regfile|data_readRegB[15]~337_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~340 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N1
dffeas \my_regfile|register[5].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N3
dffeas \my_regfile|register[21].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~341 (
// Equation(s):
// \my_regfile|data_readRegB[15]~341_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[15].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[15].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~341 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N15
dffeas \my_regfile|register[23].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~343 (
// Equation(s):
// \my_regfile|data_readRegB[15]~343_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[15].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[15].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[23].reg_i|reg32[15].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~343 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N8
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[15].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[15].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[15].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].reg_i|reg32[15].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N9
dffeas \my_regfile|register[22].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N20
cycloneive_lcell_comb \my_regfile|register[6].reg_i|reg32[15].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[6].reg_i|reg32[15].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[15].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].reg_i|reg32[15].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N21
dffeas \my_regfile|register[6].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~342 (
// Equation(s):
// \my_regfile|data_readRegB[15]~342_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_regfile|register[22].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|register[6].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~342 .lut_mask = 16'hA0C0;
defparam \my_regfile|data_readRegB[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[15].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[15].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[15].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[15].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N13
dffeas \my_regfile|register[24].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N19
dffeas \my_regfile|register[8].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~344 (
// Equation(s):
// \my_regfile|data_readRegB[15]~344_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_regfile|register[24].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~344 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~345 (
// Equation(s):
// \my_regfile|data_readRegB[15]~345_combout  = (\my_regfile|data_readRegB[15]~341_combout ) # ((\my_regfile|data_readRegB[15]~343_combout ) # ((\my_regfile|data_readRegB[15]~342_combout ) # (\my_regfile|data_readRegB[15]~344_combout )))

	.dataa(\my_regfile|data_readRegB[15]~341_combout ),
	.datab(\my_regfile|data_readRegB[15]~343_combout ),
	.datac(\my_regfile|data_readRegB[15]~342_combout ),
	.datad(\my_regfile|data_readRegB[15]~344_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~345 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N9
dffeas \my_regfile|register[13].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N12
cycloneive_lcell_comb \my_regfile|register[29].reg_i|reg32[15].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[29].reg_i|reg32[15].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[15].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].reg_i|reg32[15].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N13
dffeas \my_regfile|register[29].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~351 (
// Equation(s):
// \my_regfile|data_readRegB[15]~351_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[15].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[15].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[15].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~351 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N15
dffeas \my_regfile|register[14].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N31
dffeas \my_regfile|register[30].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~352 (
// Equation(s):
// \my_regfile|data_readRegB[15]~352_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[15].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[15].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[15].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~352 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \my_regfile|register[10].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N8
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[15].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[15].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[15].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[15].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N9
dffeas \my_regfile|register[26].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~347 (
// Equation(s):
// \my_regfile|data_readRegB[15]~347_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[15].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[15].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[15].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~347 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N31
dffeas \my_regfile|register[25].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N1
dffeas \my_regfile|register[9].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~346 (
// Equation(s):
// \my_regfile|data_readRegB[15]~346_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~346 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N5
dffeas \my_regfile|register[27].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \my_regfile|register[11].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~348 (
// Equation(s):
// \my_regfile|data_readRegB[15]~348_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[27].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[11].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~348 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[15].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[15].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[15].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[15].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N15
dffeas \my_regfile|register[28].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[15].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N5
dffeas \my_regfile|register[12].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~349 (
// Equation(s):
// \my_regfile|data_readRegB[15]~349_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~349 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~350 (
// Equation(s):
// \my_regfile|data_readRegB[15]~350_combout  = (\my_regfile|data_readRegB[15]~347_combout ) # ((\my_regfile|data_readRegB[15]~346_combout ) # ((\my_regfile|data_readRegB[15]~348_combout ) # (\my_regfile|data_readRegB[15]~349_combout )))

	.dataa(\my_regfile|data_readRegB[15]~347_combout ),
	.datab(\my_regfile|data_readRegB[15]~346_combout ),
	.datac(\my_regfile|data_readRegB[15]~348_combout ),
	.datad(\my_regfile|data_readRegB[15]~349_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~350 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N23
dffeas \my_regfile|register[16].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N25
dffeas \my_regfile|register[31].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N13
dffeas \my_regfile|register[15].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~353 (
// Equation(s):
// \my_regfile|data_readRegB[15]~353_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[15].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[15].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~353 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~354 (
// Equation(s):
// \my_regfile|data_readRegB[15]~354_combout  = (\my_regfile|data_readRegB[15]~353_combout ) # ((\my_regfile|register[16].reg_i|reg32[15].dffe_i|q~q  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_processor|ctrl_readRegB[4]~0_combout )))

	.dataa(\my_regfile|register[16].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|data_readRegB[15]~353_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~354 .lut_mask = 16'hF8F0;
defparam \my_regfile|data_readRegB[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~355 (
// Equation(s):
// \my_regfile|data_readRegB[15]~355_combout  = (\my_regfile|data_readRegB[15]~351_combout ) # ((\my_regfile|data_readRegB[15]~352_combout ) # ((\my_regfile|data_readRegB[15]~350_combout ) # (\my_regfile|data_readRegB[15]~354_combout )))

	.dataa(\my_regfile|data_readRegB[15]~351_combout ),
	.datab(\my_regfile|data_readRegB[15]~352_combout ),
	.datac(\my_regfile|data_readRegB[15]~350_combout ),
	.datad(\my_regfile|data_readRegB[15]~354_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~355 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~356 (
// Equation(s):
// \my_regfile|data_readRegB[15]~356_combout  = (\my_regfile|data_readRegB[15]~340_combout ) # ((\my_regfile|data_readRegB[15]~345_combout ) # (\my_regfile|data_readRegB[15]~355_combout ))

	.dataa(\my_regfile|data_readRegB[15]~340_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[15]~345_combout ),
	.datad(\my_regfile|data_readRegB[15]~355_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~356 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N18
cycloneive_lcell_comb \my_processor|realInputB[15]~16 (
// Equation(s):
// \my_processor|realInputB[15]~16_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[15]~356_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_regfile|data_readRegB[15]~356_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[15]~16 .lut_mask = 16'hF5A0;
defparam \my_processor|realInputB[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|Add0~30 (
// Equation(s):
// \my_processor|my_alu|Add0~30_combout  = (\my_regfile|data_readRegA[15]~356_combout  & ((\my_processor|realInputB[15]~16_combout  & (\my_processor|my_alu|Add0~29  & VCC)) # (!\my_processor|realInputB[15]~16_combout  & (!\my_processor|my_alu|Add0~29 )))) # 
// (!\my_regfile|data_readRegA[15]~356_combout  & ((\my_processor|realInputB[15]~16_combout  & (!\my_processor|my_alu|Add0~29 )) # (!\my_processor|realInputB[15]~16_combout  & ((\my_processor|my_alu|Add0~29 ) # (GND)))))
// \my_processor|my_alu|Add0~31  = CARRY((\my_regfile|data_readRegA[15]~356_combout  & (!\my_processor|realInputB[15]~16_combout  & !\my_processor|my_alu|Add0~29 )) # (!\my_regfile|data_readRegA[15]~356_combout  & ((!\my_processor|my_alu|Add0~29 ) # 
// (!\my_processor|realInputB[15]~16_combout ))))

	.dataa(\my_regfile|data_readRegA[15]~356_combout ),
	.datab(\my_processor|realInputB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~29 ),
	.combout(\my_processor|my_alu|Add0~30_combout ),
	.cout(\my_processor|my_alu|Add0~31 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|Add1~30 (
// Equation(s):
// \my_processor|my_alu|Add1~30_combout  = (\my_regfile|data_readRegA[15]~356_combout  & ((\my_processor|realInputB[15]~16_combout  & (!\my_processor|my_alu|Add1~29 )) # (!\my_processor|realInputB[15]~16_combout  & (\my_processor|my_alu|Add1~29  & VCC)))) # 
// (!\my_regfile|data_readRegA[15]~356_combout  & ((\my_processor|realInputB[15]~16_combout  & ((\my_processor|my_alu|Add1~29 ) # (GND))) # (!\my_processor|realInputB[15]~16_combout  & (!\my_processor|my_alu|Add1~29 ))))
// \my_processor|my_alu|Add1~31  = CARRY((\my_regfile|data_readRegA[15]~356_combout  & (\my_processor|realInputB[15]~16_combout  & !\my_processor|my_alu|Add1~29 )) # (!\my_regfile|data_readRegA[15]~356_combout  & ((\my_processor|realInputB[15]~16_combout ) # 
// (!\my_processor|my_alu|Add1~29 ))))

	.dataa(\my_regfile|data_readRegA[15]~356_combout ),
	.datab(\my_processor|realInputB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~29 ),
	.combout(\my_processor|my_alu|Add1~30_combout ),
	.cout(\my_processor|my_alu|Add1~31 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~30 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector31~5 (
// Equation(s):
// \my_processor|my_alu|Selector31~5_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (\my_processor|ALUop[0]~8_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_processor|ALUop[0]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~5 .lut_mask = 16'h5A5A;
defparam \my_processor|my_alu|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector31~6 (
// Equation(s):
// \my_processor|my_alu|Selector31~6_combout  = (\my_processor|ALUop[0]~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_processor|ALUop[0]~8_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~6 .lut_mask = 16'hF0A0;
defparam \my_processor|my_alu|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~15 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~15_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~398_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[15]~356_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[13]~398_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[15]~356_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~15 .lut_mask = 16'h0D08;
defparam \my_processor|my_alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~14 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~419_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~377_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[14]~377_combout ),
	.datad(\my_regfile|data_readRegA[12]~419_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~14 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~12 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[9]~482_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~440_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[9]~482_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[11]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~12 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~13 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~12_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~13 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~16 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~15_combout ) # ((\my_processor|my_alu|ShiftLeft0~14_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~16 .lut_mask = 16'hFE32;
defparam \my_processor|my_alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~4 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[2]~629_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[3]~608_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[2]~629_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[3]~608_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~4 .lut_mask = 16'h0D08;
defparam \my_processor|my_alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~5 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[0]~671_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~650_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[1]~650_combout ),
	.datad(\my_regfile|data_readRegA[0]~671_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~5 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~6 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~6_combout  = (\my_processor|my_alu|ShiftLeft0~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~5_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~6 .lut_mask = 16'hFAF0;
defparam \my_processor|my_alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~8 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[5]~566_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[7]~524_combout )))

	.dataa(\my_regfile|data_readRegA[5]~566_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[7]~524_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~8 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~9 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~7_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~8_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~9 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~10 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~9_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~10 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~17 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~10_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~16_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~17 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \my_processor|data_writeReg[15]~76 (
// Equation(s):
// \my_processor|data_writeReg[15]~76_combout  = (\my_processor|my_alu|Selector31~5_combout  & (((\my_processor|my_alu|Selector31~6_combout )))) # (!\my_processor|my_alu|Selector31~5_combout  & ((\my_processor|my_alu|Selector31~6_combout  & 
// (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|ShiftLeft0~17_combout )))))

	.dataa(\my_regfile|data_readRegA[31]~20_combout ),
	.datab(\my_processor|my_alu|Selector31~5_combout ),
	.datac(\my_processor|my_alu|Selector31~6_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~76 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~63 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~63_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~83_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~104_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[27]~104_combout ),
	.datad(\my_regfile|data_readRegA[28]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~63 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~34 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[30]~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~62_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[30]~41_combout ),
	.datad(\my_regfile|data_readRegA[29]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~34 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~64 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~64_combout  = (\my_processor|my_alu|ShiftRight0~63_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~34_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftRight0~63_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~64 .lut_mask = 16'hFCF0;
defparam \my_processor|my_alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~66 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~49_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~49_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~66 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~87 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~66_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~64_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~87 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N15
dffeas \my_regfile|register[15].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y47_N21
dffeas \my_regfile|register[16].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~323 (
// Equation(s):
// \my_regfile|data_readRegA[16]~323_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[16].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (((\my_regfile|register[16].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[16].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~323 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N19
dffeas \my_regfile|register[9].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N3
dffeas \my_regfile|register[10].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~320 (
// Equation(s):
// \my_regfile|data_readRegA[16]~320_combout  = (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[16].dffe_i|q~q ) # ((\my_regfile|register[9].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~106_combout  & (\my_regfile|register[9].reg_i|reg32[16].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~107_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datab(\my_regfile|register[9].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|register[10].reg_i|reg32[16].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~320 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N31
dffeas \my_regfile|register[14].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \my_regfile|register[13].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~322 (
// Equation(s):
// \my_regfile|data_readRegA[16]~322_combout  = (\my_regfile|register[14].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|register[13].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|register[14].reg_i|reg32[16].dffe_i|q~q  & (((\my_regfile|register[13].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|register[14].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~322 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N1
dffeas \my_regfile|register[12].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N21
dffeas \my_regfile|register[11].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~321 (
// Equation(s):
// \my_regfile|data_readRegA[16]~321_combout  = (\my_regfile|register[12].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[16].dffe_i|q~q 
// )))) # (!\my_regfile|register[12].reg_i|reg32[16].dffe_i|q~q  & (((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[16].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|register[11].reg_i|reg32[16].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~321 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~324 (
// Equation(s):
// \my_regfile|data_readRegA[16]~324_combout  = (\my_regfile|data_readRegA[16]~323_combout ) # ((\my_regfile|data_readRegA[16]~320_combout ) # ((\my_regfile|data_readRegA[16]~322_combout ) # (\my_regfile|data_readRegA[16]~321_combout )))

	.dataa(\my_regfile|data_readRegA[16]~323_combout ),
	.datab(\my_regfile|data_readRegA[16]~320_combout ),
	.datac(\my_regfile|data_readRegA[16]~322_combout ),
	.datad(\my_regfile|data_readRegA[16]~321_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~324 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N25
dffeas \my_regfile|register[31].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[16]~95_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \my_regfile|register[30].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[30].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N31
dffeas \my_regfile|register[30].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \my_regfile|register[29].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~332 (
// Equation(s):
// \my_regfile|data_readRegA[16]~332_combout  = (\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~123_combout ) # ((\my_regfile|register[29].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~q  & (((\my_regfile|register[29].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~332 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~333 (
// Equation(s):
// \my_regfile|data_readRegA[16]~333_combout  = (\my_regfile|data_readRegA[16]~332_combout ) # ((\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_regfile|register[31].reg_i|reg32[16].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegA[16]~332_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~333 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegA[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N25
dffeas \my_regfile|register[28].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N23
dffeas \my_regfile|register[27].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~331 (
// Equation(s):
// \my_regfile|data_readRegA[16]~331_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[16].dffe_i|q~q ) # ((\my_regfile|register[28].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~96_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[28].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~331 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \my_regfile|register[26].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N5
dffeas \my_regfile|register[25].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~330 (
// Equation(s):
// \my_regfile|data_readRegA[16]~330_combout  = (\my_regfile|register[26].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[16].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~330 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N17
dffeas \my_regfile|register[19].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N31
dffeas \my_regfile|register[20].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~326 (
// Equation(s):
// \my_regfile|data_readRegA[16]~326_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[16].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[16].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[16].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[16].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~326 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N26
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N27
dffeas \my_regfile|register[22].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N28
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N29
dffeas \my_regfile|register[21].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~327 (
// Equation(s):
// \my_regfile|data_readRegA[16]~327_combout  = (\my_regfile|register[22].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ) # ((\my_regfile|register[21].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|register[22].reg_i|reg32[16].dffe_i|q~q  & (\my_regfile|register[21].reg_i|reg32[16].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~118_combout )))

	.dataa(\my_regfile|register[22].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|register[21].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~327 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N22
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N23
dffeas \my_regfile|register[18].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N25
dffeas \my_regfile|register[17].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~325 (
// Equation(s):
// \my_regfile|data_readRegA[16]~325_combout  = (\my_regfile|register[18].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|register[17].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout 
// )))) # (!\my_regfile|register[18].reg_i|reg32[16].dffe_i|q~q  & (((\my_regfile|register[17].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout ))))

	.dataa(\my_regfile|register[18].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~325 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N2
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N3
dffeas \my_regfile|register[23].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~328 (
// Equation(s):
// \my_regfile|data_readRegA[16]~328_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[16].dffe_i|q~q ) # ((\my_regfile|register[23].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|register[23].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|register[23].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[24].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~328 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~329 (
// Equation(s):
// \my_regfile|data_readRegA[16]~329_combout  = (\my_regfile|data_readRegA[16]~326_combout ) # ((\my_regfile|data_readRegA[16]~327_combout ) # ((\my_regfile|data_readRegA[16]~325_combout ) # (\my_regfile|data_readRegA[16]~328_combout )))

	.dataa(\my_regfile|data_readRegA[16]~326_combout ),
	.datab(\my_regfile|data_readRegA[16]~327_combout ),
	.datac(\my_regfile|data_readRegA[16]~325_combout ),
	.datad(\my_regfile|data_readRegA[16]~328_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~329 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~334 (
// Equation(s):
// \my_regfile|data_readRegA[16]~334_combout  = (\my_regfile|data_readRegA[16]~333_combout ) # ((\my_regfile|data_readRegA[16]~331_combout ) # ((\my_regfile|data_readRegA[16]~330_combout ) # (\my_regfile|data_readRegA[16]~329_combout )))

	.dataa(\my_regfile|data_readRegA[16]~333_combout ),
	.datab(\my_regfile|data_readRegA[16]~331_combout ),
	.datac(\my_regfile|data_readRegA[16]~330_combout ),
	.datad(\my_regfile|data_readRegA[16]~329_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~334 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N1
dffeas \my_regfile|register[6].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N23
dffeas \my_regfile|register[5].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~317 (
// Equation(s):
// \my_regfile|data_readRegA[16]~317_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[16].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~317 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N23
dffeas \my_regfile|register[8].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N1
dffeas \my_regfile|register[7].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~318 (
// Equation(s):
// \my_regfile|data_readRegA[16]~318_combout  = (\my_regfile|register[8].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ) # ((\my_regfile|register[7].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|register[8].reg_i|reg32[16].dffe_i|q~q  & (((\my_regfile|register[7].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~318 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N23
dffeas \my_regfile|register[4].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N1
dffeas \my_regfile|register[3].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~316 (
// Equation(s):
// \my_regfile|data_readRegA[16]~316_combout  = (\my_regfile|register[4].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[16].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~316 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N26
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N27
dffeas \my_regfile|register[2].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N24
cycloneive_lcell_comb \my_regfile|register[1].reg_i|reg32[16].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[1].reg_i|reg32[16].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[16]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[16].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].reg_i|reg32[16].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N25
dffeas \my_regfile|register[1].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~315 (
// Equation(s):
// \my_regfile|data_readRegA[16]~315_combout  = (\my_regfile|register[2].reg_i|reg32[16].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~99_combout 
// )))) # (!\my_regfile|register[2].reg_i|reg32[16].dffe_i|q~q  & (\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout )))

	.dataa(\my_regfile|register[2].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~315 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~319 (
// Equation(s):
// \my_regfile|data_readRegA[16]~319_combout  = (\my_regfile|data_readRegA[16]~317_combout ) # ((\my_regfile|data_readRegA[16]~318_combout ) # ((\my_regfile|data_readRegA[16]~316_combout ) # (\my_regfile|data_readRegA[16]~315_combout )))

	.dataa(\my_regfile|data_readRegA[16]~317_combout ),
	.datab(\my_regfile|data_readRegA[16]~318_combout ),
	.datac(\my_regfile|data_readRegA[16]~316_combout ),
	.datad(\my_regfile|data_readRegA[16]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~319 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~335 (
// Equation(s):
// \my_regfile|data_readRegA[16]~335_combout  = (\my_regfile|data_readRegA[16]~324_combout ) # ((\my_regfile|data_readRegA[16]~334_combout ) # (\my_regfile|data_readRegA[16]~319_combout ))

	.dataa(\my_regfile|data_readRegA[16]~324_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[16]~334_combout ),
	.datad(\my_regfile|data_readRegA[16]~319_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~335 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegA[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~21 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~293_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~335_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~293_combout ),
	.datad(\my_regfile|data_readRegA[16]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~21 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~71 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~21_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~58_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~58_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~71 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~86 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~67_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~71_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~71_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~86 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \my_processor|data_writeReg[15]~77 (
// Equation(s):
// \my_processor|data_writeReg[15]~77_combout  = (\my_processor|my_alu|Selector31~4_combout  & (\my_processor|data_writeReg[15]~76_combout )) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|data_writeReg[15]~76_combout  & 
// (\my_processor|my_alu|ShiftRight0~87_combout )) # (!\my_processor|data_writeReg[15]~76_combout  & ((\my_processor|my_alu|ShiftRight0~86_combout )))))

	.dataa(\my_processor|my_alu|Selector31~4_combout ),
	.datab(\my_processor|data_writeReg[15]~76_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~87_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~77 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \my_processor|data_writeReg[15]~78 (
// Equation(s):
// \my_processor|data_writeReg[15]~78_combout  = (\my_processor|my_alu|Selector31~10_combout  & (((\my_processor|data_writeReg[15]~77_combout ) # (\my_processor|my_alu|Selector31~9_combout )))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// (\my_processor|my_alu|Add1~30_combout  & ((!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Add1~30_combout ),
	.datac(\my_processor|data_writeReg[15]~77_combout ),
	.datad(\my_processor|my_alu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~78 .lut_mask = 16'hAAE4;
defparam \my_processor|data_writeReg[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[15]~79 (
// Equation(s):
// \my_processor|data_writeReg[15]~79_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|realInputB[15]~16_combout  & ((\my_regfile|data_readRegA[15]~356_combout ) # (\my_processor|data_writeReg[15]~78_combout ))) # 
// (!\my_processor|realInputB[15]~16_combout  & (\my_regfile|data_readRegA[15]~356_combout  & \my_processor|data_writeReg[15]~78_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|data_writeReg[15]~78_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|realInputB[15]~16_combout ),
	.datac(\my_regfile|data_readRegA[15]~356_combout ),
	.datad(\my_processor|data_writeReg[15]~78_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~79 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[15]~356_combout ,\my_regfile|data_readRegB[14]~377_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[12]~57 (
// Equation(s):
// \my_processor|data_writeReg[12]~57_combout  = ((!\my_processor|mydecoder|WideAnd3~combout  & (\my_processor|my_alu|Selector31~14_combout  & !\my_processor|exception~2_combout ))) # (!\my_processor|WideOr0~0_combout )

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_processor|my_alu|Selector31~14_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~57 .lut_mask = 16'h5575;
defparam \my_processor|data_writeReg[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[12]~56 (
// Equation(s):
// \my_processor|data_writeReg[12]~56_combout  = ((\my_processor|mydecoder|WideAnd3~combout  & !\my_processor|exception~2_combout )) # (!\my_processor|WideOr0~0_combout )

	.dataa(gnd),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~56 .lut_mask = 16'h0FCF;
defparam \my_processor|data_writeReg[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[15]~80 (
// Equation(s):
// \my_processor|data_writeReg[15]~80_combout  = (\my_processor|data_writeReg[12]~57_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15]) # ((!\my_processor|data_writeReg[12]~56_combout )))) # (!\my_processor|data_writeReg[12]~57_combout  & 
// (((\my_dmem|altsyncram_component|auto_generated|q_a [15] & \my_processor|data_writeReg[12]~56_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|data_writeReg[12]~57_combout ),
	.datad(\my_processor|data_writeReg[12]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~80 .lut_mask = 16'hACF0;
defparam \my_processor|data_writeReg[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[15]~81 (
// Equation(s):
// \my_processor|data_writeReg[15]~81_combout  = (\my_processor|data_writeReg[12]~55_combout  & (((\my_processor|data_writeReg[15]~80_combout )))) # (!\my_processor|data_writeReg[12]~55_combout  & ((\my_processor|data_writeReg[15]~80_combout  & 
// (\my_processor|my_alu|Add0~30_combout )) # (!\my_processor|data_writeReg[15]~80_combout  & ((\my_processor|data_writeReg[15]~79_combout )))))

	.dataa(\my_processor|my_alu|Add0~30_combout ),
	.datab(\my_processor|data_writeReg[15]~79_combout ),
	.datac(\my_processor|data_writeReg[12]~55_combout ),
	.datad(\my_processor|data_writeReg[15]~80_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~81 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[15]~82 (
// Equation(s):
// \my_processor|data_writeReg[15]~82_combout  = (\my_processor|mydecoder|WideAnd6~combout  & (\my_processor|pc_alu|Add0~30_combout )) # (!\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|data_writeReg[15]~81_combout )))

	.dataa(gnd),
	.datab(\my_processor|mydecoder|WideAnd6~combout ),
	.datac(\my_processor|pc_alu|Add0~30_combout ),
	.datad(\my_processor|data_writeReg[15]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~82 .lut_mask = 16'hF3C0;
defparam \my_processor|data_writeReg[15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N13
dffeas \my_regfile|register[7].reg_i|reg32[15].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~339 (
// Equation(s):
// \my_regfile|data_readRegA[15]~339_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[15].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[15].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[15].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[15].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~339 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~336 (
// Equation(s):
// \my_regfile|data_readRegA[15]~336_combout  = (\my_regfile|register[2].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[15].dffe_i|q~q 
// )))) # (!\my_regfile|register[2].reg_i|reg32[15].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[15].dffe_i|q~q )))

	.dataa(\my_regfile|register[2].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~336 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~337 (
// Equation(s):
// \my_regfile|data_readRegA[15]~337_combout  = (\my_regfile|register[4].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[15].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~337 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~338 (
// Equation(s):
// \my_regfile|data_readRegA[15]~338_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[15].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~338 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~340 (
// Equation(s):
// \my_regfile|data_readRegA[15]~340_combout  = (\my_regfile|data_readRegA[15]~339_combout ) # ((\my_regfile|data_readRegA[15]~336_combout ) # ((\my_regfile|data_readRegA[15]~337_combout ) # (\my_regfile|data_readRegA[15]~338_combout )))

	.dataa(\my_regfile|data_readRegA[15]~339_combout ),
	.datab(\my_regfile|data_readRegA[15]~336_combout ),
	.datac(\my_regfile|data_readRegA[15]~337_combout ),
	.datad(\my_regfile|data_readRegA[15]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~340 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~341 (
// Equation(s):
// \my_regfile|data_readRegA[15]~341_combout  = (\my_regfile|register[10].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|register[9].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|register[10].reg_i|reg32[15].dffe_i|q~q  & (((\my_regfile|register[9].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~341 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~343 (
// Equation(s):
// \my_regfile|data_readRegA[15]~343_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[15].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (((\my_regfile|register[13].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~343 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~342 (
// Equation(s):
// \my_regfile|data_readRegA[15]~342_combout  = (\my_regfile|readA_decode|WideAnd0~109_combout  & ((\my_regfile|register[11].reg_i|reg32[15].dffe_i|q~q ) # ((\my_regfile|register[12].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~109_combout  & (((\my_regfile|register[12].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~342 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~344 (
// Equation(s):
// \my_regfile|data_readRegA[15]~344_combout  = (\my_regfile|register[15].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~113_combout ) # ((\my_regfile|readA_decode|WideAnd0~112_combout  & \my_regfile|register[16].reg_i|reg32[15].dffe_i|q~q 
// )))) # (!\my_regfile|register[15].reg_i|reg32[15].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|register[16].reg_i|reg32[15].dffe_i|q~q )))

	.dataa(\my_regfile|register[15].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~344 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~345 (
// Equation(s):
// \my_regfile|data_readRegA[15]~345_combout  = (\my_regfile|data_readRegA[15]~341_combout ) # ((\my_regfile|data_readRegA[15]~343_combout ) # ((\my_regfile|data_readRegA[15]~342_combout ) # (\my_regfile|data_readRegA[15]~344_combout )))

	.dataa(\my_regfile|data_readRegA[15]~341_combout ),
	.datab(\my_regfile|data_readRegA[15]~343_combout ),
	.datac(\my_regfile|data_readRegA[15]~342_combout ),
	.datad(\my_regfile|data_readRegA[15]~344_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~345 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~353 (
// Equation(s):
// \my_regfile|data_readRegA[15]~353_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[15].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[29].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[30].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~353 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~354 (
// Equation(s):
// \my_regfile|data_readRegA[15]~354_combout  = (\my_regfile|data_readRegA[15]~353_combout ) # ((\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_regfile|register[31].reg_i|reg32[15].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegA[15]~353_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~354 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegA[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~352 (
// Equation(s):
// \my_regfile|data_readRegA[15]~352_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[15].dffe_i|q~q ) # ((\my_regfile|register[28].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~96_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[28].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~352 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~347 (
// Equation(s):
// \my_regfile|data_readRegA[15]~347_combout  = (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[15].dffe_i|q~q ) # ((\my_regfile|register[19].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~115_combout  & (((\my_regfile|register[19].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~347 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~348 (
// Equation(s):
// \my_regfile|data_readRegA[15]~348_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[15].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (((\my_regfile|register[21].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[15].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~348 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~346 (
// Equation(s):
// \my_regfile|data_readRegA[15]~346_combout  = (\my_regfile|register[18].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|readA_decode|WideAnd0~114_combout  & \my_regfile|register[17].reg_i|reg32[15].dffe_i|q~q 
// )))) # (!\my_regfile|register[18].reg_i|reg32[15].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[17].reg_i|reg32[15].dffe_i|q~q )))

	.dataa(\my_regfile|register[18].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~346 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~349 (
// Equation(s):
// \my_regfile|data_readRegA[15]~349_combout  = (\my_regfile|register[24].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|register[23].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|register[24].reg_i|reg32[15].dffe_i|q~q  & (((\my_regfile|register[23].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|register[24].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~349 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~350 (
// Equation(s):
// \my_regfile|data_readRegA[15]~350_combout  = (\my_regfile|data_readRegA[15]~347_combout ) # ((\my_regfile|data_readRegA[15]~348_combout ) # ((\my_regfile|data_readRegA[15]~346_combout ) # (\my_regfile|data_readRegA[15]~349_combout )))

	.dataa(\my_regfile|data_readRegA[15]~347_combout ),
	.datab(\my_regfile|data_readRegA[15]~348_combout ),
	.datac(\my_regfile|data_readRegA[15]~346_combout ),
	.datad(\my_regfile|data_readRegA[15]~349_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~350 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~351 (
// Equation(s):
// \my_regfile|data_readRegA[15]~351_combout  = (\my_regfile|register[26].reg_i|reg32[15].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[15].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[15].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[15].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[15].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~351 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~355 (
// Equation(s):
// \my_regfile|data_readRegA[15]~355_combout  = (\my_regfile|data_readRegA[15]~354_combout ) # ((\my_regfile|data_readRegA[15]~352_combout ) # ((\my_regfile|data_readRegA[15]~350_combout ) # (\my_regfile|data_readRegA[15]~351_combout )))

	.dataa(\my_regfile|data_readRegA[15]~354_combout ),
	.datab(\my_regfile|data_readRegA[15]~352_combout ),
	.datac(\my_regfile|data_readRegA[15]~350_combout ),
	.datad(\my_regfile|data_readRegA[15]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~355 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~356 (
// Equation(s):
// \my_regfile|data_readRegA[15]~356_combout  = (\my_regfile|data_readRegA[15]~340_combout ) # ((\my_regfile|data_readRegA[15]~345_combout ) # (\my_regfile|data_readRegA[15]~355_combout ))

	.dataa(\my_regfile|data_readRegA[15]~340_combout ),
	.datab(\my_regfile|data_readRegA[15]~345_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[15]~355_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~356 .lut_mask = 16'hFFEE;
defparam \my_regfile|data_readRegA[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~58 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~314_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[15]~356_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[17]~314_combout ),
	.datad(\my_regfile|data_readRegA[15]~356_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~58 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~29 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~335_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~377_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~377_combout ),
	.datad(\my_regfile|data_readRegA[16]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~29 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~59 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~29_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~58_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~59 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~41 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~251_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[18]~293_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[20]~251_combout ),
	.datad(\my_regfile|data_readRegA[18]~293_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~41 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~52 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~41_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~51_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~52 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~82 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~59_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~59_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~82 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~71 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~71_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~71 .lut_mask = 16'h0001;
defparam \my_processor|my_alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~95 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~95_combout  = (\my_processor|my_alu|ShiftLeft0~71_combout  & (\my_regfile|data_readRegA[30]~41_combout )) # (!\my_processor|my_alu|ShiftLeft0~71_combout  & ((\my_regfile|data_readRegA[31]~20_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.datac(\my_regfile|data_readRegA[30]~41_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~95 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~66 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~42_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~66 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~69 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~68_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~69 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~70 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~69_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~70 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[14]~68 (
// Equation(s):
// \my_processor|data_writeReg[14]~68_combout  = (\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|ShiftRight0~95_combout ) # ((\my_processor|my_alu|Selector31~5_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & 
// (((!\my_processor|my_alu|Selector31~5_combout  & \my_processor|my_alu|ShiftLeft0~70_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~95_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|Selector31~5_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~68 .lut_mask = 16'hCBC8;
defparam \my_processor|data_writeReg[14]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[14]~69 (
// Equation(s):
// \my_processor|data_writeReg[14]~69_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|data_writeReg[14]~68_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|data_writeReg[14]~68_combout  & 
// (\my_processor|my_alu|ShiftRight0~84_combout )) # (!\my_processor|data_writeReg[14]~68_combout  & ((\my_processor|my_alu|ShiftRight0~82_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~84_combout ),
	.datab(\my_processor|my_alu|Selector31~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~82_combout ),
	.datad(\my_processor|data_writeReg[14]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~69 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[14]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \my_processor|data_writeReg[14]~72 (
// Equation(s):
// \my_processor|data_writeReg[14]~72_combout  = (\my_processor|my_alu|Selector31~9_combout  & (\my_processor|data_writeReg[14]~71_combout )) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|data_writeReg[14]~71_combout  & 
// ((\my_processor|data_writeReg[14]~69_combout ))) # (!\my_processor|data_writeReg[14]~71_combout  & (\my_processor|my_alu|Add1~28_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|data_writeReg[14]~71_combout ),
	.datac(\my_processor|my_alu|Add1~28_combout ),
	.datad(\my_processor|data_writeReg[14]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~72 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[14]~73 (
// Equation(s):
// \my_processor|data_writeReg[14]~73_combout  = (\my_processor|data_writeReg[12]~56_combout  & ((\my_processor|data_writeReg[12]~57_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [14]))) # (!\my_processor|data_writeReg[12]~57_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [14])))) # (!\my_processor|data_writeReg[12]~56_combout  & (((\my_processor|data_writeReg[12]~57_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|data_writeReg[12]~56_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_processor|data_writeReg[12]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~73 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[14]~74 (
// Equation(s):
// \my_processor|data_writeReg[14]~74_combout  = (\my_processor|data_writeReg[12]~55_combout  & (((\my_processor|data_writeReg[14]~73_combout )))) # (!\my_processor|data_writeReg[12]~55_combout  & ((\my_processor|data_writeReg[14]~73_combout  & 
// (\my_processor|my_alu|Add0~28_combout )) # (!\my_processor|data_writeReg[14]~73_combout  & ((\my_processor|data_writeReg[14]~72_combout )))))

	.dataa(\my_processor|my_alu|Add0~28_combout ),
	.datab(\my_processor|data_writeReg[12]~55_combout ),
	.datac(\my_processor|data_writeReg[14]~72_combout ),
	.datad(\my_processor|data_writeReg[14]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~74 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \my_processor|data_writeReg[14]~75 (
// Equation(s):
// \my_processor|data_writeReg[14]~75_combout  = (\my_processor|mydecoder|WideAnd6~combout  & (\my_processor|pc_alu|Add0~28_combout )) # (!\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|data_writeReg[14]~74_combout )))

	.dataa(\my_processor|pc_alu|Add0~28_combout ),
	.datab(\my_processor|mydecoder|WideAnd6~combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~75 .lut_mask = 16'hBB88;
defparam \my_processor|data_writeReg[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N0
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[14].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[14].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[14]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[14].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].reg_i|reg32[14].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N1
dffeas \my_regfile|register[2].reg_i|reg32[14].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[14].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~357 (
// Equation(s):
// \my_regfile|data_readRegA[14]~357_combout  = (\my_regfile|readA_decode|WideAnd0~98_combout  & ((\my_regfile|register[2].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[1].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~99_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~98_combout  & (((\my_regfile|register[1].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~99_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~357 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~358 (
// Equation(s):
// \my_regfile|data_readRegA[14]~358_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[3].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (\my_regfile|register[3].reg_i|reg32[14].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|register[3].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[4].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~358 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~359 (
// Equation(s):
// \my_regfile|data_readRegA[14]~359_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[14].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~359 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~360 (
// Equation(s):
// \my_regfile|data_readRegA[14]~360_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[8].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|register[8].reg_i|reg32[14].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~360 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~361 (
// Equation(s):
// \my_regfile|data_readRegA[14]~361_combout  = (\my_regfile|data_readRegA[14]~357_combout ) # ((\my_regfile|data_readRegA[14]~358_combout ) # ((\my_regfile|data_readRegA[14]~359_combout ) # (\my_regfile|data_readRegA[14]~360_combout )))

	.dataa(\my_regfile|data_readRegA[14]~357_combout ),
	.datab(\my_regfile|data_readRegA[14]~358_combout ),
	.datac(\my_regfile|data_readRegA[14]~359_combout ),
	.datad(\my_regfile|data_readRegA[14]~360_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~361 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~368 (
// Equation(s):
// \my_regfile|data_readRegA[14]~368_combout  = (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[19].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~115_combout  & (((\my_regfile|register[19].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~116_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~368 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~370 (
// Equation(s):
// \my_regfile|data_readRegA[14]~370_combout  = (\my_regfile|readA_decode|WideAnd0~120_combout  & ((\my_regfile|register[23].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~119_combout  & \my_regfile|register[24].reg_i|reg32[14].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~120_combout  & (((\my_regfile|readA_decode|WideAnd0~119_combout  & \my_regfile|register[24].reg_i|reg32[14].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datab(\my_regfile|register[23].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datad(\my_regfile|register[24].reg_i|reg32[14].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~370 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~369 (
// Equation(s):
// \my_regfile|data_readRegA[14]~369_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[14].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[21].reg_i|reg32[14].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[14].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~369 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~367 (
// Equation(s):
// \my_regfile|data_readRegA[14]~367_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[18].reg_i|reg32[14].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[17].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~367 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~371 (
// Equation(s):
// \my_regfile|data_readRegA[14]~371_combout  = (\my_regfile|data_readRegA[14]~368_combout ) # ((\my_regfile|data_readRegA[14]~370_combout ) # ((\my_regfile|data_readRegA[14]~369_combout ) # (\my_regfile|data_readRegA[14]~367_combout )))

	.dataa(\my_regfile|data_readRegA[14]~368_combout ),
	.datab(\my_regfile|data_readRegA[14]~370_combout ),
	.datac(\my_regfile|data_readRegA[14]~369_combout ),
	.datad(\my_regfile|data_readRegA[14]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~371 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~365 (
// Equation(s):
// \my_regfile|data_readRegA[14]~365_combout  = (\my_regfile|register[16].reg_i|reg32[14].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ) # ((\my_regfile|register[15].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout 
// )))) # (!\my_regfile|register[16].reg_i|reg32[14].dffe_i|q~q  & (\my_regfile|register[15].reg_i|reg32[14].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~113_combout )))

	.dataa(\my_regfile|register[16].reg_i|reg32[14].dffe_i|q~q ),
	.datab(\my_regfile|register[15].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~365 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~362 (
// Equation(s):
// \my_regfile|data_readRegA[14]~362_combout  = (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[9].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~106_combout  & (\my_regfile|register[9].reg_i|reg32[14].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~107_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datab(\my_regfile|register[9].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~362 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~363 (
// Equation(s):
// \my_regfile|data_readRegA[14]~363_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[11].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (((\my_regfile|register[11].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|register[12].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[11].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~363 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~364 (
// Equation(s):
// \my_regfile|data_readRegA[14]~364_combout  = (\my_regfile|readA_decode|WideAnd0~111_combout  & ((\my_regfile|register[13].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~110_combout  & \my_regfile|register[14].reg_i|reg32[14].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[14].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|register[14].reg_i|reg32[14].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~364 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~366 (
// Equation(s):
// \my_regfile|data_readRegA[14]~366_combout  = (\my_regfile|data_readRegA[14]~365_combout ) # ((\my_regfile|data_readRegA[14]~362_combout ) # ((\my_regfile|data_readRegA[14]~363_combout ) # (\my_regfile|data_readRegA[14]~364_combout )))

	.dataa(\my_regfile|data_readRegA[14]~365_combout ),
	.datab(\my_regfile|data_readRegA[14]~362_combout ),
	.datac(\my_regfile|data_readRegA[14]~363_combout ),
	.datad(\my_regfile|data_readRegA[14]~364_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~366 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~373 (
// Equation(s):
// \my_regfile|data_readRegA[14]~373_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[28].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~96_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[28].reg_i|reg32[14].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~373 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~374 (
// Equation(s):
// \my_regfile|data_readRegA[14]~374_combout  = (\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~123_combout ) # ((\my_regfile|register[29].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~q  & (((\my_regfile|register[29].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|register[30].reg_i|reg32[14].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~374 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~375 (
// Equation(s):
// \my_regfile|data_readRegA[14]~375_combout  = (\my_regfile|data_readRegA[14]~374_combout ) # ((\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_regfile|register[31].reg_i|reg32[14].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegA[14]~374_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~375 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegA[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~372 (
// Equation(s):
// \my_regfile|data_readRegA[14]~372_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[14].dffe_i|q~q ) # ((\my_regfile|register[25].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (((\my_regfile|register[25].reg_i|reg32[14].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[14].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[14].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~372 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~376 (
// Equation(s):
// \my_regfile|data_readRegA[14]~376_combout  = (\my_regfile|data_readRegA[14]~373_combout ) # ((\my_regfile|data_readRegA[14]~375_combout ) # (\my_regfile|data_readRegA[14]~372_combout ))

	.dataa(\my_regfile|data_readRegA[14]~373_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~375_combout ),
	.datad(\my_regfile|data_readRegA[14]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~376 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegA[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~377 (
// Equation(s):
// \my_regfile|data_readRegA[14]~377_combout  = (\my_regfile|data_readRegA[14]~361_combout ) # ((\my_regfile|data_readRegA[14]~371_combout ) # ((\my_regfile|data_readRegA[14]~366_combout ) # (\my_regfile|data_readRegA[14]~376_combout )))

	.dataa(\my_regfile|data_readRegA[14]~361_combout ),
	.datab(\my_regfile|data_readRegA[14]~371_combout ),
	.datac(\my_regfile|data_readRegA[14]~366_combout ),
	.datad(\my_regfile|data_readRegA[14]~376_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~377 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~67 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~419_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~377_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~419_combout ),
	.datad(\my_regfile|data_readRegA[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~67 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~68 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~67_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~68 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~76 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~356_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~314_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[15]~356_combout ),
	.datad(\my_regfile|data_readRegA[17]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~76 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~79 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~335_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~293_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~293_combout ),
	.datad(\my_regfile|data_readRegA[16]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~79 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~80 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~79_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~80 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~81 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~80_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~81 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \my_processor|data_writeReg[26]~172 (
// Equation(s):
// \my_processor|data_writeReg[26]~172_combout  = (\my_processor|my_alu|Selector0~1_combout  & (\my_processor|data_writeReg[26]~171_combout )) # (!\my_processor|my_alu|Selector0~1_combout  & ((\my_processor|data_writeReg[26]~171_combout  & 
// (\my_processor|my_alu|ShiftLeft0~55_combout )) # (!\my_processor|data_writeReg[26]~171_combout  & ((\my_processor|my_alu|ShiftLeft0~81_combout )))))

	.dataa(\my_processor|my_alu|Selector0~1_combout ),
	.datab(\my_processor|data_writeReg[26]~171_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~172 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[26]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~45 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[31]~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[30]~41_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[30]~41_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~45 .lut_mask = 16'hFE10;
defparam \my_processor|my_alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~48 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~47_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~45_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~48 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~91 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~48_combout 
// )))

	.dataa(\my_regfile|data_readRegA[31]~20_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~91 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector29~4 (
// Equation(s):
// \my_processor|my_alu|Selector29~4_combout  = (\my_processor|mydecoder|WideAnd0~5_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|mydecoder|WideAnd0~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\my_processor|mydecoder|WideAnd0~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|mydecoder|WideAnd0~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~4 .lut_mask = 16'h8000;
defparam \my_processor|my_alu|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \my_processor|realInputB[16]~15 (
// Equation(s):
// \my_processor|realInputB[16]~15_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[16]~335_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[16]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[16]~15 .lut_mask = 16'hAFA0;
defparam \my_processor|realInputB[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~32 (
// Equation(s):
// \my_processor|my_alu|Add1~32_combout  = ((\my_regfile|data_readRegA[16]~335_combout  $ (\my_processor|realInputB[16]~15_combout  $ (\my_processor|my_alu|Add1~31 )))) # (GND)
// \my_processor|my_alu|Add1~33  = CARRY((\my_regfile|data_readRegA[16]~335_combout  & ((!\my_processor|my_alu|Add1~31 ) # (!\my_processor|realInputB[16]~15_combout ))) # (!\my_regfile|data_readRegA[16]~335_combout  & 
// (!\my_processor|realInputB[16]~15_combout  & !\my_processor|my_alu|Add1~31 )))

	.dataa(\my_regfile|data_readRegA[16]~335_combout ),
	.datab(\my_processor|realInputB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~31 ),
	.combout(\my_processor|my_alu|Add1~32_combout ),
	.cout(\my_processor|my_alu|Add1~33 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~32 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|Add1~34 (
// Equation(s):
// \my_processor|my_alu|Add1~34_combout  = (\my_processor|realInputB[17]~14_combout  & ((\my_regfile|data_readRegA[17]~314_combout  & (!\my_processor|my_alu|Add1~33 )) # (!\my_regfile|data_readRegA[17]~314_combout  & ((\my_processor|my_alu|Add1~33 ) # 
// (GND))))) # (!\my_processor|realInputB[17]~14_combout  & ((\my_regfile|data_readRegA[17]~314_combout  & (\my_processor|my_alu|Add1~33  & VCC)) # (!\my_regfile|data_readRegA[17]~314_combout  & (!\my_processor|my_alu|Add1~33 ))))
// \my_processor|my_alu|Add1~35  = CARRY((\my_processor|realInputB[17]~14_combout  & ((!\my_processor|my_alu|Add1~33 ) # (!\my_regfile|data_readRegA[17]~314_combout ))) # (!\my_processor|realInputB[17]~14_combout  & 
// (!\my_regfile|data_readRegA[17]~314_combout  & !\my_processor|my_alu|Add1~33 )))

	.dataa(\my_processor|realInputB[17]~14_combout ),
	.datab(\my_regfile|data_readRegA[17]~314_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~33 ),
	.combout(\my_processor|my_alu|Add1~34_combout ),
	.cout(\my_processor|my_alu|Add1~35 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~34 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|Add1~36 (
// Equation(s):
// \my_processor|my_alu|Add1~36_combout  = ((\my_processor|realInputB[18]~13_combout  $ (\my_regfile|data_readRegA[18]~293_combout  $ (\my_processor|my_alu|Add1~35 )))) # (GND)
// \my_processor|my_alu|Add1~37  = CARRY((\my_processor|realInputB[18]~13_combout  & (\my_regfile|data_readRegA[18]~293_combout  & !\my_processor|my_alu|Add1~35 )) # (!\my_processor|realInputB[18]~13_combout  & ((\my_regfile|data_readRegA[18]~293_combout ) # 
// (!\my_processor|my_alu|Add1~35 ))))

	.dataa(\my_processor|realInputB[18]~13_combout ),
	.datab(\my_regfile|data_readRegA[18]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~35 ),
	.combout(\my_processor|my_alu|Add1~36_combout ),
	.cout(\my_processor|my_alu|Add1~37 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~36 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|Add1~38 (
// Equation(s):
// \my_processor|my_alu|Add1~38_combout  = (\my_regfile|data_readRegA[19]~272_combout  & ((\my_processor|realInputB[19]~12_combout  & (!\my_processor|my_alu|Add1~37 )) # (!\my_processor|realInputB[19]~12_combout  & (\my_processor|my_alu|Add1~37  & VCC)))) # 
// (!\my_regfile|data_readRegA[19]~272_combout  & ((\my_processor|realInputB[19]~12_combout  & ((\my_processor|my_alu|Add1~37 ) # (GND))) # (!\my_processor|realInputB[19]~12_combout  & (!\my_processor|my_alu|Add1~37 ))))
// \my_processor|my_alu|Add1~39  = CARRY((\my_regfile|data_readRegA[19]~272_combout  & (\my_processor|realInputB[19]~12_combout  & !\my_processor|my_alu|Add1~37 )) # (!\my_regfile|data_readRegA[19]~272_combout  & ((\my_processor|realInputB[19]~12_combout ) # 
// (!\my_processor|my_alu|Add1~37 ))))

	.dataa(\my_regfile|data_readRegA[19]~272_combout ),
	.datab(\my_processor|realInputB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~37 ),
	.combout(\my_processor|my_alu|Add1~38_combout ),
	.cout(\my_processor|my_alu|Add1~39 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~38 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|Add1~40 (
// Equation(s):
// \my_processor|my_alu|Add1~40_combout  = ((\my_regfile|data_readRegA[20]~251_combout  $ (\my_processor|realInputB[20]~11_combout  $ (\my_processor|my_alu|Add1~39 )))) # (GND)
// \my_processor|my_alu|Add1~41  = CARRY((\my_regfile|data_readRegA[20]~251_combout  & ((!\my_processor|my_alu|Add1~39 ) # (!\my_processor|realInputB[20]~11_combout ))) # (!\my_regfile|data_readRegA[20]~251_combout  & 
// (!\my_processor|realInputB[20]~11_combout  & !\my_processor|my_alu|Add1~39 )))

	.dataa(\my_regfile|data_readRegA[20]~251_combout ),
	.datab(\my_processor|realInputB[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~39 ),
	.combout(\my_processor|my_alu|Add1~40_combout ),
	.cout(\my_processor|my_alu|Add1~41 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~40 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|Add1~42 (
// Equation(s):
// \my_processor|my_alu|Add1~42_combout  = (\my_regfile|data_readRegA[21]~230_combout  & ((\my_processor|realInputB[21]~10_combout  & (!\my_processor|my_alu|Add1~41 )) # (!\my_processor|realInputB[21]~10_combout  & (\my_processor|my_alu|Add1~41  & VCC)))) # 
// (!\my_regfile|data_readRegA[21]~230_combout  & ((\my_processor|realInputB[21]~10_combout  & ((\my_processor|my_alu|Add1~41 ) # (GND))) # (!\my_processor|realInputB[21]~10_combout  & (!\my_processor|my_alu|Add1~41 ))))
// \my_processor|my_alu|Add1~43  = CARRY((\my_regfile|data_readRegA[21]~230_combout  & (\my_processor|realInputB[21]~10_combout  & !\my_processor|my_alu|Add1~41 )) # (!\my_regfile|data_readRegA[21]~230_combout  & ((\my_processor|realInputB[21]~10_combout ) # 
// (!\my_processor|my_alu|Add1~41 ))))

	.dataa(\my_regfile|data_readRegA[21]~230_combout ),
	.datab(\my_processor|realInputB[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~41 ),
	.combout(\my_processor|my_alu|Add1~42_combout ),
	.cout(\my_processor|my_alu|Add1~43 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~42 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneive_lcell_comb \my_processor|my_alu|Add1~44 (
// Equation(s):
// \my_processor|my_alu|Add1~44_combout  = ((\my_processor|realInputB[22]~9_combout  $ (\my_regfile|data_readRegA[22]~209_combout  $ (\my_processor|my_alu|Add1~43 )))) # (GND)
// \my_processor|my_alu|Add1~45  = CARRY((\my_processor|realInputB[22]~9_combout  & (\my_regfile|data_readRegA[22]~209_combout  & !\my_processor|my_alu|Add1~43 )) # (!\my_processor|realInputB[22]~9_combout  & ((\my_regfile|data_readRegA[22]~209_combout ) # 
// (!\my_processor|my_alu|Add1~43 ))))

	.dataa(\my_processor|realInputB[22]~9_combout ),
	.datab(\my_regfile|data_readRegA[22]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~43 ),
	.combout(\my_processor|my_alu|Add1~44_combout ),
	.cout(\my_processor|my_alu|Add1~45 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~44 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneive_lcell_comb \my_processor|my_alu|Add1~46 (
// Equation(s):
// \my_processor|my_alu|Add1~46_combout  = (\my_regfile|data_readRegA[23]~188_combout  & ((\my_processor|realInputB[23]~8_combout  & (!\my_processor|my_alu|Add1~45 )) # (!\my_processor|realInputB[23]~8_combout  & (\my_processor|my_alu|Add1~45  & VCC)))) # 
// (!\my_regfile|data_readRegA[23]~188_combout  & ((\my_processor|realInputB[23]~8_combout  & ((\my_processor|my_alu|Add1~45 ) # (GND))) # (!\my_processor|realInputB[23]~8_combout  & (!\my_processor|my_alu|Add1~45 ))))
// \my_processor|my_alu|Add1~47  = CARRY((\my_regfile|data_readRegA[23]~188_combout  & (\my_processor|realInputB[23]~8_combout  & !\my_processor|my_alu|Add1~45 )) # (!\my_regfile|data_readRegA[23]~188_combout  & ((\my_processor|realInputB[23]~8_combout ) # 
// (!\my_processor|my_alu|Add1~45 ))))

	.dataa(\my_regfile|data_readRegA[23]~188_combout ),
	.datab(\my_processor|realInputB[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~45 ),
	.combout(\my_processor|my_alu|Add1~46_combout ),
	.cout(\my_processor|my_alu|Add1~47 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~46 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|Add1~48 (
// Equation(s):
// \my_processor|my_alu|Add1~48_combout  = ((\my_regfile|data_readRegA[24]~167_combout  $ (\my_processor|realInputB[24]~7_combout  $ (\my_processor|my_alu|Add1~47 )))) # (GND)
// \my_processor|my_alu|Add1~49  = CARRY((\my_regfile|data_readRegA[24]~167_combout  & ((!\my_processor|my_alu|Add1~47 ) # (!\my_processor|realInputB[24]~7_combout ))) # (!\my_regfile|data_readRegA[24]~167_combout  & (!\my_processor|realInputB[24]~7_combout  
// & !\my_processor|my_alu|Add1~47 )))

	.dataa(\my_regfile|data_readRegA[24]~167_combout ),
	.datab(\my_processor|realInputB[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~47 ),
	.combout(\my_processor|my_alu|Add1~48_combout ),
	.cout(\my_processor|my_alu|Add1~49 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~48 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneive_lcell_comb \my_processor|my_alu|Add1~50 (
// Equation(s):
// \my_processor|my_alu|Add1~50_combout  = (\my_regfile|data_readRegA[25]~146_combout  & ((\my_processor|realInputB[25]~6_combout  & (!\my_processor|my_alu|Add1~49 )) # (!\my_processor|realInputB[25]~6_combout  & (\my_processor|my_alu|Add1~49  & VCC)))) # 
// (!\my_regfile|data_readRegA[25]~146_combout  & ((\my_processor|realInputB[25]~6_combout  & ((\my_processor|my_alu|Add1~49 ) # (GND))) # (!\my_processor|realInputB[25]~6_combout  & (!\my_processor|my_alu|Add1~49 ))))
// \my_processor|my_alu|Add1~51  = CARRY((\my_regfile|data_readRegA[25]~146_combout  & (\my_processor|realInputB[25]~6_combout  & !\my_processor|my_alu|Add1~49 )) # (!\my_regfile|data_readRegA[25]~146_combout  & ((\my_processor|realInputB[25]~6_combout ) # 
// (!\my_processor|my_alu|Add1~49 ))))

	.dataa(\my_regfile|data_readRegA[25]~146_combout ),
	.datab(\my_processor|realInputB[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~49 ),
	.combout(\my_processor|my_alu|Add1~50_combout ),
	.cout(\my_processor|my_alu|Add1~51 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneive_lcell_comb \my_processor|my_alu|Add1~52 (
// Equation(s):
// \my_processor|my_alu|Add1~52_combout  = ((\my_regfile|data_readRegA[26]~125_combout  $ (\my_processor|realInputB[26]~5_combout  $ (\my_processor|my_alu|Add1~51 )))) # (GND)
// \my_processor|my_alu|Add1~53  = CARRY((\my_regfile|data_readRegA[26]~125_combout  & ((!\my_processor|my_alu|Add1~51 ) # (!\my_processor|realInputB[26]~5_combout ))) # (!\my_regfile|data_readRegA[26]~125_combout  & (!\my_processor|realInputB[26]~5_combout  
// & !\my_processor|my_alu|Add1~51 )))

	.dataa(\my_regfile|data_readRegA[26]~125_combout ),
	.datab(\my_processor|realInputB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~51 ),
	.combout(\my_processor|my_alu|Add1~52_combout ),
	.cout(\my_processor|my_alu|Add1~53 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~52 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \my_processor|data_writeReg[26]~173 (
// Equation(s):
// \my_processor|data_writeReg[26]~173_combout  = (\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|ShiftRight0~91_combout ) # ((\my_processor|my_alu|Selector29~6_combout )))) # (!\my_processor|my_alu|Selector29~4_combout  & 
// (((!\my_processor|my_alu|Selector29~6_combout  & \my_processor|my_alu|Add1~52_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~91_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|my_alu|Selector29~6_combout ),
	.datad(\my_processor|my_alu|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~173 .lut_mask = 16'hCBC8;
defparam \my_processor|data_writeReg[26]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \my_processor|data_writeReg[26]~174 (
// Equation(s):
// \my_processor|data_writeReg[26]~174_combout  = (\my_processor|my_alu|Selector29~6_combout  & ((\my_processor|data_writeReg[26]~173_combout  & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_processor|data_writeReg[26]~173_combout  & 
// ((\my_processor|data_writeReg[26]~172_combout ))))) # (!\my_processor|my_alu|Selector29~6_combout  & (((\my_processor|data_writeReg[26]~173_combout ))))

	.dataa(\my_processor|my_alu|Selector29~6_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_processor|data_writeReg[26]~172_combout ),
	.datad(\my_processor|data_writeReg[26]~173_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~174 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[26]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \my_processor|data_writeReg[26]~175 (
// Equation(s):
// \my_processor|data_writeReg[26]~175_combout  = (\my_processor|my_alu|Selector29~10_combout  & (((\my_processor|my_alu|Selector29~9_combout )))) # (!\my_processor|my_alu|Selector29~10_combout  & ((\my_processor|my_alu|Selector29~9_combout  & 
// (\my_processor|my_alu|inner_result~2_combout )) # (!\my_processor|my_alu|Selector29~9_combout  & ((\my_processor|data_writeReg[26]~174_combout )))))

	.dataa(\my_processor|my_alu|Selector29~10_combout ),
	.datab(\my_processor|my_alu|inner_result~2_combout ),
	.datac(\my_processor|my_alu|Selector29~9_combout ),
	.datad(\my_processor|data_writeReg[26]~174_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~175 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[26]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \my_processor|data_writeReg[26]~176 (
// Equation(s):
// \my_processor|data_writeReg[26]~176_combout  = (\my_processor|my_alu|Selector29~10_combout  & ((\my_processor|data_writeReg[26]~175_combout  & ((\my_processor|my_alu|inner_result~3_combout ))) # (!\my_processor|data_writeReg[26]~175_combout  & 
// (\my_processor|my_alu|Add0~52_combout )))) # (!\my_processor|my_alu|Selector29~10_combout  & (((\my_processor|data_writeReg[26]~175_combout ))))

	.dataa(\my_processor|my_alu|Selector29~10_combout ),
	.datab(\my_processor|my_alu|Add0~52_combout ),
	.datac(\my_processor|my_alu|inner_result~3_combout ),
	.datad(\my_processor|data_writeReg[26]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~176 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[26]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \my_processor|data_writeReg[26]~177 (
// Equation(s):
// \my_processor|data_writeReg[26]~177_combout  = (\my_processor|data_writeReg[11]~212_combout  & (!\my_processor|WideOr0~0_combout )) # (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|WideOr0~0_combout  & 
// ((\my_processor|data_writeReg[26]~176_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|data_writeReg[26]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~177 .lut_mask = 16'h7632;
defparam \my_processor|data_writeReg[26]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \my_processor|data_writeReg[26]~178 (
// Equation(s):
// \my_processor|data_writeReg[26]~178_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[26]~177_combout  & ((\my_processor|pc_alu|Add0~52_combout ))) # (!\my_processor|data_writeReg[26]~177_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [26])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[26]~177_combout ))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|pc_alu|Add0~52_combout ),
	.datad(\my_processor|data_writeReg[26]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~178 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[26]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \my_processor|data_writeReg[26]~217 (
// Equation(s):
// \my_processor|data_writeReg[26]~217_combout  = (\my_processor|data_writeReg[26]~178_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|data_writeReg[26]~178_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~217 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[26]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \my_regfile|register[31].reg_i|reg32[26].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~217_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[26].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[26].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[26].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~122 (
// Equation(s):
// \my_regfile|data_readRegA[26]~122_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[26].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[31].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~122 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~120 (
// Equation(s):
// \my_regfile|data_readRegA[26]~120_combout  = (\my_regfile|register[26].reg_i|reg32[26].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[26].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~120 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~121 (
// Equation(s):
// \my_regfile|data_readRegA[26]~121_combout  = (\my_regfile|register[28].reg_i|reg32[26].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|register[27].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~97_combout 
// )))) # (!\my_regfile|register[28].reg_i|reg32[26].dffe_i|q~q  & (((\my_regfile|register[27].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~97_combout ))))

	.dataa(\my_regfile|register[28].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~121 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~123 (
// Equation(s):
// \my_regfile|data_readRegA[26]~123_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|register[30].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~123_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (((\my_regfile|register[30].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~123_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[30].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~123 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~124 (
// Equation(s):
// \my_regfile|data_readRegA[26]~124_combout  = (\my_regfile|data_readRegA[26]~122_combout ) # ((\my_regfile|data_readRegA[26]~120_combout ) # ((\my_regfile|data_readRegA[26]~121_combout ) # (\my_regfile|data_readRegA[26]~123_combout )))

	.dataa(\my_regfile|data_readRegA[26]~122_combout ),
	.datab(\my_regfile|data_readRegA[26]~120_combout ),
	.datac(\my_regfile|data_readRegA[26]~121_combout ),
	.datad(\my_regfile|data_readRegA[26]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~124 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~112 (
// Equation(s):
// \my_regfile|data_readRegA[26]~112_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (((\my_regfile|register[13].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~112 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~111 (
// Equation(s):
// \my_regfile|data_readRegA[26]~111_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[26].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[26].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~111 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~113 (
// Equation(s):
// \my_regfile|data_readRegA[26]~113_combout  = (\my_regfile|register[16].reg_i|reg32[26].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ) # ((\my_regfile|readA_decode|WideAnd0~113_combout  & \my_regfile|register[15].reg_i|reg32[26].dffe_i|q~q 
// )))) # (!\my_regfile|register[16].reg_i|reg32[26].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[15].reg_i|reg32[26].dffe_i|q~q )))

	.dataa(\my_regfile|register[16].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~113 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~110 (
// Equation(s):
// \my_regfile|data_readRegA[26]~110_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|register[10].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|register[10].reg_i|reg32[26].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~110 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~114 (
// Equation(s):
// \my_regfile|data_readRegA[26]~114_combout  = (\my_regfile|data_readRegA[26]~112_combout ) # ((\my_regfile|data_readRegA[26]~111_combout ) # ((\my_regfile|data_readRegA[26]~113_combout ) # (\my_regfile|data_readRegA[26]~110_combout )))

	.dataa(\my_regfile|data_readRegA[26]~112_combout ),
	.datab(\my_regfile|data_readRegA[26]~111_combout ),
	.datac(\my_regfile|data_readRegA[26]~113_combout ),
	.datad(\my_regfile|data_readRegA[26]~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~114 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~105 (
// Equation(s):
// \my_regfile|data_readRegA[26]~105_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[26].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~105 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~107 (
// Equation(s):
// \my_regfile|data_readRegA[26]~107_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[26].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~107 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~108 (
// Equation(s):
// \my_regfile|data_readRegA[26]~108_combout  = (\my_regfile|register[8].reg_i|reg32[26].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ) # ((\my_regfile|register[7].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|register[8].reg_i|reg32[26].dffe_i|q~q  & (((\my_regfile|register[7].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~108 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~106 (
// Equation(s):
// \my_regfile|data_readRegA[26]~106_combout  = (\my_regfile|register[4].reg_i|reg32[26].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[26].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[26].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~106 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~109 (
// Equation(s):
// \my_regfile|data_readRegA[26]~109_combout  = (\my_regfile|data_readRegA[26]~105_combout ) # ((\my_regfile|data_readRegA[26]~107_combout ) # ((\my_regfile|data_readRegA[26]~108_combout ) # (\my_regfile|data_readRegA[26]~106_combout )))

	.dataa(\my_regfile|data_readRegA[26]~105_combout ),
	.datab(\my_regfile|data_readRegA[26]~107_combout ),
	.datac(\my_regfile|data_readRegA[26]~108_combout ),
	.datad(\my_regfile|data_readRegA[26]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~109 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~117 (
// Equation(s):
// \my_regfile|data_readRegA[26]~117_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (((\my_regfile|register[21].reg_i|reg32[26].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[26].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~117 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~116 (
// Equation(s):
// \my_regfile|data_readRegA[26]~116_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[26].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~116 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~115 (
// Equation(s):
// \my_regfile|data_readRegA[26]~115_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~95_combout  & \my_regfile|register[18].reg_i|reg32[26].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|readA_decode|WideAnd0~95_combout  & ((\my_regfile|register[18].reg_i|reg32[26].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~115 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~118 (
// Equation(s):
// \my_regfile|data_readRegA[26]~118_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[26].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[26].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[26].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[26].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[26].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~118 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~119 (
// Equation(s):
// \my_regfile|data_readRegA[26]~119_combout  = (\my_regfile|data_readRegA[26]~117_combout ) # ((\my_regfile|data_readRegA[26]~116_combout ) # ((\my_regfile|data_readRegA[26]~115_combout ) # (\my_regfile|data_readRegA[26]~118_combout )))

	.dataa(\my_regfile|data_readRegA[26]~117_combout ),
	.datab(\my_regfile|data_readRegA[26]~116_combout ),
	.datac(\my_regfile|data_readRegA[26]~115_combout ),
	.datad(\my_regfile|data_readRegA[26]~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~119 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~125 (
// Equation(s):
// \my_regfile|data_readRegA[26]~125_combout  = (\my_regfile|data_readRegA[26]~124_combout ) # ((\my_regfile|data_readRegA[26]~114_combout ) # ((\my_regfile|data_readRegA[26]~109_combout ) # (\my_regfile|data_readRegA[26]~119_combout )))

	.dataa(\my_regfile|data_readRegA[26]~124_combout ),
	.datab(\my_regfile|data_readRegA[26]~114_combout ),
	.datac(\my_regfile|data_readRegA[26]~109_combout ),
	.datad(\my_regfile|data_readRegA[26]~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~125 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~12 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[26]~125_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[24]~167_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[24]~167_combout ),
	.datad(\my_regfile|data_readRegA[26]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~12 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~13 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~12_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|my_alu|ShiftRight0~11_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~13 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~18 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~209_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[20]~251_combout )))

	.dataa(\my_regfile|data_readRegA[22]~209_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[20]~251_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~18 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~19 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~18_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~18_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~19 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~76 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~19_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~13_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~76 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~77 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~75_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~76_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~75_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~77 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~45 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[6]~545_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~503_combout ))

	.dataa(\my_regfile|data_readRegA[8]~503_combout ),
	.datab(\my_regfile|data_readRegA[6]~545_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~45 .lut_mask = 16'hCCAA;
defparam \my_processor|my_alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~46 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~45_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~46 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~58 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~461_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~419_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~419_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~58 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~59 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~58_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~59 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~60 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~46_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~59_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~60 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \my_processor|data_writeReg[16]~87 (
// Equation(s):
// \my_processor|data_writeReg[16]~87_combout  = (\my_processor|ALUop[0]~8_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_processor|ALUop[0]~8_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~87 .lut_mask = 16'hF5F0;
defparam \my_processor|data_writeReg[16]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~85 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~293_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[20]~251_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~293_combout ),
	.datad(\my_regfile|data_readRegA[20]~251_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~85 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~84 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~314_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~272_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[19]~272_combout ),
	.datad(\my_regfile|data_readRegA[17]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~84 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~86 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~84_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~85_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~86 .lut_mask = 16'hEE44;
defparam \my_processor|my_alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~72 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~398_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~356_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[15]~356_combout ),
	.datad(\my_regfile|data_readRegA[13]~398_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~72 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~73 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~377_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~335_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~377_combout ),
	.datad(\my_regfile|data_readRegA[16]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~73 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~74 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~73_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~74 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~87 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~74_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~86_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~87 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
cycloneive_lcell_comb \my_processor|data_writeReg[20]~122 (
// Equation(s):
// \my_processor|data_writeReg[20]~122_combout  = (\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|my_alu|ShiftLeft0~60_combout ) # ((\my_processor|data_writeReg[16]~86_combout )))) # (!\my_processor|data_writeReg[16]~87_combout  & 
// (((!\my_processor|data_writeReg[16]~86_combout  & \my_processor|my_alu|ShiftLeft0~87_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.datab(\my_processor|data_writeReg[16]~87_combout ),
	.datac(\my_processor|data_writeReg[16]~86_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~122 .lut_mask = 16'hCBC8;
defparam \my_processor|data_writeReg[20]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~32 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~32_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~32 .lut_mask = 16'h0055;
defparam \my_processor|my_alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~33 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[1]~650_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[3]~608_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[1]~650_combout ),
	.datad(\my_regfile|data_readRegA[3]~608_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~33 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~34 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[2]~629_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[4]~587_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[2]~629_combout ),
	.datad(\my_regfile|data_readRegA[4]~587_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~34 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~35 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~35_combout  = (\my_processor|my_alu|ShiftLeft0~33_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~34_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~35 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~36 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[0]~671_combout  & (\my_processor|my_alu|ShiftLeft0~32_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|my_alu|ShiftLeft0~35_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~671_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~36 .lut_mask = 16'hB380;
defparam \my_processor|my_alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~37 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~37_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~37 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N4
cycloneive_lcell_comb \my_processor|data_writeReg[20]~123 (
// Equation(s):
// \my_processor|data_writeReg[20]~123_combout  = (\my_processor|data_writeReg[16]~86_combout  & ((\my_processor|data_writeReg[20]~122_combout  & (\my_processor|my_alu|ShiftRight0~77_combout )) # (!\my_processor|data_writeReg[20]~122_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~37_combout ))))) # (!\my_processor|data_writeReg[16]~86_combout  & (((\my_processor|data_writeReg[20]~122_combout ))))

	.dataa(\my_processor|data_writeReg[16]~86_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~77_combout ),
	.datac(\my_processor|data_writeReg[20]~122_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~123 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[20]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
cycloneive_lcell_comb \my_processor|data_writeReg[20]~126 (
// Equation(s):
// \my_processor|data_writeReg[20]~126_combout  = (\my_processor|data_writeReg[20]~125_combout  & ((\my_processor|my_alu|Selector31~9_combout ) # ((\my_processor|data_writeReg[20]~123_combout )))) # (!\my_processor|data_writeReg[20]~125_combout  & 
// (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Add1~40_combout ))))

	.dataa(\my_processor|data_writeReg[20]~125_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|data_writeReg[20]~123_combout ),
	.datad(\my_processor|my_alu|Add1~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~126 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[20]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N14
cycloneive_lcell_comb \my_processor|data_writeReg[20]~127 (
// Equation(s):
// \my_processor|data_writeReg[20]~127_combout  = (\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|my_alu|Selector31~14_combout )))) # (!\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|my_alu|Selector31~14_combout  & 
// (\my_processor|my_alu|Add0~40_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|data_writeReg[20]~126_combout )))))

	.dataa(\my_processor|my_alu|Add0~40_combout ),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_processor|my_alu|Selector31~14_combout ),
	.datad(\my_processor|data_writeReg[20]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~127 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[20]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N12
cycloneive_lcell_comb \my_processor|data_writeReg[20]~128 (
// Equation(s):
// \my_processor|data_writeReg[20]~128_combout  = (\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|data_writeReg[20]~127_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|data_writeReg[20]~127_combout  & 
// ((\my_regfile|data_readRegA[31]~20_combout ))))) # (!\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|data_writeReg[20]~127_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_processor|data_writeReg[20]~127_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~128 .lut_mask = 16'hBCB0;
defparam \my_processor|data_writeReg[20]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
cycloneive_lcell_comb \my_processor|data_writeReg[20]~121 (
// Equation(s):
// \my_processor|data_writeReg[20]~121_combout  = (!\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|pc_alu|Add0~40_combout ))) # (!\my_processor|mydecoder|WideAnd6~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_processor|mydecoder|WideAnd6~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|pc_alu|Add0~40_combout ),
	.datad(\my_processor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~121 .lut_mask = 16'h00E4;
defparam \my_processor|data_writeReg[20]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N24
cycloneive_lcell_comb \my_processor|data_writeReg[20]~129 (
// Equation(s):
// \my_processor|data_writeReg[20]~129_combout  = (\my_processor|data_writeReg[20]~121_combout ) # ((\my_processor|data_writeReg[20]~128_combout  & (\my_processor|WideOr0~0_combout  & !\my_processor|exception~2_combout )))

	.dataa(\my_processor|data_writeReg[20]~128_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[20]~121_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~129 .lut_mask = 16'hF0F8;
defparam \my_processor|data_writeReg[20]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N30
cycloneive_lcell_comb \my_regfile|register[26].reg_i|reg32[20].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[26].reg_i|reg32[20].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[20]~129_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[20].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].reg_i|reg32[20].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N31
dffeas \my_regfile|register[26].reg_i|reg32[20].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].reg_i|reg32[20].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[20].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[20].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[20].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~242 (
// Equation(s):
// \my_regfile|data_readRegB[20]~242_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_regfile|register[26].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|register[10].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~242 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~243 (
// Equation(s):
// \my_regfile|data_readRegB[20]~243_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[20].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[20].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~243 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~244 (
// Equation(s):
// \my_regfile|data_readRegB[20]~244_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~244 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~241 (
// Equation(s):
// \my_regfile|data_readRegB[20]~241_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[9].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~241 .lut_mask = 16'hA280;
defparam \my_regfile|data_readRegB[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~245 (
// Equation(s):
// \my_regfile|data_readRegB[20]~245_combout  = (\my_regfile|data_readRegB[20]~242_combout ) # ((\my_regfile|data_readRegB[20]~243_combout ) # ((\my_regfile|data_readRegB[20]~244_combout ) # (\my_regfile|data_readRegB[20]~241_combout )))

	.dataa(\my_regfile|data_readRegB[20]~242_combout ),
	.datab(\my_regfile|data_readRegB[20]~243_combout ),
	.datac(\my_regfile|data_readRegB[20]~244_combout ),
	.datad(\my_regfile|data_readRegB[20]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~245 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~246 (
// Equation(s):
// \my_regfile|data_readRegB[20]~246_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[20].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[20].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[13].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|register[29].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~246 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~247 (
// Equation(s):
// \my_regfile|data_readRegB[20]~247_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[20].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[20].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~247 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~248 (
// Equation(s):
// \my_regfile|data_readRegB[20]~248_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~248 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~249 (
// Equation(s):
// \my_regfile|data_readRegB[20]~249_combout  = (\my_regfile|data_readRegB[20]~248_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[20].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[20]~248_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~249 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~250 (
// Equation(s):
// \my_regfile|data_readRegB[20]~250_combout  = (\my_regfile|data_readRegB[20]~246_combout ) # ((\my_regfile|data_readRegB[20]~247_combout ) # (\my_regfile|data_readRegB[20]~249_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[20]~246_combout ),
	.datac(\my_regfile|data_readRegB[20]~247_combout ),
	.datad(\my_regfile|data_readRegB[20]~249_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~250 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~233 (
// Equation(s):
// \my_regfile|data_readRegB[20]~233_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[3].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~233 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~231 (
// Equation(s):
// \my_regfile|data_readRegB[20]~231_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[20].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[20].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_regfile|register[17].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~231 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~232 (
// Equation(s):
// \my_regfile|data_readRegB[20]~232_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[20].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[20].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~232 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~234 (
// Equation(s):
// \my_regfile|data_readRegB[20]~234_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~234 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~235 (
// Equation(s):
// \my_regfile|data_readRegB[20]~235_combout  = (\my_regfile|data_readRegB[20]~233_combout ) # ((\my_regfile|data_readRegB[20]~231_combout ) # ((\my_regfile|data_readRegB[20]~232_combout ) # (\my_regfile|data_readRegB[20]~234_combout )))

	.dataa(\my_regfile|data_readRegB[20]~233_combout ),
	.datab(\my_regfile|data_readRegB[20]~231_combout ),
	.datac(\my_regfile|data_readRegB[20]~232_combout ),
	.datad(\my_regfile|data_readRegB[20]~234_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~235 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~237 (
// Equation(s):
// \my_regfile|data_readRegB[20]~237_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[20].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~237 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~238 (
// Equation(s):
// \my_regfile|data_readRegB[20]~238_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_regfile|register[23].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_regfile|register[7].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~238 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~239 (
// Equation(s):
// \my_regfile|data_readRegB[20]~239_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_regfile|register[24].reg_i|reg32[20].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~239 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~236 (
// Equation(s):
// \my_regfile|data_readRegB[20]~236_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[20].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[20].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[20].dffe_i|q~q ),
	.datad(\my_regfile|register[5].reg_i|reg32[20].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~236 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~240 (
// Equation(s):
// \my_regfile|data_readRegB[20]~240_combout  = (\my_regfile|data_readRegB[20]~237_combout ) # ((\my_regfile|data_readRegB[20]~238_combout ) # ((\my_regfile|data_readRegB[20]~239_combout ) # (\my_regfile|data_readRegB[20]~236_combout )))

	.dataa(\my_regfile|data_readRegB[20]~237_combout ),
	.datab(\my_regfile|data_readRegB[20]~238_combout ),
	.datac(\my_regfile|data_readRegB[20]~239_combout ),
	.datad(\my_regfile|data_readRegB[20]~236_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~240 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~251 (
// Equation(s):
// \my_regfile|data_readRegB[20]~251_combout  = (\my_regfile|data_readRegB[20]~245_combout ) # ((\my_regfile|data_readRegB[20]~250_combout ) # ((\my_regfile|data_readRegB[20]~235_combout ) # (\my_regfile|data_readRegB[20]~240_combout )))

	.dataa(\my_regfile|data_readRegB[20]~245_combout ),
	.datab(\my_regfile|data_readRegB[20]~250_combout ),
	.datac(\my_regfile|data_readRegB[20]~235_combout ),
	.datad(\my_regfile|data_readRegB[20]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~251 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~63 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~58_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~62_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~63 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~50 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~45_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~49_combout 
// ))

	.dataa(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~50 .lut_mask = 16'hE2E2;
defparam \my_processor|my_alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~64 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~50_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~63_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~64 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~77 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~73_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~76_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~77 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~89 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~85_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~88_combout 
// ))

	.dataa(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~89 .lut_mask = 16'hF0AA;
defparam \my_processor|my_alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~90 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~77_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~89_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~90 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~39 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~34_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~38_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~39 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~40 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|my_alu|ShiftLeft0~5_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~39_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~40 .lut_mask = 16'h7520;
defparam \my_processor|my_alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~41 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~41_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~40_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~41 .lut_mask = 16'h3300;
defparam \my_processor|my_alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N8
cycloneive_lcell_comb \my_processor|data_writeReg[21]~131 (
// Equation(s):
// \my_processor|data_writeReg[21]~131_combout  = (\my_processor|data_writeReg[16]~87_combout  & (\my_processor|data_writeReg[16]~86_combout )) # (!\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|data_writeReg[16]~86_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~41_combout ))) # (!\my_processor|data_writeReg[16]~86_combout  & (\my_processor|my_alu|ShiftLeft0~90_combout ))))

	.dataa(\my_processor|data_writeReg[16]~87_combout ),
	.datab(\my_processor|data_writeReg[16]~86_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~131 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[21]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector31~1 (
// Equation(s):
// \my_processor|my_alu|Selector31~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8]) # (\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~1 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~79 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector31~1_combout  & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_processor|my_alu|Selector31~1_combout  & 
// ((\my_processor|my_alu|ShiftRight0~34_combout )))))

	.dataa(\my_processor|my_alu|Selector31~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~79 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~81 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~81_combout  = (\my_processor|my_alu|ShiftRight0~79_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~80_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~80_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~81 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N26
cycloneive_lcell_comb \my_processor|data_writeReg[21]~132 (
// Equation(s):
// \my_processor|data_writeReg[21]~132_combout  = (\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|data_writeReg[21]~131_combout  & ((\my_processor|my_alu|ShiftRight0~81_combout ))) # (!\my_processor|data_writeReg[21]~131_combout  & 
// (\my_processor|my_alu|ShiftLeft0~64_combout )))) # (!\my_processor|data_writeReg[16]~87_combout  & (((\my_processor|data_writeReg[21]~131_combout ))))

	.dataa(\my_processor|data_writeReg[16]~87_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.datac(\my_processor|data_writeReg[21]~131_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~132 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[21]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N0
cycloneive_lcell_comb \my_processor|data_writeReg[21]~133 (
// Equation(s):
// \my_processor|data_writeReg[21]~133_combout  = (\my_processor|my_alu|Selector31~10_combout  & (((\my_processor|my_alu|Selector31~9_combout ) # (\my_processor|data_writeReg[21]~132_combout )))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// (\my_processor|my_alu|Add1~42_combout  & (!\my_processor|my_alu|Selector31~9_combout )))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Add1~42_combout ),
	.datac(\my_processor|my_alu|Selector31~9_combout ),
	.datad(\my_processor|data_writeReg[21]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~133 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[21]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N18
cycloneive_lcell_comb \my_processor|data_writeReg[21]~134 (
// Equation(s):
// \my_processor|data_writeReg[21]~134_combout  = (\my_regfile|data_readRegA[21]~230_combout  & ((\my_processor|data_writeReg[21]~133_combout ) # ((\my_processor|my_alu|Selector31~9_combout  & \my_processor|realInputB[21]~10_combout )))) # 
// (!\my_regfile|data_readRegA[21]~230_combout  & (\my_processor|data_writeReg[21]~133_combout  & ((\my_processor|realInputB[21]~10_combout ) # (!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~230_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|realInputB[21]~10_combout ),
	.datad(\my_processor|data_writeReg[21]~133_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~134 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[21]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N12
cycloneive_lcell_comb \my_processor|data_writeReg[21]~135 (
// Equation(s):
// \my_processor|data_writeReg[21]~135_combout  = (\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|my_alu|Selector31~14_combout )))) # (!\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|my_alu|Selector31~14_combout  & 
// (\my_processor|my_alu|Add0~42_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|data_writeReg[21]~134_combout )))))

	.dataa(\my_processor|my_alu|Add0~42_combout ),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_processor|my_alu|Selector31~14_combout ),
	.datad(\my_processor|data_writeReg[21]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~135 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[21]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N14
cycloneive_lcell_comb \my_processor|data_writeReg[21]~136 (
// Equation(s):
// \my_processor|data_writeReg[21]~136_combout  = (\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|data_writeReg[21]~135_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|data_writeReg[21]~135_combout  & 
// ((\my_regfile|data_readRegA[31]~20_combout ))))) # (!\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|data_writeReg[21]~135_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|data_writeReg[21]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~136 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[21]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneive_lcell_comb \my_processor|data_writeReg[21]~130 (
// Equation(s):
// \my_processor|data_writeReg[21]~130_combout  = (!\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd6~combout  & (\my_processor|pc_alu|Add0~42_combout )) # (!\my_processor|mydecoder|WideAnd6~combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\my_processor|mydecoder|WideAnd6~combout ),
	.datab(\my_processor|pc_alu|Add0~42_combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~130 .lut_mask = 16'h0D08;
defparam \my_processor|data_writeReg[21]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N6
cycloneive_lcell_comb \my_processor|data_writeReg[21]~137 (
// Equation(s):
// \my_processor|data_writeReg[21]~137_combout  = (\my_processor|data_writeReg[21]~130_combout ) # ((!\my_processor|exception~2_combout  & (\my_processor|WideOr0~0_combout  & \my_processor|data_writeReg[21]~136_combout )))

	.dataa(\my_processor|exception~2_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[21]~136_combout ),
	.datad(\my_processor|data_writeReg[21]~130_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~137 .lut_mask = 16'hFF40;
defparam \my_processor|data_writeReg[21]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N25
dffeas \my_regfile|register[5].reg_i|reg32[21].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~137_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~215 (
// Equation(s):
// \my_regfile|data_readRegB[21]~215_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~215 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~218 (
// Equation(s):
// \my_regfile|data_readRegB[21]~218_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~218 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~216 (
// Equation(s):
// \my_regfile|data_readRegB[21]~216_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~216 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~217 (
// Equation(s):
// \my_regfile|data_readRegB[21]~217_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~217 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~219 (
// Equation(s):
// \my_regfile|data_readRegB[21]~219_combout  = (\my_regfile|data_readRegB[21]~215_combout ) # ((\my_regfile|data_readRegB[21]~218_combout ) # ((\my_regfile|data_readRegB[21]~216_combout ) # (\my_regfile|data_readRegB[21]~217_combout )))

	.dataa(\my_regfile|data_readRegB[21]~215_combout ),
	.datab(\my_regfile|data_readRegB[21]~218_combout ),
	.datac(\my_regfile|data_readRegB[21]~216_combout ),
	.datad(\my_regfile|data_readRegB[21]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~219 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~227 (
// Equation(s):
// \my_regfile|data_readRegB[21]~227_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[31].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~227 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~228 (
// Equation(s):
// \my_regfile|data_readRegB[21]~228_combout  = (\my_regfile|data_readRegB[21]~227_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[21].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[21]~227_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~228 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~225 (
// Equation(s):
// \my_regfile|data_readRegB[21]~225_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[21].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[21].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[13].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~225 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~226 (
// Equation(s):
// \my_regfile|data_readRegB[21]~226_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datad(\my_regfile|register[30].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~226 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~221 (
// Equation(s):
// \my_regfile|data_readRegB[21]~221_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[21].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[21].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~221 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~222 (
// Equation(s):
// \my_regfile|data_readRegB[21]~222_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[21].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[21].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~222 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~223 (
// Equation(s):
// \my_regfile|data_readRegB[21]~223_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[21].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[21].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~223 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~220 (
// Equation(s):
// \my_regfile|data_readRegB[21]~220_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[21].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[21].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[21].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~220 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~224 (
// Equation(s):
// \my_regfile|data_readRegB[21]~224_combout  = (\my_regfile|data_readRegB[21]~221_combout ) # ((\my_regfile|data_readRegB[21]~222_combout ) # ((\my_regfile|data_readRegB[21]~223_combout ) # (\my_regfile|data_readRegB[21]~220_combout )))

	.dataa(\my_regfile|data_readRegB[21]~221_combout ),
	.datab(\my_regfile|data_readRegB[21]~222_combout ),
	.datac(\my_regfile|data_readRegB[21]~223_combout ),
	.datad(\my_regfile|data_readRegB[21]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~224 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~229 (
// Equation(s):
// \my_regfile|data_readRegB[21]~229_combout  = (\my_regfile|data_readRegB[21]~228_combout ) # ((\my_regfile|data_readRegB[21]~225_combout ) # ((\my_regfile|data_readRegB[21]~226_combout ) # (\my_regfile|data_readRegB[21]~224_combout )))

	.dataa(\my_regfile|data_readRegB[21]~228_combout ),
	.datab(\my_regfile|data_readRegB[21]~225_combout ),
	.datac(\my_regfile|data_readRegB[21]~226_combout ),
	.datad(\my_regfile|data_readRegB[21]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~229 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~213 (
// Equation(s):
// \my_regfile|data_readRegB[21]~213_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~213 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~210 (
// Equation(s):
// \my_regfile|data_readRegB[21]~210_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[17].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~210 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[21]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~212 (
// Equation(s):
// \my_regfile|data_readRegB[21]~212_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|register[19].reg_i|reg32[21].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~212 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~211 (
// Equation(s):
// \my_regfile|data_readRegB[21]~211_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[21].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[21].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[21].dffe_i|q~q ),
	.datac(\my_regfile|register[18].reg_i|reg32[21].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~211 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~214 (
// Equation(s):
// \my_regfile|data_readRegB[21]~214_combout  = (\my_regfile|data_readRegB[21]~213_combout ) # ((\my_regfile|data_readRegB[21]~210_combout ) # ((\my_regfile|data_readRegB[21]~212_combout ) # (\my_regfile|data_readRegB[21]~211_combout )))

	.dataa(\my_regfile|data_readRegB[21]~213_combout ),
	.datab(\my_regfile|data_readRegB[21]~210_combout ),
	.datac(\my_regfile|data_readRegB[21]~212_combout ),
	.datad(\my_regfile|data_readRegB[21]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~214 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~230 (
// Equation(s):
// \my_regfile|data_readRegB[21]~230_combout  = (\my_regfile|data_readRegB[21]~219_combout ) # ((\my_regfile|data_readRegB[21]~229_combout ) # (\my_regfile|data_readRegB[21]~214_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[21]~219_combout ),
	.datac(\my_regfile|data_readRegB[21]~229_combout ),
	.datad(\my_regfile|data_readRegB[21]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~230 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~42 (
// Equation(s):
// \my_processor|pcPlusN|Add0~42_combout  = (\my_processor|pc_alu|Add0~42_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|pcPlusN|Add0~41  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|pcPlusN|Add0~41 )))) # (!\my_processor|pc_alu|Add0~42_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|pcPlusN|Add0~41 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|pcPlusN|Add0~41 ) # (GND)))))
// \my_processor|pcPlusN|Add0~43  = CARRY((\my_processor|pc_alu|Add0~42_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|pcPlusN|Add0~41 )) # (!\my_processor|pc_alu|Add0~42_combout  & ((!\my_processor|pcPlusN|Add0~41 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|pc_alu|Add0~42_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~41 ),
	.combout(\my_processor|pcPlusN|Add0~42_combout ),
	.cout(\my_processor|pcPlusN|Add0~43 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \my_processor|pc_next[21]~50 (
// Equation(s):
// \my_processor|pc_next[21]~50_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~5_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (\my_processor|pc_alu|Add0~42_combout ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datab(\my_processor|pc_alu|Add0~42_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|pc_next[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[21]~50 .lut_mask = 16'hF4A4;
defparam \my_processor|pc_next[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \my_processor|pc_next[21]~51 (
// Equation(s):
// \my_processor|pc_next[21]~51_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[21]~50_combout  & (\my_regfile|data_readRegB[21]~230_combout )) # (!\my_processor|pc_next[21]~50_combout  & 
// ((\my_processor|pcPlusN|Add0~42_combout ))))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[21]~50_combout ))))

	.dataa(\my_regfile|data_readRegB[21]~230_combout ),
	.datab(\my_processor|pcPlusN|Add0~42_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[21]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[21]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[21]~51 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_next[21]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N21
dffeas \my_processor|pc|reg32[21].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[21]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[21].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[21].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[21].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~44 (
// Equation(s):
// \my_processor|pcPlusN|Add0~44_combout  = ((\my_processor|pc_alu|Add0~44_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|pcPlusN|Add0~43 )))) # (GND)
// \my_processor|pcPlusN|Add0~45  = CARRY((\my_processor|pc_alu|Add0~44_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|pcPlusN|Add0~43 ))) # (!\my_processor|pc_alu|Add0~44_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|pcPlusN|Add0~43 )))

	.dataa(\my_processor|pc_alu|Add0~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~43 ),
	.combout(\my_processor|pcPlusN|Add0~44_combout ),
	.cout(\my_processor|pcPlusN|Add0~45 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \my_processor|pc_next[22]~52 (
// Equation(s):
// \my_processor|pc_next[22]~52_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~44_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~44_combout ))))

	.dataa(\my_processor|pc_alu|Add0~44_combout ),
	.datab(\my_processor|pcPlusN|Add0~44_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[22]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[22]~52 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_next[22]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \my_processor|pc_next[22]~53 (
// Equation(s):
// \my_processor|pc_next[22]~53_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[22]~52_combout  & ((\my_regfile|data_readRegB[22]~209_combout ))) # (!\my_processor|pc_next[22]~52_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [22])))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[22]~52_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_regfile|data_readRegB[22]~209_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[22]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[22]~53 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N1
dffeas \my_processor|pc|reg32[22].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[22]~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~46 (
// Equation(s):
// \my_processor|pcPlusN|Add0~46_combout  = (\my_processor|pc_alu|Add0~46_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|pcPlusN|Add0~45  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|pcPlusN|Add0~45 )))) # (!\my_processor|pc_alu|Add0~46_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|pcPlusN|Add0~45 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|pcPlusN|Add0~45 ) # (GND)))))
// \my_processor|pcPlusN|Add0~47  = CARRY((\my_processor|pc_alu|Add0~46_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|pcPlusN|Add0~45 )) # (!\my_processor|pc_alu|Add0~46_combout  & ((!\my_processor|pcPlusN|Add0~45 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|pc_alu|Add0~46_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~45 ),
	.combout(\my_processor|pcPlusN|Add0~46_combout ),
	.cout(\my_processor|pcPlusN|Add0~47 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \my_processor|pc_next[23]~54 (
// Equation(s):
// \my_processor|pc_next[23]~54_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~5_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (\my_processor|pc_alu|Add0~46_combout ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datab(\my_processor|pc_alu|Add0~46_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_processor|pc_next[23]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[23]~54 .lut_mask = 16'hF4A4;
defparam \my_processor|pc_next[23]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \my_processor|pc_next[23]~55 (
// Equation(s):
// \my_processor|pc_next[23]~55_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[23]~54_combout  & (\my_regfile|data_readRegB[23]~188_combout )) # (!\my_processor|pc_next[23]~54_combout  & 
// ((\my_processor|pcPlusN|Add0~46_combout ))))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[23]~54_combout ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datab(\my_regfile|data_readRegB[23]~188_combout ),
	.datac(\my_processor|pcPlusN|Add0~46_combout ),
	.datad(\my_processor|pc_next[23]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[23]~55 .lut_mask = 16'hDDA0;
defparam \my_processor|pc_next[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N13
dffeas \my_processor|pc|reg32[23].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[23]~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~48 (
// Equation(s):
// \my_processor|pcPlusN|Add0~48_combout  = ((\my_processor|pc_alu|Add0~48_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|pcPlusN|Add0~47 )))) # (GND)
// \my_processor|pcPlusN|Add0~49  = CARRY((\my_processor|pc_alu|Add0~48_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|pcPlusN|Add0~47 ))) # (!\my_processor|pc_alu|Add0~48_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|pcPlusN|Add0~47 )))

	.dataa(\my_processor|pc_alu|Add0~48_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~47 ),
	.combout(\my_processor|pcPlusN|Add0~48_combout ),
	.cout(\my_processor|pcPlusN|Add0~49 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \my_processor|pc_next[24]~56 (
// Equation(s):
// \my_processor|pc_next[24]~56_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~48_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~48_combout ))))

	.dataa(\my_processor|pc_alu|Add0~48_combout ),
	.datab(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pcPlusN|Add0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[24]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[24]~56 .lut_mask = 16'hF2C2;
defparam \my_processor|pc_next[24]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \my_processor|pc_next[24]~57 (
// Equation(s):
// \my_processor|pc_next[24]~57_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[24]~56_combout  & (\my_regfile|data_readRegB[24]~167_combout )) # (!\my_processor|pc_next[24]~56_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [24]))))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[24]~56_combout ))))

	.dataa(\my_regfile|data_readRegB[24]~167_combout ),
	.datab(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|pc_next[24]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[24]~57 .lut_mask = 16'hBBC0;
defparam \my_processor|pc_next[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \my_processor|pc|reg32[24].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[24]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N6
cycloneive_lcell_comb \my_processor|pc_next[25]~58 (
// Equation(s):
// \my_processor|pc_next[25]~58_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [25]) # (\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (\my_processor|pc_alu|Add0~50_combout  & ((!\my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_processor|pc_alu|Add0~50_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[25]~58 .lut_mask = 16'hF0CA;
defparam \my_processor|pc_next[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N18
cycloneive_lcell_comb \my_processor|pc_next[25]~59 (
// Equation(s):
// \my_processor|pc_next[25]~59_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[25]~58_combout  & (\my_regfile|data_readRegB[25]~146_combout )) # (!\my_processor|pc_next[25]~58_combout  & 
// ((\my_processor|pcPlusN|Add0~50_combout ))))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[25]~58_combout ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datab(\my_regfile|data_readRegB[25]~146_combout ),
	.datac(\my_processor|pcPlusN|Add0~50_combout ),
	.datad(\my_processor|pc_next[25]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[25]~59 .lut_mask = 16'hDDA0;
defparam \my_processor|pc_next[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N19
dffeas \my_processor|pc|reg32[25].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[25]~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~51 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~50_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~51 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~52 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~5_combout  & (!\my_processor|my_alu|Selector31~1_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] 
// & (((\my_processor|my_alu|ShiftLeft0~51_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datac(\my_processor|my_alu|Selector31~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~52 .lut_mask = 16'h5D08;
defparam \my_processor|my_alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~95 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~95_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[23]~188_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[25]~146_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[25]~146_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[23]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~95 .lut_mask = 16'h0E04;
defparam \my_processor|my_alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~93 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~209_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[24]~167_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[24]~167_combout ),
	.datad(\my_regfile|data_readRegA[22]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~93 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~96 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~96_combout  = (\my_processor|my_alu|ShiftLeft0~95_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~93_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~96 .lut_mask = 16'hEECC;
defparam \my_processor|my_alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~78 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~63_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~77_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~78 .lut_mask = 16'hEE44;
defparam \my_processor|my_alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \my_processor|data_writeReg[25]~163 (
// Equation(s):
// \my_processor|data_writeReg[25]~163_combout  = (\my_processor|my_alu|Selector0~1_combout  & (!\my_processor|my_alu|Selector26~0_combout  & (\my_processor|my_alu|ShiftLeft0~96_combout ))) # (!\my_processor|my_alu|Selector0~1_combout  & 
// ((\my_processor|my_alu|Selector26~0_combout ) # ((\my_processor|my_alu|ShiftLeft0~78_combout ))))

	.dataa(\my_processor|my_alu|Selector0~1_combout ),
	.datab(\my_processor|my_alu|Selector26~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~163 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[25]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \my_processor|data_writeReg[25]~164 (
// Equation(s):
// \my_processor|data_writeReg[25]~164_combout  = (\my_processor|my_alu|Selector26~0_combout  & ((\my_processor|data_writeReg[25]~163_combout  & ((\my_processor|my_alu|ShiftLeft0~52_combout ))) # (!\my_processor|data_writeReg[25]~163_combout  & 
// (\my_processor|my_alu|ShiftLeft0~89_combout )))) # (!\my_processor|my_alu|Selector26~0_combout  & (((\my_processor|data_writeReg[25]~163_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.datab(\my_processor|my_alu|Selector26~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.datad(\my_processor|data_writeReg[25]~163_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~164 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[25]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~35 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[31]~20_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|my_alu|ShiftRight0~34_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~35 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~38 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~38_combout  = (\my_processor|my_alu|ShiftRight0~35_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~37_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~35_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~38 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~90 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~38_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~90 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[25]~165 (
// Equation(s):
// \my_processor|data_writeReg[25]~165_combout  = (\my_processor|my_alu|Selector29~6_combout  & (\my_processor|my_alu|Selector29~4_combout )) # (!\my_processor|my_alu|Selector29~6_combout  & ((\my_processor|my_alu|Selector29~4_combout  & 
// (\my_processor|my_alu|ShiftRight0~90_combout )) # (!\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|Add1~50_combout )))))

	.dataa(\my_processor|my_alu|Selector29~6_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~90_combout ),
	.datad(\my_processor|my_alu|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~165 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \my_processor|data_writeReg[25]~166 (
// Equation(s):
// \my_processor|data_writeReg[25]~166_combout  = (\my_processor|my_alu|Selector29~6_combout  & ((\my_processor|data_writeReg[25]~165_combout  & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_processor|data_writeReg[25]~165_combout  & 
// ((\my_processor|data_writeReg[25]~164_combout ))))) # (!\my_processor|my_alu|Selector29~6_combout  & (((\my_processor|data_writeReg[25]~165_combout ))))

	.dataa(\my_processor|my_alu|Selector29~6_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_processor|data_writeReg[25]~164_combout ),
	.datad(\my_processor|data_writeReg[25]~165_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~166 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \my_processor|data_writeReg[25]~167 (
// Equation(s):
// \my_processor|data_writeReg[25]~167_combout  = (\my_processor|my_alu|Selector29~10_combout  & ((\my_processor|my_alu|Add0~50_combout ) # ((\my_processor|my_alu|Selector29~9_combout )))) # (!\my_processor|my_alu|Selector29~10_combout  & 
// (((!\my_processor|my_alu|Selector29~9_combout  & \my_processor|data_writeReg[25]~166_combout ))))

	.dataa(\my_processor|my_alu|Add0~50_combout ),
	.datab(\my_processor|my_alu|Selector29~10_combout ),
	.datac(\my_processor|my_alu|Selector29~9_combout ),
	.datad(\my_processor|data_writeReg[25]~166_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~167 .lut_mask = 16'hCBC8;
defparam \my_processor|data_writeReg[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \my_processor|data_writeReg[25]~168 (
// Equation(s):
// \my_processor|data_writeReg[25]~168_combout  = (\my_regfile|data_readRegA[25]~146_combout  & ((\my_processor|data_writeReg[25]~167_combout ) # ((\my_processor|realInputB[25]~6_combout  & \my_processor|my_alu|Selector29~9_combout )))) # 
// (!\my_regfile|data_readRegA[25]~146_combout  & (\my_processor|data_writeReg[25]~167_combout  & ((\my_processor|realInputB[25]~6_combout ) # (!\my_processor|my_alu|Selector29~9_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~146_combout ),
	.datab(\my_processor|realInputB[25]~6_combout ),
	.datac(\my_processor|my_alu|Selector29~9_combout ),
	.datad(\my_processor|data_writeReg[25]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~168 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[25]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \my_processor|data_writeReg[25]~169 (
// Equation(s):
// \my_processor|data_writeReg[25]~169_combout  = (\my_processor|WideOr0~0_combout  & (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[25]~168_combout )))) # (!\my_processor|WideOr0~0_combout  & 
// ((\my_processor|data_writeReg[11]~212_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|data_writeReg[25]~168_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~169 .lut_mask = 16'h7654;
defparam \my_processor|data_writeReg[25]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \my_processor|data_writeReg[25]~170 (
// Equation(s):
// \my_processor|data_writeReg[25]~170_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[25]~169_combout  & ((\my_processor|pc_alu|Add0~50_combout ))) # (!\my_processor|data_writeReg[25]~169_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [25])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[25]~169_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_processor|pc_alu|Add0~50_combout ),
	.datad(\my_processor|data_writeReg[25]~169_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~170 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[25]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \my_processor|data_writeReg[25]~216 (
// Equation(s):
// \my_processor|data_writeReg[25]~216_combout  = (\my_processor|data_writeReg[25]~170_combout  & ((!\my_processor|WideOr0~0_combout ) # (!\my_processor|exception~2_combout )))

	.dataa(\my_processor|exception~2_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~216 .lut_mask = 16'h7700;
defparam \my_processor|data_writeReg[25]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N21
dffeas \my_regfile|register[16].reg_i|reg32[25].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[25].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[25].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[25].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~134 (
// Equation(s):
// \my_regfile|data_readRegA[25]~134_combout  = (\my_regfile|register[16].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ) # ((\my_regfile|register[15].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout 
// )))) # (!\my_regfile|register[16].reg_i|reg32[25].dffe_i|q~q  & (((\my_regfile|register[15].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout ))))

	.dataa(\my_regfile|register[16].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~134 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~133 (
// Equation(s):
// \my_regfile|data_readRegA[25]~133_combout  = (\my_regfile|readA_decode|WideAnd0~111_combout  & ((\my_regfile|register[13].reg_i|reg32[25].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~110_combout  & \my_regfile|register[14].reg_i|reg32[25].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[25].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|register[14].reg_i|reg32[25].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~133 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~131 (
// Equation(s):
// \my_regfile|data_readRegA[25]~131_combout  = (\my_regfile|register[10].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|register[9].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|register[10].reg_i|reg32[25].dffe_i|q~q  & (((\my_regfile|register[9].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~131 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~132 (
// Equation(s):
// \my_regfile|data_readRegA[25]~132_combout  = (\my_regfile|register[12].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[25].dffe_i|q~q 
// )))) # (!\my_regfile|register[12].reg_i|reg32[25].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[25].dffe_i|q~q )))

	.dataa(\my_regfile|register[12].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~132 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~135 (
// Equation(s):
// \my_regfile|data_readRegA[25]~135_combout  = (\my_regfile|data_readRegA[25]~134_combout ) # ((\my_regfile|data_readRegA[25]~133_combout ) # ((\my_regfile|data_readRegA[25]~131_combout ) # (\my_regfile|data_readRegA[25]~132_combout )))

	.dataa(\my_regfile|data_readRegA[25]~134_combout ),
	.datab(\my_regfile|data_readRegA[25]~133_combout ),
	.datac(\my_regfile|data_readRegA[25]~131_combout ),
	.datad(\my_regfile|data_readRegA[25]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~135 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~141 (
// Equation(s):
// \my_regfile|data_readRegA[25]~141_combout  = (\my_regfile|register[26].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[25].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~141 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~143 (
// Equation(s):
// \my_regfile|data_readRegA[25]~143_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[25].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[31].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~143 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~142 (
// Equation(s):
// \my_regfile|data_readRegA[25]~142_combout  = (\my_regfile|register[28].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[25].dffe_i|q~q 
// )))) # (!\my_regfile|register[28].reg_i|reg32[25].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[25].dffe_i|q~q )))

	.dataa(\my_regfile|register[28].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~142 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~144 (
// Equation(s):
// \my_regfile|data_readRegA[25]~144_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[25].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (((\my_regfile|register[29].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_regfile|register[29].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~144 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~145 (
// Equation(s):
// \my_regfile|data_readRegA[25]~145_combout  = (\my_regfile|data_readRegA[25]~141_combout ) # ((\my_regfile|data_readRegA[25]~143_combout ) # ((\my_regfile|data_readRegA[25]~142_combout ) # (\my_regfile|data_readRegA[25]~144_combout )))

	.dataa(\my_regfile|data_readRegA[25]~141_combout ),
	.datab(\my_regfile|data_readRegA[25]~143_combout ),
	.datac(\my_regfile|data_readRegA[25]~142_combout ),
	.datad(\my_regfile|data_readRegA[25]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~145 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~136 (
// Equation(s):
// \my_regfile|data_readRegA[25]~136_combout  = (\my_regfile|register[18].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|readA_decode|WideAnd0~114_combout  & \my_regfile|register[17].reg_i|reg32[25].dffe_i|q~q 
// )))) # (!\my_regfile|register[18].reg_i|reg32[25].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[17].reg_i|reg32[25].dffe_i|q~q )))

	.dataa(\my_regfile|register[18].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~136 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~139 (
// Equation(s):
// \my_regfile|data_readRegA[25]~139_combout  = (\my_regfile|register[24].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|register[23].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|register[24].reg_i|reg32[25].dffe_i|q~q  & (((\my_regfile|register[23].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|register[24].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~139 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~138 (
// Equation(s):
// \my_regfile|data_readRegA[25]~138_combout  = (\my_regfile|register[22].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[25].dffe_i|q~q 
// )))) # (!\my_regfile|register[22].reg_i|reg32[25].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[21].reg_i|reg32[25].dffe_i|q~q )))

	.dataa(\my_regfile|register[22].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~138 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~137 (
// Equation(s):
// \my_regfile|data_readRegA[25]~137_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[25].dffe_i|q~q ) # ((\my_regfile|register[20].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|register[20].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~137 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~140 (
// Equation(s):
// \my_regfile|data_readRegA[25]~140_combout  = (\my_regfile|data_readRegA[25]~136_combout ) # ((\my_regfile|data_readRegA[25]~139_combout ) # ((\my_regfile|data_readRegA[25]~138_combout ) # (\my_regfile|data_readRegA[25]~137_combout )))

	.dataa(\my_regfile|data_readRegA[25]~136_combout ),
	.datab(\my_regfile|data_readRegA[25]~139_combout ),
	.datac(\my_regfile|data_readRegA[25]~138_combout ),
	.datad(\my_regfile|data_readRegA[25]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~140 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~127 (
// Equation(s):
// \my_regfile|data_readRegA[25]~127_combout  = (\my_regfile|register[4].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[25].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~127 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[25]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~126 (
// Equation(s):
// \my_regfile|data_readRegA[25]~126_combout  = (\my_regfile|register[2].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[25].dffe_i|q~q 
// )))) # (!\my_regfile|register[2].reg_i|reg32[25].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[25].dffe_i|q~q )))

	.dataa(\my_regfile|register[2].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~126 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[25]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~129 (
// Equation(s):
// \my_regfile|data_readRegA[25]~129_combout  = (\my_regfile|register[8].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ) # ((\my_regfile|register[7].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|register[8].reg_i|reg32[25].dffe_i|q~q  & (((\my_regfile|register[7].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[25].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~129 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[25]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~128 (
// Equation(s):
// \my_regfile|data_readRegA[25]~128_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[25].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[25].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[25].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[25].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[25].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~128 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[25]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~130 (
// Equation(s):
// \my_regfile|data_readRegA[25]~130_combout  = (\my_regfile|data_readRegA[25]~127_combout ) # ((\my_regfile|data_readRegA[25]~126_combout ) # ((\my_regfile|data_readRegA[25]~129_combout ) # (\my_regfile|data_readRegA[25]~128_combout )))

	.dataa(\my_regfile|data_readRegA[25]~127_combout ),
	.datab(\my_regfile|data_readRegA[25]~126_combout ),
	.datac(\my_regfile|data_readRegA[25]~129_combout ),
	.datad(\my_regfile|data_readRegA[25]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~130 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[25]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~146 (
// Equation(s):
// \my_regfile|data_readRegA[25]~146_combout  = (\my_regfile|data_readRegA[25]~135_combout ) # ((\my_regfile|data_readRegA[25]~145_combout ) # ((\my_regfile|data_readRegA[25]~140_combout ) # (\my_regfile|data_readRegA[25]~130_combout )))

	.dataa(\my_regfile|data_readRegA[25]~135_combout ),
	.datab(\my_regfile|data_readRegA[25]~145_combout ),
	.datac(\my_regfile|data_readRegA[25]~140_combout ),
	.datad(\my_regfile|data_readRegA[25]~130_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~146 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~11 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[27]~104_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[25]~146_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[25]~146_combout ),
	.datad(\my_regfile|data_readRegA[27]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~11 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~37 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~36_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~11_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~11_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~37 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~80 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~37_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~40_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~40_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~80 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~4 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[15]~356_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~398_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~398_combout ),
	.datad(\my_regfile|data_readRegA[15]~356_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~4 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~30 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~29_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~4_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~4_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~30 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~20 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~272_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~314_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[17]~314_combout ),
	.datad(\my_regfile|data_readRegA[19]~272_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~20 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~42 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~41_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~20_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~42 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~78 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~42_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~30_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~30_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~78 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~65 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~64_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~65 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~94 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~94_combout  = (\my_processor|my_alu|Selector31~1_combout  & (((\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_processor|my_alu|Selector31~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_regfile|data_readRegA[31]~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~34_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~34_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_processor|my_alu|Selector31~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~94 .lut_mask = 16'hCCCA;
defparam \my_processor|my_alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[13]~61 (
// Equation(s):
// \my_processor|data_writeReg[13]~61_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|ShiftRight0~94_combout ) # (\my_processor|my_alu|Selector31~5_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & 
// (\my_processor|my_alu|ShiftLeft0~65_combout  & ((!\my_processor|my_alu|Selector31~5_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~94_combout ),
	.datad(\my_processor|my_alu|Selector31~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~61 .lut_mask = 16'hCCE2;
defparam \my_processor|data_writeReg[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[13]~62 (
// Equation(s):
// \my_processor|data_writeReg[13]~62_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|data_writeReg[13]~61_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|data_writeReg[13]~61_combout  & 
// (\my_processor|my_alu|ShiftRight0~80_combout )) # (!\my_processor|data_writeReg[13]~61_combout  & ((\my_processor|my_alu|ShiftRight0~78_combout )))))

	.dataa(\my_processor|my_alu|Selector31~4_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~80_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~78_combout ),
	.datad(\my_processor|data_writeReg[13]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~62 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[13]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \my_processor|data_writeReg[13]~63 (
// Equation(s):
// \my_processor|data_writeReg[13]~63_combout  = (\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Selector31~10_combout )) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~10_combout  & 
// ((\my_processor|data_writeReg[13]~62_combout ))) # (!\my_processor|my_alu|Selector31~10_combout  & (\my_processor|my_alu|Add1~26_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|my_alu|Selector31~10_combout ),
	.datac(\my_processor|my_alu|Add1~26_combout ),
	.datad(\my_processor|data_writeReg[13]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~63 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[13]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \my_processor|data_writeReg[13]~64 (
// Equation(s):
// \my_processor|data_writeReg[13]~64_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_regfile|data_readRegA[13]~398_combout  & ((\my_processor|realInputB[13]~18_combout ) # (\my_processor|data_writeReg[13]~63_combout ))) # 
// (!\my_regfile|data_readRegA[13]~398_combout  & (\my_processor|realInputB[13]~18_combout  & \my_processor|data_writeReg[13]~63_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|data_writeReg[13]~63_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_regfile|data_readRegA[13]~398_combout ),
	.datac(\my_processor|realInputB[13]~18_combout ),
	.datad(\my_processor|data_writeReg[13]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~64 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[13]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[13]~398_combout ,\my_regfile|data_readRegB[12]~419_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \my_processor|data_writeReg[13]~65 (
// Equation(s):
// \my_processor|data_writeReg[13]~65_combout  = (\my_processor|data_writeReg[12]~57_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13]) # ((!\my_processor|data_writeReg[12]~56_combout )))) # (!\my_processor|data_writeReg[12]~57_combout  & 
// (((\my_dmem|altsyncram_component|auto_generated|q_a [13] & \my_processor|data_writeReg[12]~56_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|data_writeReg[12]~57_combout ),
	.datad(\my_processor|data_writeReg[12]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~65 .lut_mask = 16'hACF0;
defparam \my_processor|data_writeReg[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[13]~66 (
// Equation(s):
// \my_processor|data_writeReg[13]~66_combout  = (\my_processor|data_writeReg[12]~55_combout  & (((\my_processor|data_writeReg[13]~65_combout )))) # (!\my_processor|data_writeReg[12]~55_combout  & ((\my_processor|data_writeReg[13]~65_combout  & 
// (\my_processor|my_alu|Add0~26_combout )) # (!\my_processor|data_writeReg[13]~65_combout  & ((\my_processor|data_writeReg[13]~64_combout )))))

	.dataa(\my_processor|my_alu|Add0~26_combout ),
	.datab(\my_processor|data_writeReg[13]~64_combout ),
	.datac(\my_processor|data_writeReg[12]~55_combout ),
	.datad(\my_processor|data_writeReg[13]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~66 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \my_processor|data_writeReg[13]~67 (
// Equation(s):
// \my_processor|data_writeReg[13]~67_combout  = (\my_processor|mydecoder|WideAnd6~combout  & (\my_processor|pc_alu|Add0~26_combout )) # (!\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|data_writeReg[13]~66_combout )))

	.dataa(\my_processor|pc_alu|Add0~26_combout ),
	.datab(\my_processor|mydecoder|WideAnd6~combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~67 .lut_mask = 16'hBB88;
defparam \my_processor|data_writeReg[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N5
dffeas \my_regfile|register[1].reg_i|reg32[13].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~378 (
// Equation(s):
// \my_regfile|data_readRegB[13]~378_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[13].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[13].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|register[17].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~378 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[13]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~380 (
// Equation(s):
// \my_regfile|data_readRegB[13]~380_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_regfile|register[19].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~380 .lut_mask = 16'h8C80;
defparam \my_regfile|data_readRegB[13]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~381 (
// Equation(s):
// \my_regfile|data_readRegB[13]~381_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[13].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[13].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~381 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[13]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~379 (
// Equation(s):
// \my_regfile|data_readRegB[13]~379_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[13].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[13].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~379 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[13]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~382 (
// Equation(s):
// \my_regfile|data_readRegB[13]~382_combout  = (\my_regfile|data_readRegB[13]~378_combout ) # ((\my_regfile|data_readRegB[13]~380_combout ) # ((\my_regfile|data_readRegB[13]~381_combout ) # (\my_regfile|data_readRegB[13]~379_combout )))

	.dataa(\my_regfile|data_readRegB[13]~378_combout ),
	.datab(\my_regfile|data_readRegB[13]~380_combout ),
	.datac(\my_regfile|data_readRegB[13]~381_combout ),
	.datad(\my_regfile|data_readRegB[13]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~382 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[13]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~395 (
// Equation(s):
// \my_regfile|data_readRegB[13]~395_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~395 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~396 (
// Equation(s):
// \my_regfile|data_readRegB[13]~396_combout  = (\my_regfile|data_readRegB[13]~395_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[13].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[13]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~396 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~394 (
// Equation(s):
// \my_regfile|data_readRegB[13]~394_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_regfile|register[30].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~394 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~393 (
// Equation(s):
// \my_regfile|data_readRegB[13]~393_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~393 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~388 (
// Equation(s):
// \my_regfile|data_readRegB[13]~388_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~388 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~389 (
// Equation(s):
// \my_regfile|data_readRegB[13]~389_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[13].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[13].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[26].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~389 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~390 (
// Equation(s):
// \my_regfile|data_readRegB[13]~390_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~390 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~391 (
// Equation(s):
// \my_regfile|data_readRegB[13]~391_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[12].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~391 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~392 (
// Equation(s):
// \my_regfile|data_readRegB[13]~392_combout  = (\my_regfile|data_readRegB[13]~388_combout ) # ((\my_regfile|data_readRegB[13]~389_combout ) # ((\my_regfile|data_readRegB[13]~390_combout ) # (\my_regfile|data_readRegB[13]~391_combout )))

	.dataa(\my_regfile|data_readRegB[13]~388_combout ),
	.datab(\my_regfile|data_readRegB[13]~389_combout ),
	.datac(\my_regfile|data_readRegB[13]~390_combout ),
	.datad(\my_regfile|data_readRegB[13]~391_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~392 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~397 (
// Equation(s):
// \my_regfile|data_readRegB[13]~397_combout  = (\my_regfile|data_readRegB[13]~396_combout ) # ((\my_regfile|data_readRegB[13]~394_combout ) # ((\my_regfile|data_readRegB[13]~393_combout ) # (\my_regfile|data_readRegB[13]~392_combout )))

	.dataa(\my_regfile|data_readRegB[13]~396_combout ),
	.datab(\my_regfile|data_readRegB[13]~394_combout ),
	.datac(\my_regfile|data_readRegB[13]~393_combout ),
	.datad(\my_regfile|data_readRegB[13]~392_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~397 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~383 (
// Equation(s):
// \my_regfile|data_readRegB[13]~383_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[13].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[13].dffe_i|q~q ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[13].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~383 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[13]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~385 (
// Equation(s):
// \my_regfile|data_readRegB[13]~385_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|register[7].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~385 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~386 (
// Equation(s):
// \my_regfile|data_readRegB[13]~386_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[13].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[13].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[13].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~386 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~384 (
// Equation(s):
// \my_regfile|data_readRegB[13]~384_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[13].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[13].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[13].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[13].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~384 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[13]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~387 (
// Equation(s):
// \my_regfile|data_readRegB[13]~387_combout  = (\my_regfile|data_readRegB[13]~383_combout ) # ((\my_regfile|data_readRegB[13]~385_combout ) # ((\my_regfile|data_readRegB[13]~386_combout ) # (\my_regfile|data_readRegB[13]~384_combout )))

	.dataa(\my_regfile|data_readRegB[13]~383_combout ),
	.datab(\my_regfile|data_readRegB[13]~385_combout ),
	.datac(\my_regfile|data_readRegB[13]~386_combout ),
	.datad(\my_regfile|data_readRegB[13]~384_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~387 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~398 (
// Equation(s):
// \my_regfile|data_readRegB[13]~398_combout  = (\my_regfile|data_readRegB[13]~382_combout ) # ((\my_regfile|data_readRegB[13]~397_combout ) # (\my_regfile|data_readRegB[13]~387_combout ))

	.dataa(\my_regfile|data_readRegB[13]~382_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[13]~397_combout ),
	.datad(\my_regfile|data_readRegB[13]~387_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~398 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~26 (
// Equation(s):
// \my_processor|pcPlusN|Add0~26_combout  = (\my_processor|pc_alu|Add0~26_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13] & (\my_processor|pcPlusN|Add0~25  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [13] & 
// (!\my_processor|pcPlusN|Add0~25 )))) # (!\my_processor|pc_alu|Add0~26_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13] & (!\my_processor|pcPlusN|Add0~25 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [13] & 
// ((\my_processor|pcPlusN|Add0~25 ) # (GND)))))
// \my_processor|pcPlusN|Add0~27  = CARRY((\my_processor|pc_alu|Add0~26_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [13] & !\my_processor|pcPlusN|Add0~25 )) # (!\my_processor|pc_alu|Add0~26_combout  & ((!\my_processor|pcPlusN|Add0~25 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\my_processor|pc_alu|Add0~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~25 ),
	.combout(\my_processor|pcPlusN|Add0~26_combout ),
	.cout(\my_processor|pcPlusN|Add0~27 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \my_processor|pc_next[13]~34 (
// Equation(s):
// \my_processor|pc_next[13]~34_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13]) # ((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (((\my_processor|pc_alu|Add0~26_combout  & !\my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|pc_alu|Add0~26_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[13]~34 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_next[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \my_processor|pc_next[13]~35 (
// Equation(s):
// \my_processor|pc_next[13]~35_combout  = (\my_processor|pc_next[13]~34_combout  & ((\my_regfile|data_readRegB[13]~398_combout ) # ((!\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc_next[13]~34_combout  & 
// (((\my_processor|pcPlusN|Add0~26_combout  & \my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_regfile|data_readRegB[13]~398_combout ),
	.datab(\my_processor|pcPlusN|Add0~26_combout ),
	.datac(\my_processor|pc_next[13]~34_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[13]~35 .lut_mask = 16'hACF0;
defparam \my_processor|pc_next[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N11
dffeas \my_processor|pc|reg32[13].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[13]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[13].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[13].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[13].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~28 (
// Equation(s):
// \my_processor|pcPlusN|Add0~28_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [14] $ (\my_processor|pc_alu|Add0~28_combout  $ (!\my_processor|pcPlusN|Add0~27 )))) # (GND)
// \my_processor|pcPlusN|Add0~29  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [14] & ((\my_processor|pc_alu|Add0~28_combout ) # (!\my_processor|pcPlusN|Add0~27 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// (\my_processor|pc_alu|Add0~28_combout  & !\my_processor|pcPlusN|Add0~27 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|pc_alu|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~27 ),
	.combout(\my_processor|pcPlusN|Add0~28_combout ),
	.cout(\my_processor|pcPlusN|Add0~29 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \my_processor|pc_next[14]~36 (
// Equation(s):
// \my_processor|pc_next[14]~36_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~28_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~28_combout ))))

	.dataa(\my_processor|pc_alu|Add0~28_combout ),
	.datab(\my_processor|pcPlusN|Add0~28_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[14]~36 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_next[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \my_processor|pc_next[14]~37 (
// Equation(s):
// \my_processor|pc_next[14]~37_combout  = (\my_processor|pc_next[14]~36_combout  & (((\my_regfile|data_readRegB[14]~377_combout ) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout )))) # (!\my_processor|pc_next[14]~36_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [14] & (\my_processor|pc|reg32[16].dffe_i|q~5_combout )))

	.dataa(\my_processor|pc_next[14]~36_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_regfile|data_readRegB[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[14]~37 .lut_mask = 16'hEA4A;
defparam \my_processor|pc_next[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N3
dffeas \my_processor|pc|reg32[14].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[14]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[14].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[14].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[14].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~30 (
// Equation(s):
// \my_processor|pcPlusN|Add0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [15] & ((\my_processor|pc_alu|Add0~30_combout  & (\my_processor|pcPlusN|Add0~29  & VCC)) # (!\my_processor|pc_alu|Add0~30_combout  & (!\my_processor|pcPlusN|Add0~29 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [15] & ((\my_processor|pc_alu|Add0~30_combout  & (!\my_processor|pcPlusN|Add0~29 )) # (!\my_processor|pc_alu|Add0~30_combout  & ((\my_processor|pcPlusN|Add0~29 ) # (GND)))))
// \my_processor|pcPlusN|Add0~31  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [15] & (!\my_processor|pc_alu|Add0~30_combout  & !\my_processor|pcPlusN|Add0~29 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [15] & 
// ((!\my_processor|pcPlusN|Add0~29 ) # (!\my_processor|pc_alu|Add0~30_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|pc_alu|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~29 ),
	.combout(\my_processor|pcPlusN|Add0~30_combout ),
	.cout(\my_processor|pcPlusN|Add0~31 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \my_processor|pc_next[15]~38 (
// Equation(s):
// \my_processor|pc_next[15]~38_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~5_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (\my_processor|pc_alu|Add0~30_combout ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datab(\my_processor|pc_alu|Add0~30_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|pc_next[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[15]~38 .lut_mask = 16'hF4A4;
defparam \my_processor|pc_next[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \my_processor|pc_next[15]~39 (
// Equation(s):
// \my_processor|pc_next[15]~39_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[15]~38_combout  & ((\my_regfile|data_readRegB[15]~356_combout ))) # (!\my_processor|pc_next[15]~38_combout  & 
// (\my_processor|pcPlusN|Add0~30_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[15]~38_combout ))))

	.dataa(\my_processor|pcPlusN|Add0~30_combout ),
	.datab(\my_regfile|data_readRegB[15]~356_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[15]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[15]~39 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N5
dffeas \my_processor|pc|reg32[15].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[15]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[15].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[15].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[15].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \my_processor|pc_next[16]~40 (
// Equation(s):
// \my_processor|pc_next[16]~40_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// (\my_processor|pcPlusN|Add0~32_combout )) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_alu|Add0~32_combout )))))

	.dataa(\my_processor|pcPlusN|Add0~32_combout ),
	.datab(\my_processor|pc_alu|Add0~32_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[16]~40 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_next[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \my_processor|pc_next[16]~41 (
// Equation(s):
// \my_processor|pc_next[16]~41_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[16]~40_combout  & (\my_regfile|data_readRegB[16]~335_combout )) # (!\my_processor|pc_next[16]~40_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [16]))))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[16]~40_combout ))))

	.dataa(\my_regfile|data_readRegB[16]~335_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[16]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[16]~41 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_next[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \my_processor|pc|reg32[16].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[16]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[16]~83 (
// Equation(s):
// \my_processor|data_writeReg[16]~83_combout  = (!\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|pc_alu|Add0~32_combout ))) # (!\my_processor|mydecoder|WideAnd6~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|mydecoder|WideAnd6~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|pc_alu|Add0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~83 .lut_mask = 16'h5410;
defparam \my_processor|data_writeReg[16]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[17]~314_combout ,\my_regfile|data_readRegB[16]~335_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~32 (
// Equation(s):
// \my_processor|my_alu|Add0~32_combout  = ((\my_regfile|data_readRegA[16]~335_combout  $ (\my_processor|realInputB[16]~15_combout  $ (!\my_processor|my_alu|Add0~31 )))) # (GND)
// \my_processor|my_alu|Add0~33  = CARRY((\my_regfile|data_readRegA[16]~335_combout  & ((\my_processor|realInputB[16]~15_combout ) # (!\my_processor|my_alu|Add0~31 ))) # (!\my_regfile|data_readRegA[16]~335_combout  & (\my_processor|realInputB[16]~15_combout  
// & !\my_processor|my_alu|Add0~31 )))

	.dataa(\my_regfile|data_readRegA[16]~335_combout ),
	.datab(\my_processor|realInputB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~31 ),
	.combout(\my_processor|my_alu|Add0~32_combout ),
	.cout(\my_processor|my_alu|Add0~33 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \my_processor|data_writeReg[16]~90 (
// Equation(s):
// \my_processor|data_writeReg[16]~90_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[16]~335_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[16]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~90 .lut_mask = 16'hAFA0;
defparam \my_processor|data_writeReg[16]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \my_processor|data_writeReg[16]~91 (
// Equation(s):
// \my_processor|data_writeReg[16]~91_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~10_combout  & ((\my_regfile|data_readRegA[16]~335_combout ) # (\my_processor|data_writeReg[16]~90_combout ))) # 
// (!\my_processor|my_alu|Selector31~10_combout  & (\my_regfile|data_readRegA[16]~335_combout  & \my_processor|data_writeReg[16]~90_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Selector31~10_combout ))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|my_alu|Selector31~10_combout ),
	.datac(\my_regfile|data_readRegA[16]~335_combout ),
	.datad(\my_processor|data_writeReg[16]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~91 .lut_mask = 16'hECC4;
defparam \my_processor|data_writeReg[16]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector0~2 (
// Equation(s):
// \my_processor|my_alu|Selector0~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~2 .lut_mask = 16'h0003;
defparam \my_processor|my_alu|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~28 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~28_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|Selector0~2_combout  & \my_regfile|data_readRegA[0]~671_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|Selector0~2_combout ),
	.datad(\my_regfile|data_readRegA[0]~671_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~28 .lut_mask = 16'h3000;
defparam \my_processor|my_alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~47 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~35_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~46_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~47 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~75 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~74_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~75 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \my_processor|data_writeReg[16]~88 (
// Equation(s):
// \my_processor|data_writeReg[16]~88_combout  = (\my_processor|data_writeReg[16]~86_combout  & (((\my_processor|data_writeReg[16]~87_combout )))) # (!\my_processor|data_writeReg[16]~86_combout  & ((\my_processor|data_writeReg[16]~87_combout  & 
// (\my_processor|my_alu|ShiftLeft0~47_combout )) # (!\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|my_alu|ShiftLeft0~75_combout )))))

	.dataa(\my_processor|data_writeReg[16]~86_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.datad(\my_processor|data_writeReg[16]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~88 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[16]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~16 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~15_combout ) # ((\my_processor|my_alu|ShiftRight0~14_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftRight0~13_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~15_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~13_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~16 .lut_mask = 16'hFCB8;
defparam \my_processor|my_alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~22 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~21_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~22 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~23 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~22_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~19_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~23 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~24 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~16_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~23_combout )))

	.dataa(\my_processor|my_alu|ShiftRight0~16_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~24 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \my_processor|data_writeReg[16]~89 (
// Equation(s):
// \my_processor|data_writeReg[16]~89_combout  = (\my_processor|data_writeReg[16]~86_combout  & ((\my_processor|data_writeReg[16]~88_combout  & ((\my_processor|my_alu|ShiftRight0~24_combout ))) # (!\my_processor|data_writeReg[16]~88_combout  & 
// (\my_processor|my_alu|ShiftLeft0~28_combout )))) # (!\my_processor|data_writeReg[16]~86_combout  & (((\my_processor|data_writeReg[16]~88_combout ))))

	.dataa(\my_processor|data_writeReg[16]~86_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.datac(\my_processor|data_writeReg[16]~88_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~89 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[16]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \my_processor|data_writeReg[16]~92 (
// Equation(s):
// \my_processor|data_writeReg[16]~92_combout  = (\my_processor|my_alu|Selector31~9_combout  & (\my_processor|data_writeReg[16]~91_combout )) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|data_writeReg[16]~91_combout  & 
// (\my_processor|data_writeReg[16]~89_combout )) # (!\my_processor|data_writeReg[16]~91_combout  & ((\my_processor|my_alu|Add1~32_combout )))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|data_writeReg[16]~91_combout ),
	.datac(\my_processor|data_writeReg[16]~89_combout ),
	.datad(\my_processor|my_alu|Add1~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~92 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[16]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \my_processor|data_writeReg[16]~93 (
// Equation(s):
// \my_processor|data_writeReg[16]~93_combout  = (\my_processor|data_writeReg[16]~85_combout  & (\my_processor|my_alu|Selector31~14_combout )) # (!\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|my_alu|Selector31~14_combout  & 
// (\my_processor|my_alu|Add0~32_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|data_writeReg[16]~92_combout )))))

	.dataa(\my_processor|data_writeReg[16]~85_combout ),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(\my_processor|my_alu|Add0~32_combout ),
	.datad(\my_processor|data_writeReg[16]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~93 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[16]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \my_processor|data_writeReg[16]~94 (
// Equation(s):
// \my_processor|data_writeReg[16]~94_combout  = (\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|data_writeReg[16]~93_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|data_writeReg[16]~93_combout  & 
// ((\my_regfile|data_readRegA[31]~20_combout ))))) # (!\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|data_writeReg[16]~93_combout ))))

	.dataa(\my_processor|data_writeReg[16]~85_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|data_writeReg[16]~93_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~94 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[16]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[16]~95 (
// Equation(s):
// \my_processor|data_writeReg[16]~95_combout  = (\my_processor|data_writeReg[16]~83_combout ) # ((!\my_processor|exception~2_combout  & (\my_processor|data_writeReg[16]~94_combout  & \my_processor|WideOr0~0_combout )))

	.dataa(\my_processor|exception~2_combout ),
	.datab(\my_processor|data_writeReg[16]~83_combout ),
	.datac(\my_processor|data_writeReg[16]~94_combout ),
	.datad(\my_processor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~95 .lut_mask = 16'hDCCC;
defparam \my_processor|data_writeReg[16]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N9
dffeas \my_regfile|register[24].reg_i|reg32[16].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[16].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[16].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[16].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~323 (
// Equation(s):
// \my_regfile|data_readRegB[16]~323_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~323 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~320 (
// Equation(s):
// \my_regfile|data_readRegB[16]~320_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~320 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~322 (
// Equation(s):
// \my_regfile|data_readRegB[16]~322_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[16].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[16].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|register[23].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~322 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~321 (
// Equation(s):
// \my_regfile|data_readRegB[16]~321_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_regfile|register[22].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~321 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~324 (
// Equation(s):
// \my_regfile|data_readRegB[16]~324_combout  = (\my_regfile|data_readRegB[16]~323_combout ) # ((\my_regfile|data_readRegB[16]~320_combout ) # ((\my_regfile|data_readRegB[16]~322_combout ) # (\my_regfile|data_readRegB[16]~321_combout )))

	.dataa(\my_regfile|data_readRegB[16]~323_combout ),
	.datab(\my_regfile|data_readRegB[16]~320_combout ),
	.datac(\my_regfile|data_readRegB[16]~322_combout ),
	.datad(\my_regfile|data_readRegB[16]~321_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~324 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~316 (
// Equation(s):
// \my_regfile|data_readRegB[16]~316_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~316 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~317 (
// Equation(s):
// \my_regfile|data_readRegB[16]~317_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[16].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[16].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[3].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[19].reg_i|reg32[16].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~317 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~318 (
// Equation(s):
// \my_regfile|data_readRegB[16]~318_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[16].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[16].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[16].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~318 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~315 (
// Equation(s):
// \my_regfile|data_readRegB[16]~315_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[16].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|register[17].reg_i|reg32[16].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~315 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~319 (
// Equation(s):
// \my_regfile|data_readRegB[16]~319_combout  = (\my_regfile|data_readRegB[16]~316_combout ) # ((\my_regfile|data_readRegB[16]~317_combout ) # ((\my_regfile|data_readRegB[16]~318_combout ) # (\my_regfile|data_readRegB[16]~315_combout )))

	.dataa(\my_regfile|data_readRegB[16]~316_combout ),
	.datab(\my_regfile|data_readRegB[16]~317_combout ),
	.datac(\my_regfile|data_readRegB[16]~318_combout ),
	.datad(\my_regfile|data_readRegB[16]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~319 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~331 (
// Equation(s):
// \my_regfile|data_readRegB[16]~331_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[14].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~331 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~330 (
// Equation(s):
// \my_regfile|data_readRegB[16]~330_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|register[13].reg_i|reg32[16].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~330 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~327 (
// Equation(s):
// \my_regfile|data_readRegB[16]~327_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~327 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~325 (
// Equation(s):
// \my_regfile|data_readRegB[16]~325_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~325 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~326 (
// Equation(s):
// \my_regfile|data_readRegB[16]~326_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[16].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[16].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[16].dffe_i|q~q ),
	.datab(\my_regfile|register[26].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~326 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~328 (
// Equation(s):
// \my_regfile|data_readRegB[16]~328_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[16].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[16].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~328 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~329 (
// Equation(s):
// \my_regfile|data_readRegB[16]~329_combout  = (\my_regfile|data_readRegB[16]~327_combout ) # ((\my_regfile|data_readRegB[16]~325_combout ) # ((\my_regfile|data_readRegB[16]~326_combout ) # (\my_regfile|data_readRegB[16]~328_combout )))

	.dataa(\my_regfile|data_readRegB[16]~327_combout ),
	.datab(\my_regfile|data_readRegB[16]~325_combout ),
	.datac(\my_regfile|data_readRegB[16]~326_combout ),
	.datad(\my_regfile|data_readRegB[16]~328_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~329 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~332 (
// Equation(s):
// \my_regfile|data_readRegB[16]~332_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[16].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[16].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[16].dffe_i|q~q ),
	.datad(\my_regfile|register[31].reg_i|reg32[16].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~332 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~333 (
// Equation(s):
// \my_regfile|data_readRegB[16]~333_combout  = (\my_regfile|data_readRegB[16]~332_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[16].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[16].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datad(\my_regfile|data_readRegB[16]~332_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~333 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~334 (
// Equation(s):
// \my_regfile|data_readRegB[16]~334_combout  = (\my_regfile|data_readRegB[16]~331_combout ) # ((\my_regfile|data_readRegB[16]~330_combout ) # ((\my_regfile|data_readRegB[16]~329_combout ) # (\my_regfile|data_readRegB[16]~333_combout )))

	.dataa(\my_regfile|data_readRegB[16]~331_combout ),
	.datab(\my_regfile|data_readRegB[16]~330_combout ),
	.datac(\my_regfile|data_readRegB[16]~329_combout ),
	.datad(\my_regfile|data_readRegB[16]~333_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~334 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~335 (
// Equation(s):
// \my_regfile|data_readRegB[16]~335_combout  = (\my_regfile|data_readRegB[16]~324_combout ) # ((\my_regfile|data_readRegB[16]~319_combout ) # (\my_regfile|data_readRegB[16]~334_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[16]~324_combout ),
	.datac(\my_regfile|data_readRegB[16]~319_combout ),
	.datad(\my_regfile|data_readRegB[16]~334_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~335 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~44 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~43_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~38_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~44 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~101 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~101_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// \my_processor|my_alu|ShiftLeft0~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~101 .lut_mask = 16'h0100;
defparam \my_processor|my_alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \my_processor|data_writeReg[17]~97 (
// Equation(s):
// \my_processor|data_writeReg[17]~97_combout  = (\my_processor|data_writeReg[16]~87_combout  & (((\my_processor|data_writeReg[16]~86_combout )))) # (!\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|data_writeReg[16]~86_combout  & 
// (\my_processor|my_alu|ShiftLeft0~101_combout )) # (!\my_processor|data_writeReg[16]~86_combout  & ((\my_processor|my_alu|ShiftLeft0~78_combout )))))

	.dataa(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.datab(\my_processor|data_writeReg[16]~87_combout ),
	.datac(\my_processor|data_writeReg[16]~86_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~97 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[17]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \my_processor|data_writeReg[17]~98 (
// Equation(s):
// \my_processor|data_writeReg[17]~98_combout  = (\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|data_writeReg[17]~97_combout  & ((\my_processor|my_alu|ShiftRight0~44_combout ))) # (!\my_processor|data_writeReg[17]~97_combout  & 
// (\my_processor|my_alu|ShiftLeft0~51_combout )))) # (!\my_processor|data_writeReg[16]~87_combout  & (((\my_processor|data_writeReg[17]~97_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.datab(\my_processor|data_writeReg[16]~87_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~44_combout ),
	.datad(\my_processor|data_writeReg[17]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~98 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[17]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \my_processor|data_writeReg[17]~99 (
// Equation(s):
// \my_processor|data_writeReg[17]~99_combout  = (\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector31~10_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~10_combout  & 
// (\my_processor|data_writeReg[17]~98_combout )) # (!\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|Add1~34_combout )))))

	.dataa(\my_processor|data_writeReg[17]~98_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Selector31~10_combout ),
	.datad(\my_processor|my_alu|Add1~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~99 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[17]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneive_lcell_comb \my_processor|data_writeReg[17]~100 (
// Equation(s):
// \my_processor|data_writeReg[17]~100_combout  = (\my_regfile|data_readRegA[17]~314_combout  & ((\my_processor|data_writeReg[17]~99_combout ) # ((\my_processor|my_alu|Selector31~9_combout  & \my_processor|realInputB[17]~14_combout )))) # 
// (!\my_regfile|data_readRegA[17]~314_combout  & (\my_processor|data_writeReg[17]~99_combout  & ((\my_processor|realInputB[17]~14_combout ) # (!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_regfile|data_readRegA[17]~314_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|realInputB[17]~14_combout ),
	.datad(\my_processor|data_writeReg[17]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~100 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[17]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|Add0~34 (
// Equation(s):
// \my_processor|my_alu|Add0~34_combout  = (\my_processor|realInputB[17]~14_combout  & ((\my_regfile|data_readRegA[17]~314_combout  & (\my_processor|my_alu|Add0~33  & VCC)) # (!\my_regfile|data_readRegA[17]~314_combout  & (!\my_processor|my_alu|Add0~33 )))) 
// # (!\my_processor|realInputB[17]~14_combout  & ((\my_regfile|data_readRegA[17]~314_combout  & (!\my_processor|my_alu|Add0~33 )) # (!\my_regfile|data_readRegA[17]~314_combout  & ((\my_processor|my_alu|Add0~33 ) # (GND)))))
// \my_processor|my_alu|Add0~35  = CARRY((\my_processor|realInputB[17]~14_combout  & (!\my_regfile|data_readRegA[17]~314_combout  & !\my_processor|my_alu|Add0~33 )) # (!\my_processor|realInputB[17]~14_combout  & ((!\my_processor|my_alu|Add0~33 ) # 
// (!\my_regfile|data_readRegA[17]~314_combout ))))

	.dataa(\my_processor|realInputB[17]~14_combout ),
	.datab(\my_regfile|data_readRegA[17]~314_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~33 ),
	.combout(\my_processor|my_alu|Add0~34_combout ),
	.cout(\my_processor|my_alu|Add0~35 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \my_processor|data_writeReg[17]~101 (
// Equation(s):
// \my_processor|data_writeReg[17]~101_combout  = (\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|data_writeReg[16]~85_combout ) # ((\my_processor|my_alu|Add0~34_combout )))) # (!\my_processor|my_alu|Selector31~14_combout  & 
// (!\my_processor|data_writeReg[16]~85_combout  & (\my_processor|data_writeReg[17]~100_combout )))

	.dataa(\my_processor|my_alu|Selector31~14_combout ),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_processor|data_writeReg[17]~100_combout ),
	.datad(\my_processor|my_alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~101 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[17]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \my_processor|data_writeReg[17]~102 (
// Equation(s):
// \my_processor|data_writeReg[17]~102_combout  = (\my_processor|data_writeReg[17]~101_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [17]) # ((!\my_processor|data_writeReg[16]~85_combout )))) # (!\my_processor|data_writeReg[17]~101_combout  & 
// (((\my_regfile|data_readRegA[31]~20_combout  & \my_processor|data_writeReg[16]~85_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_processor|data_writeReg[17]~101_combout ),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|data_writeReg[16]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~102 .lut_mask = 16'hB8CC;
defparam \my_processor|data_writeReg[17]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \my_processor|data_writeReg[17]~96 (
// Equation(s):
// \my_processor|data_writeReg[17]~96_combout  = (!\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|pc_alu|Add0~34_combout ))) # (!\my_processor|mydecoder|WideAnd6~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_processor|mydecoder|WideAnd6~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|pc_alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~96 .lut_mask = 16'h0E04;
defparam \my_processor|data_writeReg[17]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \my_processor|data_writeReg[17]~103 (
// Equation(s):
// \my_processor|data_writeReg[17]~103_combout  = (\my_processor|data_writeReg[17]~96_combout ) # ((\my_processor|WideOr0~0_combout  & (\my_processor|data_writeReg[17]~102_combout  & !\my_processor|exception~2_combout )))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|data_writeReg[17]~102_combout ),
	.datac(\my_processor|data_writeReg[17]~96_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~103 .lut_mask = 16'hF0F8;
defparam \my_processor|data_writeReg[17]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N6
cycloneive_lcell_comb \my_regfile|register[6].reg_i|reg32[17].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[6].reg_i|reg32[17].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[17]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[17].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].reg_i|reg32[17].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N7
dffeas \my_regfile|register[6].reg_i|reg32[17].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].reg_i|reg32[17].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[17].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[17].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[17].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~300 (
// Equation(s):
// \my_regfile|data_readRegB[17]~300_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|register[6].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_regfile|register[22].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~300 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[17]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~301 (
// Equation(s):
// \my_regfile|data_readRegB[17]~301_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[17].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[17].dffe_i|q~q )))))

	.dataa(\my_regfile|register[23].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_regfile|register[7].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~301 .lut_mask = 16'hA0C0;
defparam \my_regfile|data_readRegB[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~302 (
// Equation(s):
// \my_regfile|data_readRegB[17]~302_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[17].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[17].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~302 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~299 (
// Equation(s):
// \my_regfile|data_readRegB[17]~299_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[17].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[17].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~299 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~303 (
// Equation(s):
// \my_regfile|data_readRegB[17]~303_combout  = (\my_regfile|data_readRegB[17]~300_combout ) # ((\my_regfile|data_readRegB[17]~301_combout ) # ((\my_regfile|data_readRegB[17]~302_combout ) # (\my_regfile|data_readRegB[17]~299_combout )))

	.dataa(\my_regfile|data_readRegB[17]~300_combout ),
	.datab(\my_regfile|data_readRegB[17]~301_combout ),
	.datac(\my_regfile|data_readRegB[17]~302_combout ),
	.datad(\my_regfile|data_readRegB[17]~299_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~303 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~294 (
// Equation(s):
// \my_regfile|data_readRegB[17]~294_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_regfile|register[17].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~294 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~296 (
// Equation(s):
// \my_regfile|data_readRegB[17]~296_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|register[19].reg_i|reg32[17].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~296 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~295 (
// Equation(s):
// \my_regfile|data_readRegB[17]~295_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[18].reg_i|reg32[17].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~295 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~297 (
// Equation(s):
// \my_regfile|data_readRegB[17]~297_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[20].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~297 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~298 (
// Equation(s):
// \my_regfile|data_readRegB[17]~298_combout  = (\my_regfile|data_readRegB[17]~294_combout ) # ((\my_regfile|data_readRegB[17]~296_combout ) # ((\my_regfile|data_readRegB[17]~295_combout ) # (\my_regfile|data_readRegB[17]~297_combout )))

	.dataa(\my_regfile|data_readRegB[17]~294_combout ),
	.datab(\my_regfile|data_readRegB[17]~296_combout ),
	.datac(\my_regfile|data_readRegB[17]~295_combout ),
	.datad(\my_regfile|data_readRegB[17]~297_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~298 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~310 (
// Equation(s):
// \my_regfile|data_readRegB[17]~310_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[17].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~310 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~309 (
// Equation(s):
// \my_regfile|data_readRegB[17]~309_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[17].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[17].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datad(\my_regfile|register[13].reg_i|reg32[17].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~309 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~311 (
// Equation(s):
// \my_regfile|data_readRegB[17]~311_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[17].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[17].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~311 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~312 (
// Equation(s):
// \my_regfile|data_readRegB[17]~312_combout  = (\my_regfile|data_readRegB[17]~311_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[17].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[17]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~312 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~304 (
// Equation(s):
// \my_regfile|data_readRegB[17]~304_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[17].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[17].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_regfile|register[9].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~304 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~306 (
// Equation(s):
// \my_regfile|data_readRegB[17]~306_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~306 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~305 (
// Equation(s):
// \my_regfile|data_readRegB[17]~305_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[17].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[26].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~305 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~307 (
// Equation(s):
// \my_regfile|data_readRegB[17]~307_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[17].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[17].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[12].reg_i|reg32[17].dffe_i|q~q ),
	.datac(\my_regfile|register[28].reg_i|reg32[17].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~307 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~308 (
// Equation(s):
// \my_regfile|data_readRegB[17]~308_combout  = (\my_regfile|data_readRegB[17]~304_combout ) # ((\my_regfile|data_readRegB[17]~306_combout ) # ((\my_regfile|data_readRegB[17]~305_combout ) # (\my_regfile|data_readRegB[17]~307_combout )))

	.dataa(\my_regfile|data_readRegB[17]~304_combout ),
	.datab(\my_regfile|data_readRegB[17]~306_combout ),
	.datac(\my_regfile|data_readRegB[17]~305_combout ),
	.datad(\my_regfile|data_readRegB[17]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~308 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~313 (
// Equation(s):
// \my_regfile|data_readRegB[17]~313_combout  = (\my_regfile|data_readRegB[17]~310_combout ) # ((\my_regfile|data_readRegB[17]~309_combout ) # ((\my_regfile|data_readRegB[17]~312_combout ) # (\my_regfile|data_readRegB[17]~308_combout )))

	.dataa(\my_regfile|data_readRegB[17]~310_combout ),
	.datab(\my_regfile|data_readRegB[17]~309_combout ),
	.datac(\my_regfile|data_readRegB[17]~312_combout ),
	.datad(\my_regfile|data_readRegB[17]~308_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~313 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~314 (
// Equation(s):
// \my_regfile|data_readRegB[17]~314_combout  = (\my_regfile|data_readRegB[17]~303_combout ) # ((\my_regfile|data_readRegB[17]~298_combout ) # (\my_regfile|data_readRegB[17]~313_combout ))

	.dataa(\my_regfile|data_readRegB[17]~303_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[17]~298_combout ),
	.datad(\my_regfile|data_readRegB[17]~313_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~314 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \my_processor|realInputB[17]~14 (
// Equation(s):
// \my_processor|realInputB[17]~14_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[17]~314_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[17]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[17]~14 .lut_mask = 16'hAFA0;
defparam \my_processor|realInputB[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneive_lcell_comb \my_processor|data_writeReg[18]~107 (
// Equation(s):
// \my_processor|data_writeReg[18]~107_combout  = (\my_processor|WideOr1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|WideOr1~combout  & (\my_regfile|data_readRegB[18]~293_combout ))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(\my_regfile|data_readRegB[18]~293_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~107 .lut_mask = 16'hEE44;
defparam \my_processor|data_writeReg[18]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N22
cycloneive_lcell_comb \my_processor|data_writeReg[18]~108 (
// Equation(s):
// \my_processor|data_writeReg[18]~108_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_regfile|data_readRegA[18]~293_combout  & ((\my_processor|data_writeReg[18]~107_combout ) # (\my_processor|my_alu|Selector31~10_combout ))) # 
// (!\my_regfile|data_readRegA[18]~293_combout  & (\my_processor|data_writeReg[18]~107_combout  & \my_processor|my_alu|Selector31~10_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector31~10_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_regfile|data_readRegA[18]~293_combout ),
	.datac(\my_processor|data_writeReg[18]~107_combout ),
	.datad(\my_processor|my_alu|Selector31~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~108 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[18]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~102 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~102_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~30_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~102 .lut_mask = 16'h0050;
defparam \my_processor|my_alu|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~53 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~52_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~50_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~53 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~54 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~53_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~48_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~54 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N6
cycloneive_lcell_comb \my_processor|data_writeReg[18]~105 (
// Equation(s):
// \my_processor|data_writeReg[18]~105_combout  = (\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|data_writeReg[16]~86_combout ) # ((\my_processor|my_alu|ShiftLeft0~54_combout )))) # (!\my_processor|data_writeReg[16]~87_combout  & 
// (!\my_processor|data_writeReg[16]~86_combout  & (\my_processor|my_alu|ShiftLeft0~81_combout )))

	.dataa(\my_processor|data_writeReg[16]~87_combout ),
	.datab(\my_processor|data_writeReg[16]~86_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~105 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[18]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N20
cycloneive_lcell_comb \my_processor|data_writeReg[18]~106 (
// Equation(s):
// \my_processor|data_writeReg[18]~106_combout  = (\my_processor|data_writeReg[16]~86_combout  & ((\my_processor|data_writeReg[18]~105_combout  & ((\my_processor|my_alu|ShiftRight0~54_combout ))) # (!\my_processor|data_writeReg[18]~105_combout  & 
// (\my_processor|my_alu|ShiftLeft0~102_combout )))) # (!\my_processor|data_writeReg[16]~86_combout  & (((\my_processor|data_writeReg[18]~105_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~102_combout ),
	.datab(\my_processor|data_writeReg[16]~86_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~54_combout ),
	.datad(\my_processor|data_writeReg[18]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~106 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[18]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N12
cycloneive_lcell_comb \my_processor|data_writeReg[18]~109 (
// Equation(s):
// \my_processor|data_writeReg[18]~109_combout  = (\my_processor|data_writeReg[18]~108_combout  & (((\my_processor|my_alu|Selector31~9_combout ) # (\my_processor|data_writeReg[18]~106_combout )))) # (!\my_processor|data_writeReg[18]~108_combout  & 
// (\my_processor|my_alu|Add1~36_combout  & (!\my_processor|my_alu|Selector31~9_combout )))

	.dataa(\my_processor|data_writeReg[18]~108_combout ),
	.datab(\my_processor|my_alu|Add1~36_combout ),
	.datac(\my_processor|my_alu|Selector31~9_combout ),
	.datad(\my_processor|data_writeReg[18]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~109 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[18]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N2
cycloneive_lcell_comb \my_processor|data_writeReg[18]~110 (
// Equation(s):
// \my_processor|data_writeReg[18]~110_combout  = (\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Add0~36_combout ) # ((\my_processor|data_writeReg[16]~85_combout )))) # (!\my_processor|my_alu|Selector31~14_combout  & 
// (((!\my_processor|data_writeReg[16]~85_combout  & \my_processor|data_writeReg[18]~109_combout ))))

	.dataa(\my_processor|my_alu|Add0~36_combout ),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(\my_processor|data_writeReg[16]~85_combout ),
	.datad(\my_processor|data_writeReg[18]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~110 .lut_mask = 16'hCBC8;
defparam \my_processor|data_writeReg[18]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N4
cycloneive_lcell_comb \my_processor|data_writeReg[18]~111 (
// Equation(s):
// \my_processor|data_writeReg[18]~111_combout  = (\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|data_writeReg[18]~110_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [18]))) # (!\my_processor|data_writeReg[18]~110_combout  & 
// (\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|data_writeReg[18]~110_combout ))))

	.dataa(\my_processor|data_writeReg[16]~85_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_processor|data_writeReg[18]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~111 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[18]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N16
cycloneive_lcell_comb \my_processor|data_writeReg[18]~104 (
// Equation(s):
// \my_processor|data_writeReg[18]~104_combout  = (!\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|pc_alu|Add0~36_combout ))) # (!\my_processor|mydecoder|WideAnd6~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_processor|mydecoder|WideAnd6~combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_processor|pc_alu|Add0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~104 .lut_mask = 16'h3210;
defparam \my_processor|data_writeReg[18]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N14
cycloneive_lcell_comb \my_processor|data_writeReg[18]~112 (
// Equation(s):
// \my_processor|data_writeReg[18]~112_combout  = (\my_processor|data_writeReg[18]~104_combout ) # ((!\my_processor|exception~2_combout  & (\my_processor|WideOr0~0_combout  & \my_processor|data_writeReg[18]~111_combout )))

	.dataa(\my_processor|exception~2_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[18]~111_combout ),
	.datad(\my_processor|data_writeReg[18]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~112 .lut_mask = 16'hFF40;
defparam \my_processor|data_writeReg[18]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneive_lcell_comb \my_regfile|register[4].reg_i|reg32[18].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[4].reg_i|reg32[18].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[18]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~112_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[4].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[18].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[4].reg_i|reg32[18].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N11
dffeas \my_regfile|register[4].reg_i|reg32[18].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].reg_i|reg32[18].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[18].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[18].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[18].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~276 (
// Equation(s):
// \my_regfile|data_readRegB[18]~276_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[18].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_regfile|register[20].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~276 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~274 (
// Equation(s):
// \my_regfile|data_readRegB[18]~274_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[18].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|register[2].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[18].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~274 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~273 (
// Equation(s):
// \my_regfile|data_readRegB[18]~273_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[18].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_regfile|register[17].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~273 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~275 (
// Equation(s):
// \my_regfile|data_readRegB[18]~275_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[18].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[18].dffe_i|q~q )))))

	.dataa(\my_regfile|register[19].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_regfile|register[3].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~275 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~277 (
// Equation(s):
// \my_regfile|data_readRegB[18]~277_combout  = (\my_regfile|data_readRegB[18]~276_combout ) # ((\my_regfile|data_readRegB[18]~274_combout ) # ((\my_regfile|data_readRegB[18]~273_combout ) # (\my_regfile|data_readRegB[18]~275_combout )))

	.dataa(\my_regfile|data_readRegB[18]~276_combout ),
	.datab(\my_regfile|data_readRegB[18]~274_combout ),
	.datac(\my_regfile|data_readRegB[18]~273_combout ),
	.datad(\my_regfile|data_readRegB[18]~275_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~277 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~278 (
// Equation(s):
// \my_regfile|data_readRegB[18]~278_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[18].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[18].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~278 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~279 (
// Equation(s):
// \my_regfile|data_readRegB[18]~279_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[18].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[18].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~279 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~280 (
// Equation(s):
// \my_regfile|data_readRegB[18]~280_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[18].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_regfile|register[23].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~280 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~281 (
// Equation(s):
// \my_regfile|data_readRegB[18]~281_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[18].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[18].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~281 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~282 (
// Equation(s):
// \my_regfile|data_readRegB[18]~282_combout  = (\my_regfile|data_readRegB[18]~278_combout ) # ((\my_regfile|data_readRegB[18]~279_combout ) # ((\my_regfile|data_readRegB[18]~280_combout ) # (\my_regfile|data_readRegB[18]~281_combout )))

	.dataa(\my_regfile|data_readRegB[18]~278_combout ),
	.datab(\my_regfile|data_readRegB[18]~279_combout ),
	.datac(\my_regfile|data_readRegB[18]~280_combout ),
	.datad(\my_regfile|data_readRegB[18]~281_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~282 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~289 (
// Equation(s):
// \my_regfile|data_readRegB[18]~289_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[18].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[18].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~289 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~290 (
// Equation(s):
// \my_regfile|data_readRegB[18]~290_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[18].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[18].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~290 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~291 (
// Equation(s):
// \my_regfile|data_readRegB[18]~291_combout  = (\my_regfile|data_readRegB[18]~290_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[18].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[18]~290_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~291 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~288 (
// Equation(s):
// \my_regfile|data_readRegB[18]~288_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[18].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_regfile|register[13].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~288 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~285 (
// Equation(s):
// \my_regfile|data_readRegB[18]~285_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[18].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[18].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~285 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~283 (
// Equation(s):
// \my_regfile|data_readRegB[18]~283_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[18].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[18].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[18].dffe_i|q~q ),
	.datab(\my_regfile|register[9].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~283 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~284 (
// Equation(s):
// \my_regfile|data_readRegB[18]~284_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[18].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[18].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[26].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~284 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~286 (
// Equation(s):
// \my_regfile|data_readRegB[18]~286_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[18].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[18].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[18].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[18].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~286 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~287 (
// Equation(s):
// \my_regfile|data_readRegB[18]~287_combout  = (\my_regfile|data_readRegB[18]~285_combout ) # ((\my_regfile|data_readRegB[18]~283_combout ) # ((\my_regfile|data_readRegB[18]~284_combout ) # (\my_regfile|data_readRegB[18]~286_combout )))

	.dataa(\my_regfile|data_readRegB[18]~285_combout ),
	.datab(\my_regfile|data_readRegB[18]~283_combout ),
	.datac(\my_regfile|data_readRegB[18]~284_combout ),
	.datad(\my_regfile|data_readRegB[18]~286_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~287 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~292 (
// Equation(s):
// \my_regfile|data_readRegB[18]~292_combout  = (\my_regfile|data_readRegB[18]~289_combout ) # ((\my_regfile|data_readRegB[18]~291_combout ) # ((\my_regfile|data_readRegB[18]~288_combout ) # (\my_regfile|data_readRegB[18]~287_combout )))

	.dataa(\my_regfile|data_readRegB[18]~289_combout ),
	.datab(\my_regfile|data_readRegB[18]~291_combout ),
	.datac(\my_regfile|data_readRegB[18]~288_combout ),
	.datad(\my_regfile|data_readRegB[18]~287_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~292 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~293 (
// Equation(s):
// \my_regfile|data_readRegB[18]~293_combout  = (\my_regfile|data_readRegB[18]~277_combout ) # ((\my_regfile|data_readRegB[18]~282_combout ) # (\my_regfile|data_readRegB[18]~292_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[18]~277_combout ),
	.datac(\my_regfile|data_readRegB[18]~282_combout ),
	.datad(\my_regfile|data_readRegB[18]~292_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~293 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~21 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~335_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~293_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[18]~293_combout ),
	.datad(\my_regfile|data_readRegA[16]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~21 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~82 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~67_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~72_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~82 .lut_mask = 16'hEE44;
defparam \my_processor|my_alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~22 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~22_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~314_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~272_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[19]~272_combout ),
	.datad(\my_regfile|data_readRegA[17]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~22 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~83 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~82_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~21_combout ) # ((\my_processor|my_alu|ShiftLeft0~22_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~83 .lut_mask = 16'hF5E4;
defparam \my_processor|my_alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector29~1 (
// Equation(s):
// \my_processor|my_alu|Selector29~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~1 .lut_mask = 16'hFFAA;
defparam \my_processor|my_alu|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~31 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~31_combout  = (!\my_processor|my_alu|Selector29~1_combout  & ((\my_processor|my_alu|ShiftLeft0~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~5_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|Selector29~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~31 .lut_mask = 16'h0E0A;
defparam \my_processor|my_alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneive_lcell_comb \my_processor|data_writeReg[19]~114 (
// Equation(s):
// \my_processor|data_writeReg[19]~114_combout  = (\my_processor|data_writeReg[16]~86_combout  & (((\my_processor|data_writeReg[16]~87_combout ) # (\my_processor|my_alu|ShiftLeft0~31_combout )))) # (!\my_processor|data_writeReg[16]~86_combout  & 
// (\my_processor|my_alu|ShiftLeft0~83_combout  & (!\my_processor|data_writeReg[16]~87_combout )))

	.dataa(\my_processor|data_writeReg[16]~86_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.datac(\my_processor|data_writeReg[16]~87_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~114 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[19]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~65 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~20_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~64_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~64_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~65 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~69 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~69_combout  = (\my_processor|my_alu|ShiftRight0~65_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~68_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~65_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~69 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~56 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~13_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~56 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneive_lcell_comb \my_processor|data_writeReg[19]~115 (
// Equation(s):
// \my_processor|data_writeReg[19]~115_combout  = (\my_processor|data_writeReg[19]~114_combout  & (((\my_processor|my_alu|ShiftRight0~69_combout )) # (!\my_processor|data_writeReg[16]~87_combout ))) # (!\my_processor|data_writeReg[19]~114_combout  & 
// (\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|my_alu|ShiftLeft0~56_combout ))))

	.dataa(\my_processor|data_writeReg[19]~114_combout ),
	.datab(\my_processor|data_writeReg[16]~87_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~69_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~115 .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[19]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
cycloneive_lcell_comb \my_processor|data_writeReg[19]~116 (
// Equation(s):
// \my_processor|data_writeReg[19]~116_combout  = (\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Selector31~10_combout )) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~10_combout  & 
// ((\my_processor|data_writeReg[19]~115_combout ))) # (!\my_processor|my_alu|Selector31~10_combout  & (\my_processor|my_alu|Add1~38_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|my_alu|Selector31~10_combout ),
	.datac(\my_processor|my_alu|Add1~38_combout ),
	.datad(\my_processor|data_writeReg[19]~115_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~116 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[19]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
cycloneive_lcell_comb \my_processor|data_writeReg[19]~117 (
// Equation(s):
// \my_processor|data_writeReg[19]~117_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_regfile|data_readRegA[19]~272_combout  & ((\my_processor|realInputB[19]~12_combout ) # (\my_processor|data_writeReg[19]~116_combout ))) # 
// (!\my_regfile|data_readRegA[19]~272_combout  & (\my_processor|realInputB[19]~12_combout  & \my_processor|data_writeReg[19]~116_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|data_writeReg[19]~116_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_regfile|data_readRegA[19]~272_combout ),
	.datac(\my_processor|realInputB[19]~12_combout ),
	.datad(\my_processor|data_writeReg[19]~116_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~117 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[19]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N28
cycloneive_lcell_comb \my_processor|data_writeReg[19]~118 (
// Equation(s):
// \my_processor|data_writeReg[19]~118_combout  = (\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|data_writeReg[16]~85_combout ) # ((\my_processor|my_alu|Add0~38_combout )))) # (!\my_processor|my_alu|Selector31~14_combout  & 
// (!\my_processor|data_writeReg[16]~85_combout  & (\my_processor|data_writeReg[19]~117_combout )))

	.dataa(\my_processor|my_alu|Selector31~14_combout ),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_processor|data_writeReg[19]~117_combout ),
	.datad(\my_processor|my_alu|Add0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~118 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[19]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N30
cycloneive_lcell_comb \my_processor|data_writeReg[19]~119 (
// Equation(s):
// \my_processor|data_writeReg[19]~119_combout  = (\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|data_writeReg[19]~118_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|data_writeReg[19]~118_combout  & 
// ((\my_regfile|data_readRegA[31]~20_combout ))))) # (!\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|data_writeReg[19]~118_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|data_writeReg[19]~118_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~119 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[19]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N6
cycloneive_lcell_comb \my_processor|data_writeReg[19]~113 (
// Equation(s):
// \my_processor|data_writeReg[19]~113_combout  = (!\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|pc_alu|Add0~38_combout ))) # (!\my_processor|mydecoder|WideAnd6~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_processor|mydecoder|WideAnd6~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|pc_alu|Add0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~113 .lut_mask = 16'h0E04;
defparam \my_processor|data_writeReg[19]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
cycloneive_lcell_comb \my_processor|data_writeReg[19]~120 (
// Equation(s):
// \my_processor|data_writeReg[19]~120_combout  = (\my_processor|data_writeReg[19]~113_combout ) # ((\my_processor|WideOr0~0_combout  & (!\my_processor|exception~2_combout  & \my_processor|data_writeReg[19]~119_combout )))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|exception~2_combout ),
	.datac(\my_processor|data_writeReg[19]~119_combout ),
	.datad(\my_processor|data_writeReg[19]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~120 .lut_mask = 16'hFF20;
defparam \my_processor|data_writeReg[19]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
cycloneive_lcell_comb \my_regfile|register[23].reg_i|reg32[19].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[23].reg_i|reg32[19].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[19]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[19].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].reg_i|reg32[19].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N9
dffeas \my_regfile|register[23].reg_i|reg32[19].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].reg_i|reg32[19].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[19].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[19].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[19].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~265 (
// Equation(s):
// \my_regfile|data_readRegA[19]~265_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|register[23].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|register[23].reg_i|reg32[19].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|register[23].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[24].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~265 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~264 (
// Equation(s):
// \my_regfile|data_readRegA[19]~264_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[19].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[21].reg_i|reg32[19].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~264 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~262 (
// Equation(s):
// \my_regfile|data_readRegA[19]~262_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[18].reg_i|reg32[19].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[17].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~262 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~263 (
// Equation(s):
// \my_regfile|data_readRegA[19]~263_combout  = (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~116_combout  & \my_regfile|register[19].reg_i|reg32[19].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~115_combout  & (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[19].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datac(\my_regfile|register[20].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[19].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~263 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~266 (
// Equation(s):
// \my_regfile|data_readRegA[19]~266_combout  = (\my_regfile|data_readRegA[19]~265_combout ) # ((\my_regfile|data_readRegA[19]~264_combout ) # ((\my_regfile|data_readRegA[19]~262_combout ) # (\my_regfile|data_readRegA[19]~263_combout )))

	.dataa(\my_regfile|data_readRegA[19]~265_combout ),
	.datab(\my_regfile|data_readRegA[19]~264_combout ),
	.datac(\my_regfile|data_readRegA[19]~262_combout ),
	.datad(\my_regfile|data_readRegA[19]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~266 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~268 (
// Equation(s):
// \my_regfile|data_readRegA[19]~268_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[19].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[19].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~268 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~267 (
// Equation(s):
// \my_regfile|data_readRegA[19]~267_combout  = (\my_regfile|readA_decode|WideAnd0~122_combout  & ((\my_regfile|register[25].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~121_combout  & \my_regfile|register[26].reg_i|reg32[19].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~122_combout  & (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[19].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~267 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~269 (
// Equation(s):
// \my_regfile|data_readRegA[19]~269_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_regfile|register[31].reg_i|reg32[19].dffe_i|q~q ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[31].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~269 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~270 (
// Equation(s):
// \my_regfile|data_readRegA[19]~270_combout  = (\my_regfile|register[30].reg_i|reg32[19].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~123_combout ) # ((\my_regfile|register[29].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|register[30].reg_i|reg32[19].dffe_i|q~q  & (((\my_regfile|register[29].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|register[30].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~270 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~271 (
// Equation(s):
// \my_regfile|data_readRegA[19]~271_combout  = (\my_regfile|data_readRegA[19]~268_combout ) # ((\my_regfile|data_readRegA[19]~267_combout ) # ((\my_regfile|data_readRegA[19]~269_combout ) # (\my_regfile|data_readRegA[19]~270_combout )))

	.dataa(\my_regfile|data_readRegA[19]~268_combout ),
	.datab(\my_regfile|data_readRegA[19]~267_combout ),
	.datac(\my_regfile|data_readRegA[19]~269_combout ),
	.datad(\my_regfile|data_readRegA[19]~270_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~271 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~252 (
// Equation(s):
// \my_regfile|data_readRegA[19]~252_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[19].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~252 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~254 (
// Equation(s):
// \my_regfile|data_readRegA[19]~254_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[19].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~254 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~253 (
// Equation(s):
// \my_regfile|data_readRegA[19]~253_combout  = (\my_regfile|register[4].reg_i|reg32[19].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[19].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~253 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~255 (
// Equation(s):
// \my_regfile|data_readRegA[19]~255_combout  = (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|register[7].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~104_combout  & (((\my_regfile|register[7].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~255 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~256 (
// Equation(s):
// \my_regfile|data_readRegA[19]~256_combout  = (\my_regfile|data_readRegA[19]~252_combout ) # ((\my_regfile|data_readRegA[19]~254_combout ) # ((\my_regfile|data_readRegA[19]~253_combout ) # (\my_regfile|data_readRegA[19]~255_combout )))

	.dataa(\my_regfile|data_readRegA[19]~252_combout ),
	.datab(\my_regfile|data_readRegA[19]~254_combout ),
	.datac(\my_regfile|data_readRegA[19]~253_combout ),
	.datad(\my_regfile|data_readRegA[19]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~256 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~259 (
// Equation(s):
// \my_regfile|data_readRegA[19]~259_combout  = (\my_regfile|register[14].reg_i|reg32[19].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|register[13].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|register[14].reg_i|reg32[19].dffe_i|q~q  & (((\my_regfile|register[13].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|register[14].reg_i|reg32[19].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~259 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~257 (
// Equation(s):
// \my_regfile|data_readRegA[19]~257_combout  = (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|register[9].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~106_combout  & (((\my_regfile|register[9].reg_i|reg32[19].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[19].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~257 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~258 (
// Equation(s):
// \my_regfile|data_readRegA[19]~258_combout  = (\my_regfile|readA_decode|WideAnd0~109_combout  & ((\my_regfile|register[11].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~108_combout  & \my_regfile|register[12].reg_i|reg32[19].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[19].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~258 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~260 (
// Equation(s):
// \my_regfile|data_readRegA[19]~260_combout  = (\my_regfile|readA_decode|WideAnd0~112_combout  & ((\my_regfile|register[16].reg_i|reg32[19].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~113_combout  & \my_regfile|register[15].reg_i|reg32[19].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[15].reg_i|reg32[19].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[19].dffe_i|q~q ),
	.datad(\my_regfile|register[16].reg_i|reg32[19].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~260 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~261 (
// Equation(s):
// \my_regfile|data_readRegA[19]~261_combout  = (\my_regfile|data_readRegA[19]~259_combout ) # ((\my_regfile|data_readRegA[19]~257_combout ) # ((\my_regfile|data_readRegA[19]~258_combout ) # (\my_regfile|data_readRegA[19]~260_combout )))

	.dataa(\my_regfile|data_readRegA[19]~259_combout ),
	.datab(\my_regfile|data_readRegA[19]~257_combout ),
	.datac(\my_regfile|data_readRegA[19]~258_combout ),
	.datad(\my_regfile|data_readRegA[19]~260_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~261 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~272 (
// Equation(s):
// \my_regfile|data_readRegA[19]~272_combout  = (\my_regfile|data_readRegA[19]~266_combout ) # ((\my_regfile|data_readRegA[19]~271_combout ) # ((\my_regfile|data_readRegA[19]~256_combout ) # (\my_regfile|data_readRegA[19]~261_combout )))

	.dataa(\my_regfile|data_readRegA[19]~266_combout ),
	.datab(\my_regfile|data_readRegA[19]~271_combout ),
	.datac(\my_regfile|data_readRegA[19]~256_combout ),
	.datad(\my_regfile|data_readRegA[19]~261_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~272 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~51 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~230_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~272_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[19]~272_combout ),
	.datad(\my_regfile|data_readRegA[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~51 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~67 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~18_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~51_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~51_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~67 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~68 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~66_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~67_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~67_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~68 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~92 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~64_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~64_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~92 .lut_mask = 16'hFE10;
defparam \my_processor|my_alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~57 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~6_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftLeft0~56_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~57 .lut_mask = 16'h7520;
defparam \my_processor|my_alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector20~0 (
// Equation(s):
// \my_processor|my_alu|Selector20~0_combout  = (\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector31~5_combout ) # ((\my_processor|my_alu|ShiftRight0~92_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & 
// (!\my_processor|my_alu|Selector31~5_combout  & ((\my_processor|my_alu|ShiftLeft0~57_combout ))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|my_alu|Selector31~5_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~92_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~60 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~398_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~440_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~398_combout ),
	.datad(\my_regfile|data_readRegA[11]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~60 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~72 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~60_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~5_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~72 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~73 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~71_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~72_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~72_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~73 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector20~1 (
// Equation(s):
// \my_processor|my_alu|Selector20~1_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|my_alu|Selector20~0_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|my_alu|Selector20~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~68_combout )) # (!\my_processor|my_alu|Selector20~0_combout  & ((\my_processor|my_alu|ShiftRight0~73_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~68_combout ),
	.datab(\my_processor|my_alu|Selector31~4_combout ),
	.datac(\my_processor|my_alu|Selector20~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~1 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector20~2 (
// Equation(s):
// \my_processor|my_alu|Selector20~2_combout  = (\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|Selector31~9_combout ) # ((\my_processor|my_alu|Selector20~1_combout )))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// (!\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Add1~22_combout )))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Add1~22_combout ),
	.datad(\my_processor|my_alu|Selector20~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~2 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector20~3 (
// Equation(s):
// \my_processor|my_alu|Selector20~3_combout  = (\my_regfile|data_readRegA[11]~440_combout  & ((\my_processor|my_alu|Selector20~2_combout ) # ((\my_processor|my_alu|Selector31~9_combout  & \my_processor|realInputB[11]~20_combout )))) # 
// (!\my_regfile|data_readRegA[11]~440_combout  & (\my_processor|my_alu|Selector20~2_combout  & ((\my_processor|realInputB[11]~20_combout ) # (!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~440_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|realInputB[11]~20_combout ),
	.datad(\my_processor|my_alu|Selector20~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~3 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector20~4 (
// Equation(s):
// \my_processor|my_alu|Selector20~4_combout  = (\my_processor|my_alu|Selector31~14_combout  & (\my_processor|my_alu|Add0~22_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector20~3_combout )))

	.dataa(\my_processor|my_alu|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~22_combout ),
	.datad(\my_processor|my_alu|Selector20~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~4 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[11]~440_combout ,\my_regfile|data_readRegB[10]~461_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \my_processor|data_writeReg[10]~45 (
// Equation(s):
// \my_processor|data_writeReg[10]~45_combout  = (\my_processor|WideOr0~0_combout  & (((!\my_processor|data_writeReg[11]~212_combout  & \my_processor|my_alu|Selector21~5_combout )))) # (!\my_processor|WideOr0~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_processor|data_writeReg[11]~212_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[11]~212_combout ),
	.datad(\my_processor|my_alu|Selector21~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~45 .lut_mask = 16'h3E32;
defparam \my_processor|data_writeReg[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \my_processor|data_writeReg[10]~46 (
// Equation(s):
// \my_processor|data_writeReg[10]~46_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[10]~45_combout  & ((\my_processor|pc_alu|Add0~20_combout ))) # (!\my_processor|data_writeReg[10]~45_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [10])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[10]~45_combout ))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|pc_alu|Add0~20_combout ),
	.datad(\my_processor|data_writeReg[10]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~46 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[10]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \my_processor|data_writeReg[10]~47 (
// Equation(s):
// \my_processor|data_writeReg[10]~47_combout  = (\my_processor|data_writeReg[10]~46_combout  & ((!\my_processor|WideOr0~0_combout ) # (!\my_processor|exception~2_combout )))

	.dataa(\my_processor|exception~2_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~47 .lut_mask = 16'h7700;
defparam \my_processor|data_writeReg[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \my_regfile|register[25].reg_i|reg32[10].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~451 (
// Equation(s):
// \my_regfile|data_readRegB[10]~451_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[10].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[10].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[9].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~451 .lut_mask = 16'h8A80;
defparam \my_regfile|data_readRegB[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~454 (
// Equation(s):
// \my_regfile|data_readRegB[10]~454_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[10].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[10].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.datad(\my_regfile|register[12].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~454 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~452 (
// Equation(s):
// \my_regfile|data_readRegB[10]~452_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_regfile|register[26].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~452 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~453 (
// Equation(s):
// \my_regfile|data_readRegB[10]~453_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[27].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~453 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[10]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~455 (
// Equation(s):
// \my_regfile|data_readRegB[10]~455_combout  = (\my_regfile|data_readRegB[10]~451_combout ) # ((\my_regfile|data_readRegB[10]~454_combout ) # ((\my_regfile|data_readRegB[10]~452_combout ) # (\my_regfile|data_readRegB[10]~453_combout )))

	.dataa(\my_regfile|data_readRegB[10]~451_combout ),
	.datab(\my_regfile|data_readRegB[10]~454_combout ),
	.datac(\my_regfile|data_readRegB[10]~452_combout ),
	.datad(\my_regfile|data_readRegB[10]~453_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~455 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~444 (
// Equation(s):
// \my_regfile|data_readRegB[10]~444_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[10].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[10].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~444 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[10]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~443 (
// Equation(s):
// \my_regfile|data_readRegB[10]~443_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[10].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[10].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~443 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[10]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~441 (
// Equation(s):
// \my_regfile|data_readRegB[10]~441_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[1].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|register[17].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~441 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[10]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~442 (
// Equation(s):
// \my_regfile|data_readRegB[10]~442_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~442 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[10]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~445 (
// Equation(s):
// \my_regfile|data_readRegB[10]~445_combout  = (\my_regfile|data_readRegB[10]~444_combout ) # ((\my_regfile|data_readRegB[10]~443_combout ) # ((\my_regfile|data_readRegB[10]~441_combout ) # (\my_regfile|data_readRegB[10]~442_combout )))

	.dataa(\my_regfile|data_readRegB[10]~444_combout ),
	.datab(\my_regfile|data_readRegB[10]~443_combout ),
	.datac(\my_regfile|data_readRegB[10]~441_combout ),
	.datad(\my_regfile|data_readRegB[10]~442_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~445 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[10]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~447 (
// Equation(s):
// \my_regfile|data_readRegB[10]~447_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[10].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[10].dffe_i|q~q )))))

	.dataa(\my_regfile|register[22].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~447 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[10]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~449 (
// Equation(s):
// \my_regfile|data_readRegB[10]~449_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~449 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[10]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~448 (
// Equation(s):
// \my_regfile|data_readRegB[10]~448_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_regfile|register[23].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~448 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[10]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~446 (
// Equation(s):
// \my_regfile|data_readRegB[10]~446_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~446 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[10]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~450 (
// Equation(s):
// \my_regfile|data_readRegB[10]~450_combout  = (\my_regfile|data_readRegB[10]~447_combout ) # ((\my_regfile|data_readRegB[10]~449_combout ) # ((\my_regfile|data_readRegB[10]~448_combout ) # (\my_regfile|data_readRegB[10]~446_combout )))

	.dataa(\my_regfile|data_readRegB[10]~447_combout ),
	.datab(\my_regfile|data_readRegB[10]~449_combout ),
	.datac(\my_regfile|data_readRegB[10]~448_combout ),
	.datad(\my_regfile|data_readRegB[10]~446_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~450 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~458 (
// Equation(s):
// \my_regfile|data_readRegB[10]~458_combout  = (\my_regfile|register[16].reg_i|reg32[10].dffe_i|q~q  & (\my_processor|ctrl_readRegB[4]~0_combout  & \my_regfile|readB_decode|WideAnd0~46_combout ))

	.dataa(\my_regfile|register[16].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~458 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~459 (
// Equation(s):
// \my_regfile|data_readRegB[10]~459_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[31].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~459 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~456 (
// Equation(s):
// \my_regfile|data_readRegB[10]~456_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[10].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[10].dffe_i|q~q )))))

	.dataa(\my_regfile|register[29].reg_i|reg32[10].dffe_i|q~q ),
	.datab(\my_regfile|register[13].reg_i|reg32[10].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~456 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~457 (
// Equation(s):
// \my_regfile|data_readRegB[10]~457_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[10].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[10].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[10].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~457 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~460 (
// Equation(s):
// \my_regfile|data_readRegB[10]~460_combout  = (\my_regfile|data_readRegB[10]~458_combout ) # ((\my_regfile|data_readRegB[10]~459_combout ) # ((\my_regfile|data_readRegB[10]~456_combout ) # (\my_regfile|data_readRegB[10]~457_combout )))

	.dataa(\my_regfile|data_readRegB[10]~458_combout ),
	.datab(\my_regfile|data_readRegB[10]~459_combout ),
	.datac(\my_regfile|data_readRegB[10]~456_combout ),
	.datad(\my_regfile|data_readRegB[10]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~460 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~461 (
// Equation(s):
// \my_regfile|data_readRegB[10]~461_combout  = (\my_regfile|data_readRegB[10]~455_combout ) # ((\my_regfile|data_readRegB[10]~445_combout ) # ((\my_regfile|data_readRegB[10]~450_combout ) # (\my_regfile|data_readRegB[10]~460_combout )))

	.dataa(\my_regfile|data_readRegB[10]~455_combout ),
	.datab(\my_regfile|data_readRegB[10]~445_combout ),
	.datac(\my_regfile|data_readRegB[10]~450_combout ),
	.datad(\my_regfile|data_readRegB[10]~460_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~461 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N18
cycloneive_lcell_comb \my_processor|realInputB[10]~21 (
// Equation(s):
// \my_processor|realInputB[10]~21_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[10]~461_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[10]~21 .lut_mask = 16'hCFC0;
defparam \my_processor|realInputB[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector21~2 (
// Equation(s):
// \my_processor|my_alu|Selector21~2_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[10]~461_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~2 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector21~3 (
// Equation(s):
// \my_processor|my_alu|Selector21~3_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|Selector21~2_combout ) # (\my_regfile|data_readRegA[10]~461_combout ))) # 
// (!\my_processor|my_alu|Selector31~10_combout  & (\my_processor|my_alu|Selector21~2_combout  & \my_regfile|data_readRegA[10]~461_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Selector31~10_combout ))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|my_alu|Selector31~10_combout ),
	.datac(\my_processor|my_alu|Selector21~2_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~3 .lut_mask = 16'hECC4;
defparam \my_processor|my_alu|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~31 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~419_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~461_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~419_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~31 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~61 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~31_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~60_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~31_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~61 .lut_mask = 16'hAAF0;
defparam \my_processor|my_alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~62 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~61_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~61_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~62 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector21~0 (
// Equation(s):
// \my_processor|my_alu|Selector21~0_combout  = (\my_processor|my_alu|Selector31~5_combout  & (\my_processor|my_alu|Selector31~6_combout )) # (!\my_processor|my_alu|Selector31~5_combout  & ((\my_processor|my_alu|Selector31~6_combout  & 
// ((\my_processor|my_alu|ShiftRight0~91_combout ))) # (!\my_processor|my_alu|Selector31~6_combout  & (\my_processor|my_alu|ShiftLeft0~55_combout ))))

	.dataa(\my_processor|my_alu|Selector31~5_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~0 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector21~1 (
// Equation(s):
// \my_processor|my_alu|Selector21~1_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|my_alu|Selector21~0_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|my_alu|Selector21~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~53_combout ))) # (!\my_processor|my_alu|Selector21~0_combout  & (\my_processor|my_alu|ShiftRight0~62_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~62_combout ),
	.datab(\my_processor|my_alu|Selector31~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~53_combout ),
	.datad(\my_processor|my_alu|Selector21~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~1 .lut_mask = 16'hFC22;
defparam \my_processor|my_alu|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector21~4 (
// Equation(s):
// \my_processor|my_alu|Selector21~4_combout  = (\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Selector21~3_combout )) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector21~3_combout  & 
// ((\my_processor|my_alu|Selector21~1_combout ))) # (!\my_processor|my_alu|Selector21~3_combout  & (\my_processor|my_alu|Add1~20_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|my_alu|Selector21~3_combout ),
	.datac(\my_processor|my_alu|Add1~20_combout ),
	.datad(\my_processor|my_alu|Selector21~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~4 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector21~5 (
// Equation(s):
// \my_processor|my_alu|Selector21~5_combout  = (\my_processor|my_alu|Selector31~14_combout  & (\my_processor|my_alu|Add0~20_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector21~4_combout )))

	.dataa(\my_processor|my_alu|Add0~20_combout ),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector21~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~5 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[23]~188_combout ,\my_regfile|data_readRegB[22]~209_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N16
cycloneive_lcell_comb \my_processor|data_writeReg[22]~141 (
// Equation(s):
// \my_processor|data_writeReg[22]~141_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[22]~209_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[22]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~141 .lut_mask = 16'hAFA0;
defparam \my_processor|data_writeReg[22]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
cycloneive_lcell_comb \my_processor|data_writeReg[22]~142 (
// Equation(s):
// \my_processor|data_writeReg[22]~142_combout  = (\my_regfile|data_readRegA[22]~209_combout  & ((\my_processor|my_alu|Selector31~10_combout ) # ((\my_processor|my_alu|Selector31~9_combout  & \my_processor|data_writeReg[22]~141_combout )))) # 
// (!\my_regfile|data_readRegA[22]~209_combout  & (\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|data_writeReg[22]~141_combout ) # (!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_regfile|data_readRegA[22]~209_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Selector31~10_combout ),
	.datad(\my_processor|data_writeReg[22]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~142 .lut_mask = 16'hF8B0;
defparam \my_processor|data_writeReg[22]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~43 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~43_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~30_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~42_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~43 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~83 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector0~2_combout  & (\my_regfile|data_readRegA[30]~41_combout )) # (!\my_processor|my_alu|Selector0~2_combout  & 
// ((\my_regfile|data_readRegA[31]~20_combout )))))

	.dataa(\my_processor|my_alu|Selector0~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[30]~41_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~83 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~85 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~85_combout  = (\my_processor|my_alu|ShiftRight0~83_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~84_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~83_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~85 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~92 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~80_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~91_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~92 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
cycloneive_lcell_comb \my_processor|data_writeReg[22]~139 (
// Equation(s):
// \my_processor|data_writeReg[22]~139_combout  = (\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|data_writeReg[16]~86_combout ) # ((\my_processor|my_alu|ShiftLeft0~69_combout )))) # (!\my_processor|data_writeReg[16]~87_combout  & 
// (!\my_processor|data_writeReg[16]~86_combout  & ((\my_processor|my_alu|ShiftLeft0~92_combout ))))

	.dataa(\my_processor|data_writeReg[16]~87_combout ),
	.datab(\my_processor|data_writeReg[16]~86_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~139 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[22]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
cycloneive_lcell_comb \my_processor|data_writeReg[22]~140 (
// Equation(s):
// \my_processor|data_writeReg[22]~140_combout  = (\my_processor|data_writeReg[16]~86_combout  & ((\my_processor|data_writeReg[22]~139_combout  & ((\my_processor|my_alu|ShiftRight0~85_combout ))) # (!\my_processor|data_writeReg[22]~139_combout  & 
// (\my_processor|my_alu|ShiftLeft0~43_combout )))) # (!\my_processor|data_writeReg[16]~86_combout  & (((\my_processor|data_writeReg[22]~139_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~85_combout ),
	.datac(\my_processor|data_writeReg[16]~86_combout ),
	.datad(\my_processor|data_writeReg[22]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~140 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[22]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
cycloneive_lcell_comb \my_processor|data_writeReg[22]~143 (
// Equation(s):
// \my_processor|data_writeReg[22]~143_combout  = (\my_processor|data_writeReg[22]~142_combout  & ((\my_processor|my_alu|Selector31~9_combout ) # ((\my_processor|data_writeReg[22]~140_combout )))) # (!\my_processor|data_writeReg[22]~142_combout  & 
// (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Add1~44_combout ))))

	.dataa(\my_processor|data_writeReg[22]~142_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|data_writeReg[22]~140_combout ),
	.datad(\my_processor|my_alu|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~143 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[22]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
cycloneive_lcell_comb \my_processor|data_writeReg[22]~144 (
// Equation(s):
// \my_processor|data_writeReg[22]~144_combout  = (\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|my_alu|Selector31~14_combout )))) # (!\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|my_alu|Selector31~14_combout  & 
// ((\my_processor|my_alu|Add0~44_combout ))) # (!\my_processor|my_alu|Selector31~14_combout  & (\my_processor|data_writeReg[22]~143_combout ))))

	.dataa(\my_processor|data_writeReg[22]~143_combout ),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_processor|my_alu|Selector31~14_combout ),
	.datad(\my_processor|my_alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~144 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[22]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
cycloneive_lcell_comb \my_processor|data_writeReg[22]~145 (
// Equation(s):
// \my_processor|data_writeReg[22]~145_combout  = (\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|data_writeReg[22]~144_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|data_writeReg[22]~144_combout  & 
// (\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|data_writeReg[22]~144_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~20_combout ),
	.datab(\my_processor|data_writeReg[16]~85_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_processor|data_writeReg[22]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~145 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[22]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
cycloneive_lcell_comb \my_processor|data_writeReg[22]~138 (
// Equation(s):
// \my_processor|data_writeReg[22]~138_combout  = (!\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|pc_alu|Add0~44_combout ))) # (!\my_processor|mydecoder|WideAnd6~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|mydecoder|WideAnd6~combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|pc_alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~138 .lut_mask = 16'h0E02;
defparam \my_processor|data_writeReg[22]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
cycloneive_lcell_comb \my_processor|data_writeReg[22]~146 (
// Equation(s):
// \my_processor|data_writeReg[22]~146_combout  = (\my_processor|data_writeReg[22]~138_combout ) # ((\my_processor|data_writeReg[22]~145_combout  & (!\my_processor|exception~2_combout  & \my_processor|WideOr0~0_combout )))

	.dataa(\my_processor|data_writeReg[22]~145_combout ),
	.datab(\my_processor|exception~2_combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|data_writeReg[22]~138_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~146 .lut_mask = 16'hFF20;
defparam \my_processor|data_writeReg[22]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N13
dffeas \my_regfile|register[29].reg_i|reg32[22].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[22]~146_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[22].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[22].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[22].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~204 (
// Equation(s):
// \my_regfile|data_readRegB[22]~204_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[22].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[22].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[13].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~204 .lut_mask = 16'h8A80;
defparam \my_regfile|data_readRegB[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~205 (
// Equation(s):
// \my_regfile|data_readRegB[22]~205_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[22].dffe_i|q~q ))))

	.dataa(\my_regfile|register[14].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_regfile|register[30].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~205 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~206 (
// Equation(s):
// \my_regfile|data_readRegB[22]~206_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[22].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[22].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~206 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~207 (
// Equation(s):
// \my_regfile|data_readRegB[22]~207_combout  = (\my_regfile|data_readRegB[22]~206_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[22].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datad(\my_regfile|data_readRegB[22]~206_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~207 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~202 (
// Equation(s):
// \my_regfile|data_readRegB[22]~202_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[22].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[22].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[12].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[28].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~202 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~200 (
// Equation(s):
// \my_regfile|data_readRegB[22]~200_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[22].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[22].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~200 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~199 (
// Equation(s):
// \my_regfile|data_readRegB[22]~199_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[22].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[22].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|register[25].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~199 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~201 (
// Equation(s):
// \my_regfile|data_readRegB[22]~201_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[22].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[22].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~201 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~203 (
// Equation(s):
// \my_regfile|data_readRegB[22]~203_combout  = (\my_regfile|data_readRegB[22]~202_combout ) # ((\my_regfile|data_readRegB[22]~200_combout ) # ((\my_regfile|data_readRegB[22]~199_combout ) # (\my_regfile|data_readRegB[22]~201_combout )))

	.dataa(\my_regfile|data_readRegB[22]~202_combout ),
	.datab(\my_regfile|data_readRegB[22]~200_combout ),
	.datac(\my_regfile|data_readRegB[22]~199_combout ),
	.datad(\my_regfile|data_readRegB[22]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~203 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~208 (
// Equation(s):
// \my_regfile|data_readRegB[22]~208_combout  = (\my_regfile|data_readRegB[22]~204_combout ) # ((\my_regfile|data_readRegB[22]~205_combout ) # ((\my_regfile|data_readRegB[22]~207_combout ) # (\my_regfile|data_readRegB[22]~203_combout )))

	.dataa(\my_regfile|data_readRegB[22]~204_combout ),
	.datab(\my_regfile|data_readRegB[22]~205_combout ),
	.datac(\my_regfile|data_readRegB[22]~207_combout ),
	.datad(\my_regfile|data_readRegB[22]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~208 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~197 (
// Equation(s):
// \my_regfile|data_readRegB[22]~197_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[22].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[22].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~197 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~196 (
// Equation(s):
// \my_regfile|data_readRegB[22]~196_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[22].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[22].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~196 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~194 (
// Equation(s):
// \my_regfile|data_readRegB[22]~194_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[22].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[22].dffe_i|q~q ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~194 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~195 (
// Equation(s):
// \my_regfile|data_readRegB[22]~195_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[22].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[22].dffe_i|q~q )))))

	.dataa(\my_regfile|register[22].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~195 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[22]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~198 (
// Equation(s):
// \my_regfile|data_readRegB[22]~198_combout  = (\my_regfile|data_readRegB[22]~197_combout ) # ((\my_regfile|data_readRegB[22]~196_combout ) # ((\my_regfile|data_readRegB[22]~194_combout ) # (\my_regfile|data_readRegB[22]~195_combout )))

	.dataa(\my_regfile|data_readRegB[22]~197_combout ),
	.datab(\my_regfile|data_readRegB[22]~196_combout ),
	.datac(\my_regfile|data_readRegB[22]~194_combout ),
	.datad(\my_regfile|data_readRegB[22]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~198 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~190 (
// Equation(s):
// \my_regfile|data_readRegB[22]~190_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[22].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[22].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[22].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~190 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[22]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~191 (
// Equation(s):
// \my_regfile|data_readRegB[22]~191_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[22].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[22].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|register[19].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~191 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~189 (
// Equation(s):
// \my_regfile|data_readRegB[22]~189_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[22].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~q )))))

	.dataa(\my_regfile|register[17].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[1].reg_i|reg32[22].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~189 .lut_mask = 16'h8C80;
defparam \my_regfile|data_readRegB[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~192 (
// Equation(s):
// \my_regfile|data_readRegB[22]~192_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[22].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[22].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[22].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[22].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~192 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~193 (
// Equation(s):
// \my_regfile|data_readRegB[22]~193_combout  = (\my_regfile|data_readRegB[22]~190_combout ) # ((\my_regfile|data_readRegB[22]~191_combout ) # ((\my_regfile|data_readRegB[22]~189_combout ) # (\my_regfile|data_readRegB[22]~192_combout )))

	.dataa(\my_regfile|data_readRegB[22]~190_combout ),
	.datab(\my_regfile|data_readRegB[22]~191_combout ),
	.datac(\my_regfile|data_readRegB[22]~189_combout ),
	.datad(\my_regfile|data_readRegB[22]~192_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~193 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~209 (
// Equation(s):
// \my_regfile|data_readRegB[22]~209_combout  = (\my_regfile|data_readRegB[22]~208_combout ) # ((\my_regfile|data_readRegB[22]~198_combout ) # (\my_regfile|data_readRegB[22]~193_combout ))

	.dataa(\my_regfile|data_readRegB[22]~208_combout ),
	.datab(\my_regfile|data_readRegB[22]~198_combout ),
	.datac(\my_regfile|data_readRegB[22]~193_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~209 .lut_mask = 16'hFEFE;
defparam \my_regfile|data_readRegB[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~88 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~87_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~88 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~19 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~230_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~188_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[23]~188_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~19 .lut_mask = 16'hEE44;
defparam \my_processor|my_alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~20 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~19_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~20 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~23 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~22_combout ) # ((\my_processor|my_alu|ShiftLeft0~21_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~20_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~23 .lut_mask = 16'hFBC8;
defparam \my_processor|my_alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~44 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~44_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~6_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~9_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~44 .lut_mask = 16'h0D08;
defparam \my_processor|my_alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N6
cycloneive_lcell_comb \my_processor|data_writeReg[23]~148 (
// Equation(s):
// \my_processor|data_writeReg[23]~148_combout  = (\my_processor|data_writeReg[16]~86_combout  & (((\my_processor|my_alu|ShiftLeft0~44_combout ) # (\my_processor|data_writeReg[16]~87_combout )))) # (!\my_processor|data_writeReg[16]~86_combout  & 
// (\my_processor|my_alu|ShiftLeft0~23_combout  & ((!\my_processor|data_writeReg[16]~87_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.datab(\my_processor|data_writeReg[16]~86_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.datad(\my_processor|data_writeReg[16]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~148 .lut_mask = 16'hCCE2;
defparam \my_processor|data_writeReg[23]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneive_lcell_comb \my_processor|data_writeReg[23]~149 (
// Equation(s):
// \my_processor|data_writeReg[23]~149_combout  = (\my_processor|data_writeReg[16]~87_combout  & ((\my_processor|data_writeReg[23]~148_combout  & (\my_processor|my_alu|ShiftRight0~88_combout )) # (!\my_processor|data_writeReg[23]~148_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~16_combout ))))) # (!\my_processor|data_writeReg[16]~87_combout  & (((\my_processor|data_writeReg[23]~148_combout ))))

	.dataa(\my_processor|data_writeReg[16]~87_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~88_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.datad(\my_processor|data_writeReg[23]~148_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~149 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[23]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N10
cycloneive_lcell_comb \my_processor|data_writeReg[23]~150 (
// Equation(s):
// \my_processor|data_writeReg[23]~150_combout  = (\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector31~10_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~10_combout  & 
// (\my_processor|data_writeReg[23]~149_combout )) # (!\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|Add1~46_combout )))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|data_writeReg[23]~149_combout ),
	.datac(\my_processor|my_alu|Selector31~10_combout ),
	.datad(\my_processor|my_alu|Add1~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~150 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[23]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N20
cycloneive_lcell_comb \my_processor|data_writeReg[23]~151 (
// Equation(s):
// \my_processor|data_writeReg[23]~151_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_regfile|data_readRegA[23]~188_combout  & ((\my_processor|realInputB[23]~8_combout ) # (\my_processor|data_writeReg[23]~150_combout ))) # 
// (!\my_regfile|data_readRegA[23]~188_combout  & (\my_processor|realInputB[23]~8_combout  & \my_processor|data_writeReg[23]~150_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|data_writeReg[23]~150_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_regfile|data_readRegA[23]~188_combout ),
	.datac(\my_processor|realInputB[23]~8_combout ),
	.datad(\my_processor|data_writeReg[23]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~151 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[23]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneive_lcell_comb \my_processor|data_writeReg[23]~152 (
// Equation(s):
// \my_processor|data_writeReg[23]~152_combout  = (\my_processor|data_writeReg[16]~85_combout  & (\my_processor|my_alu|Selector31~14_combout )) # (!\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|my_alu|Selector31~14_combout  & 
// (\my_processor|my_alu|Add0~46_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|data_writeReg[23]~151_combout )))))

	.dataa(\my_processor|data_writeReg[16]~85_combout ),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(\my_processor|my_alu|Add0~46_combout ),
	.datad(\my_processor|data_writeReg[23]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~152 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[23]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneive_lcell_comb \my_processor|data_writeReg[23]~153 (
// Equation(s):
// \my_processor|data_writeReg[23]~153_combout  = (\my_processor|data_writeReg[16]~85_combout  & ((\my_processor|data_writeReg[23]~152_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|data_writeReg[23]~152_combout  & 
// (\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_processor|data_writeReg[16]~85_combout  & (((\my_processor|data_writeReg[23]~152_combout ))))

	.dataa(\my_processor|data_writeReg[16]~85_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|data_writeReg[23]~152_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~153 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[23]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneive_lcell_comb \my_processor|data_writeReg[23]~147 (
// Equation(s):
// \my_processor|data_writeReg[23]~147_combout  = (!\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|pc_alu|Add0~46_combout ))) # (!\my_processor|mydecoder|WideAnd6~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|mydecoder|WideAnd6~combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|pc_alu|Add0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~147 .lut_mask = 16'h0E02;
defparam \my_processor|data_writeReg[23]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N16
cycloneive_lcell_comb \my_processor|data_writeReg[23]~154 (
// Equation(s):
// \my_processor|data_writeReg[23]~154_combout  = (\my_processor|data_writeReg[23]~147_combout ) # ((\my_processor|WideOr0~0_combout  & (\my_processor|data_writeReg[23]~153_combout  & !\my_processor|exception~2_combout )))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|data_writeReg[23]~153_combout ),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|data_writeReg[23]~147_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~154 .lut_mask = 16'hFF08;
defparam \my_processor|data_writeReg[23]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N20
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[23].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[23].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[23]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[23].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].reg_i|reg32[23].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N21
dffeas \my_regfile|register[24].reg_i|reg32[23].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[23].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[23].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[23].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[23].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~181 (
// Equation(s):
// \my_regfile|data_readRegA[23]~181_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[23].dffe_i|q~q ) # ((\my_regfile|register[23].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (((\my_regfile|register[23].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~120_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~181 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~180 (
// Equation(s):
// \my_regfile|data_readRegA[23]~180_combout  = (\my_regfile|register[22].reg_i|reg32[23].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[23].dffe_i|q~q 
// )))) # (!\my_regfile|register[22].reg_i|reg32[23].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[21].reg_i|reg32[23].dffe_i|q~q )))

	.dataa(\my_regfile|register[22].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~180 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~179 (
// Equation(s):
// \my_regfile|data_readRegA[23]~179_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[23].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[23].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[23].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~179 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~178 (
// Equation(s):
// \my_regfile|data_readRegA[23]~178_combout  = (\my_regfile|register[18].reg_i|reg32[23].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|readA_decode|WideAnd0~114_combout  & \my_regfile|register[17].reg_i|reg32[23].dffe_i|q~q 
// )))) # (!\my_regfile|register[18].reg_i|reg32[23].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[17].reg_i|reg32[23].dffe_i|q~q )))

	.dataa(\my_regfile|register[18].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~178 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~182 (
// Equation(s):
// \my_regfile|data_readRegA[23]~182_combout  = (\my_regfile|data_readRegA[23]~181_combout ) # ((\my_regfile|data_readRegA[23]~180_combout ) # ((\my_regfile|data_readRegA[23]~179_combout ) # (\my_regfile|data_readRegA[23]~178_combout )))

	.dataa(\my_regfile|data_readRegA[23]~181_combout ),
	.datab(\my_regfile|data_readRegA[23]~180_combout ),
	.datac(\my_regfile|data_readRegA[23]~179_combout ),
	.datad(\my_regfile|data_readRegA[23]~178_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~182 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~175 (
// Equation(s):
// \my_regfile|data_readRegA[23]~175_combout  = (\my_regfile|register[13].reg_i|reg32[23].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~111_combout ) # ((\my_regfile|register[14].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~110_combout 
// )))) # (!\my_regfile|register[13].reg_i|reg32[23].dffe_i|q~q  & (\my_regfile|register[14].reg_i|reg32[23].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~110_combout )))

	.dataa(\my_regfile|register[13].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|register[14].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~175 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~176 (
// Equation(s):
// \my_regfile|data_readRegA[23]~176_combout  = (\my_regfile|register[15].reg_i|reg32[23].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~113_combout ) # ((\my_regfile|register[16].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|register[15].reg_i|reg32[23].dffe_i|q~q  & (((\my_regfile|register[16].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|register[15].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~176 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~173 (
// Equation(s):
// \my_regfile|data_readRegA[23]~173_combout  = (\my_regfile|register[9].reg_i|reg32[23].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~107_combout ) # ((\my_regfile|register[10].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout 
// )))) # (!\my_regfile|register[9].reg_i|reg32[23].dffe_i|q~q  & (((\my_regfile|register[10].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~173 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~174 (
// Equation(s):
// \my_regfile|data_readRegA[23]~174_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[23].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[23].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[23].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[23].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~174 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~177 (
// Equation(s):
// \my_regfile|data_readRegA[23]~177_combout  = (\my_regfile|data_readRegA[23]~175_combout ) # ((\my_regfile|data_readRegA[23]~176_combout ) # ((\my_regfile|data_readRegA[23]~173_combout ) # (\my_regfile|data_readRegA[23]~174_combout )))

	.dataa(\my_regfile|data_readRegA[23]~175_combout ),
	.datab(\my_regfile|data_readRegA[23]~176_combout ),
	.datac(\my_regfile|data_readRegA[23]~173_combout ),
	.datad(\my_regfile|data_readRegA[23]~174_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~177 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~168 (
// Equation(s):
// \my_regfile|data_readRegA[23]~168_combout  = (\my_regfile|register[2].reg_i|reg32[23].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[23].dffe_i|q~q 
// )))) # (!\my_regfile|register[2].reg_i|reg32[23].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[23].dffe_i|q~q )))

	.dataa(\my_regfile|register[2].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~168 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[23]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~170 (
// Equation(s):
// \my_regfile|data_readRegA[23]~170_combout  = (\my_regfile|register[6].reg_i|reg32[23].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ) # ((\my_regfile|readA_decode|WideAnd0~103_combout  & \my_regfile|register[5].reg_i|reg32[23].dffe_i|q~q 
// )))) # (!\my_regfile|register[6].reg_i|reg32[23].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[5].reg_i|reg32[23].dffe_i|q~q )))

	.dataa(\my_regfile|register[6].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~170 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~169 (
// Equation(s):
// \my_regfile|data_readRegA[23]~169_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[23].dffe_i|q~q ) # ((\my_regfile|register[3].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (((\my_regfile|register[3].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~169 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~171 (
// Equation(s):
// \my_regfile|data_readRegA[23]~171_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[23].dffe_i|q~q ) # ((\my_regfile|register[8].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|register[8].reg_i|reg32[23].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~171 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~172 (
// Equation(s):
// \my_regfile|data_readRegA[23]~172_combout  = (\my_regfile|data_readRegA[23]~168_combout ) # ((\my_regfile|data_readRegA[23]~170_combout ) # ((\my_regfile|data_readRegA[23]~169_combout ) # (\my_regfile|data_readRegA[23]~171_combout )))

	.dataa(\my_regfile|data_readRegA[23]~168_combout ),
	.datab(\my_regfile|data_readRegA[23]~170_combout ),
	.datac(\my_regfile|data_readRegA[23]~169_combout ),
	.datad(\my_regfile|data_readRegA[23]~171_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~172 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~186 (
// Equation(s):
// \my_regfile|data_readRegA[23]~186_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[23].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~124_combout  & \my_regfile|register[29].reg_i|reg32[23].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[23].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~186 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~183 (
// Equation(s):
// \my_regfile|data_readRegA[23]~183_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[23].dffe_i|q~q ) # ((\my_regfile|register[25].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (((\my_regfile|register[25].reg_i|reg32[23].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[23].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~183 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~185 (
// Equation(s):
// \my_regfile|data_readRegA[23]~185_combout  = (\my_regfile|register[31].reg_i|reg32[23].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|register[31].reg_i|reg32[23].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~185 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~184 (
// Equation(s):
// \my_regfile|data_readRegA[23]~184_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[23].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[23].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[23].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[23].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[23].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~184 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~187 (
// Equation(s):
// \my_regfile|data_readRegA[23]~187_combout  = (\my_regfile|data_readRegA[23]~186_combout ) # ((\my_regfile|data_readRegA[23]~183_combout ) # ((\my_regfile|data_readRegA[23]~185_combout ) # (\my_regfile|data_readRegA[23]~184_combout )))

	.dataa(\my_regfile|data_readRegA[23]~186_combout ),
	.datab(\my_regfile|data_readRegA[23]~183_combout ),
	.datac(\my_regfile|data_readRegA[23]~185_combout ),
	.datad(\my_regfile|data_readRegA[23]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~187 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~188 (
// Equation(s):
// \my_regfile|data_readRegA[23]~188_combout  = (\my_regfile|data_readRegA[23]~182_combout ) # ((\my_regfile|data_readRegA[23]~177_combout ) # ((\my_regfile|data_readRegA[23]~172_combout ) # (\my_regfile|data_readRegA[23]~187_combout )))

	.dataa(\my_regfile|data_readRegA[23]~182_combout ),
	.datab(\my_regfile|data_readRegA[23]~177_combout ),
	.datac(\my_regfile|data_readRegA[23]~172_combout ),
	.datad(\my_regfile|data_readRegA[23]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~188 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~17 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~188_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~230_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[23]~188_combout ),
	.datad(\my_regfile|data_readRegA[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~17 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~40 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~39_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~17_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~17_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~40 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~43 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~42_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~40_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~43 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector22~0 (
// Equation(s):
// \my_processor|my_alu|Selector22~0_combout  = (\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector31~5_combout ) # ((\my_processor|my_alu|ShiftRight0~90_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & 
// (!\my_processor|my_alu|Selector31~5_combout  & ((\my_processor|my_alu|ShiftLeft0~52_combout ))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|my_alu|Selector31~5_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~90_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~32 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~7_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~31_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~32 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~33 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~32_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~30_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~33 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector22~1 (
// Equation(s):
// \my_processor|my_alu|Selector22~1_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|my_alu|Selector22~0_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|my_alu|Selector22~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~43_combout )) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|ShiftRight0~33_combout )))))

	.dataa(\my_processor|my_alu|Selector31~4_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datac(\my_processor|my_alu|Selector22~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~1 .lut_mask = 16'hE5E0;
defparam \my_processor|my_alu|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector22~2 (
// Equation(s):
// \my_processor|my_alu|Selector22~2_combout  = (\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|Selector31~9_combout ) # ((\my_processor|my_alu|Selector22~1_combout )))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Add1~18_combout ))))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Selector22~1_combout ),
	.datad(\my_processor|my_alu|Add1~18_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~2 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector22~3 (
// Equation(s):
// \my_processor|my_alu|Selector22~3_combout  = (\my_processor|realInputB[9]~22_combout  & ((\my_processor|my_alu|Selector22~2_combout ) # ((\my_processor|my_alu|Selector31~9_combout  & \my_regfile|data_readRegA[9]~482_combout )))) # 
// (!\my_processor|realInputB[9]~22_combout  & (\my_processor|my_alu|Selector22~2_combout  & ((\my_regfile|data_readRegA[9]~482_combout ) # (!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_processor|realInputB[9]~22_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_regfile|data_readRegA[9]~482_combout ),
	.datad(\my_processor|my_alu|Selector22~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~3 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector22~4 (
// Equation(s):
// \my_processor|my_alu|Selector22~4_combout  = (\my_processor|my_alu|Selector31~14_combout  & (\my_processor|my_alu|Add0~18_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector22~3_combout )))

	.dataa(\my_processor|my_alu|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~18_combout ),
	.datad(\my_processor|my_alu|Selector22~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~4 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \my_processor|my_alu|inner_result~1 (
// Equation(s):
// \my_processor|my_alu|inner_result~1_combout  = (\my_regfile|data_readRegA[24]~167_combout ) # ((\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & 
// ((\my_regfile|data_readRegB[24]~167_combout ))))

	.dataa(\my_regfile|data_readRegA[24]~167_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[24]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|inner_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|inner_result~1 .lut_mask = 16'hEFEA;
defparam \my_processor|my_alu|inner_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~94 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~93_combout 
// ))

	.dataa(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~94 .lut_mask = 16'hF0AA;
defparam \my_processor|my_alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneive_lcell_comb \my_processor|data_writeReg[24]~155 (
// Equation(s):
// \my_processor|data_writeReg[24]~155_combout  = (\my_processor|my_alu|Selector0~1_combout  & ((\my_processor|my_alu|Selector26~0_combout  & ((\my_processor|my_alu|ShiftLeft0~86_combout ))) # (!\my_processor|my_alu|Selector26~0_combout  & 
// (\my_processor|my_alu|ShiftLeft0~94_combout )))) # (!\my_processor|my_alu|Selector0~1_combout  & (((\my_processor|my_alu|Selector26~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.datac(\my_processor|my_alu|Selector0~1_combout ),
	.datad(\my_processor|my_alu|Selector26~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~155 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~48 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[0]~671_combout  & (\my_processor|my_alu|Selector0~2_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|my_alu|ShiftLeft0~47_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~671_combout ),
	.datab(\my_processor|my_alu|Selector0~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~48 .lut_mask = 16'h8F80;
defparam \my_processor|my_alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneive_lcell_comb \my_processor|data_writeReg[24]~156 (
// Equation(s):
// \my_processor|data_writeReg[24]~156_combout  = (\my_processor|data_writeReg[24]~155_combout  & ((\my_processor|my_alu|Selector0~1_combout ) # ((\my_processor|my_alu|ShiftLeft0~48_combout )))) # (!\my_processor|data_writeReg[24]~155_combout  & 
// (!\my_processor|my_alu|Selector0~1_combout  & ((\my_processor|my_alu|ShiftLeft0~75_combout ))))

	.dataa(\my_processor|data_writeReg[24]~155_combout ),
	.datab(\my_processor|my_alu|Selector0~1_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~156 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~89 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~16_combout 
// )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~89 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneive_lcell_comb \my_processor|data_writeReg[24]~157 (
// Equation(s):
// \my_processor|data_writeReg[24]~157_combout  = (\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|Selector29~6_combout ) # ((\my_processor|my_alu|ShiftRight0~89_combout )))) # (!\my_processor|my_alu|Selector29~4_combout  & 
// (!\my_processor|my_alu|Selector29~6_combout  & ((\my_processor|my_alu|Add1~48_combout ))))

	.dataa(\my_processor|my_alu|Selector29~4_combout ),
	.datab(\my_processor|my_alu|Selector29~6_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~89_combout ),
	.datad(\my_processor|my_alu|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~157 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneive_lcell_comb \my_processor|data_writeReg[24]~158 (
// Equation(s):
// \my_processor|data_writeReg[24]~158_combout  = (\my_processor|my_alu|Selector29~6_combout  & ((\my_processor|data_writeReg[24]~157_combout  & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_processor|data_writeReg[24]~157_combout  & 
// ((\my_processor|data_writeReg[24]~156_combout ))))) # (!\my_processor|my_alu|Selector29~6_combout  & (((\my_processor|data_writeReg[24]~157_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~20_combout ),
	.datab(\my_processor|my_alu|Selector29~6_combout ),
	.datac(\my_processor|data_writeReg[24]~156_combout ),
	.datad(\my_processor|data_writeReg[24]~157_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~158 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \my_processor|my_alu|inner_result~0 (
// Equation(s):
// \my_processor|my_alu|inner_result~0_combout  = (\my_regfile|data_readRegA[24]~167_combout  & ((\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & 
// ((\my_regfile|data_readRegB[24]~167_combout )))))

	.dataa(\my_regfile|data_readRegA[24]~167_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[24]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|inner_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|inner_result~0 .lut_mask = 16'h8A80;
defparam \my_processor|my_alu|inner_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \my_processor|data_writeReg[24]~159 (
// Equation(s):
// \my_processor|data_writeReg[24]~159_combout  = (\my_processor|my_alu|Selector29~9_combout  & (((\my_processor|my_alu|inner_result~0_combout ) # (\my_processor|my_alu|Selector29~10_combout )))) # (!\my_processor|my_alu|Selector29~9_combout  & 
// (\my_processor|data_writeReg[24]~158_combout  & ((!\my_processor|my_alu|Selector29~10_combout ))))

	.dataa(\my_processor|data_writeReg[24]~158_combout ),
	.datab(\my_processor|my_alu|inner_result~0_combout ),
	.datac(\my_processor|my_alu|Selector29~9_combout ),
	.datad(\my_processor|my_alu|Selector29~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~159 .lut_mask = 16'hF0CA;
defparam \my_processor|data_writeReg[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneive_lcell_comb \my_processor|data_writeReg[24]~160 (
// Equation(s):
// \my_processor|data_writeReg[24]~160_combout  = (\my_processor|my_alu|Selector29~10_combout  & ((\my_processor|data_writeReg[24]~159_combout  & (\my_processor|my_alu|inner_result~1_combout )) # (!\my_processor|data_writeReg[24]~159_combout  & 
// ((\my_processor|my_alu|Add0~48_combout ))))) # (!\my_processor|my_alu|Selector29~10_combout  & (((\my_processor|data_writeReg[24]~159_combout ))))

	.dataa(\my_processor|my_alu|inner_result~1_combout ),
	.datab(\my_processor|my_alu|Selector29~10_combout ),
	.datac(\my_processor|my_alu|Add0~48_combout ),
	.datad(\my_processor|data_writeReg[24]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~160 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneive_lcell_comb \my_processor|data_writeReg[24]~161 (
// Equation(s):
// \my_processor|data_writeReg[24]~161_combout  = (\my_processor|WideOr0~0_combout  & (((\my_processor|data_writeReg[24]~160_combout  & !\my_processor|data_writeReg[11]~212_combout )))) # (!\my_processor|WideOr0~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [24]) # ((\my_processor|data_writeReg[11]~212_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[24]~160_combout ),
	.datad(\my_processor|data_writeReg[11]~212_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~161 .lut_mask = 16'h33E2;
defparam \my_processor|data_writeReg[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneive_lcell_comb \my_processor|data_writeReg[24]~162 (
// Equation(s):
// \my_processor|data_writeReg[24]~162_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[24]~161_combout  & ((\my_processor|pc_alu|Add0~48_combout ))) # (!\my_processor|data_writeReg[24]~161_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [24])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[24]~161_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_processor|pc_alu|Add0~48_combout ),
	.datad(\my_processor|data_writeReg[24]~161_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~162 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneive_lcell_comb \my_processor|data_writeReg[24]~215 (
// Equation(s):
// \my_processor|data_writeReg[24]~215_combout  = (\my_processor|data_writeReg[24]~162_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|data_writeReg[24]~162_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~215 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[24]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[24].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[24].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[24]~215_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[24].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[24].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N13
dffeas \my_regfile|register[20].reg_i|reg32[24].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[24].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[24].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[24].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[24].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~158 (
// Equation(s):
// \my_regfile|data_readRegA[24]~158_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[24].dffe_i|q~q ) # ((\my_regfile|register[20].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|register[20].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~158 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~160 (
// Equation(s):
// \my_regfile|data_readRegA[24]~160_combout  = (\my_regfile|register[24].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[24].dffe_i|q~q 
// )))) # (!\my_regfile|register[24].reg_i|reg32[24].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[24].dffe_i|q~q )))

	.dataa(\my_regfile|register[24].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~160 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~159 (
// Equation(s):
// \my_regfile|data_readRegA[24]~159_combout  = (\my_regfile|register[22].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[24].dffe_i|q~q 
// )))) # (!\my_regfile|register[22].reg_i|reg32[24].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|register[21].reg_i|reg32[24].dffe_i|q~q )))

	.dataa(\my_regfile|register[22].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~159 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~157 (
// Equation(s):
// \my_regfile|data_readRegA[24]~157_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[24].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[18].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|register[17].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~157 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~161 (
// Equation(s):
// \my_regfile|data_readRegA[24]~161_combout  = (\my_regfile|data_readRegA[24]~158_combout ) # ((\my_regfile|data_readRegA[24]~160_combout ) # ((\my_regfile|data_readRegA[24]~159_combout ) # (\my_regfile|data_readRegA[24]~157_combout )))

	.dataa(\my_regfile|data_readRegA[24]~158_combout ),
	.datab(\my_regfile|data_readRegA[24]~160_combout ),
	.datac(\my_regfile|data_readRegA[24]~159_combout ),
	.datad(\my_regfile|data_readRegA[24]~157_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~161 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~154 (
// Equation(s):
// \my_regfile|data_readRegA[24]~154_combout  = (\my_regfile|readA_decode|WideAnd0~111_combout  & ((\my_regfile|register[13].reg_i|reg32[24].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~110_combout  & \my_regfile|register[14].reg_i|reg32[24].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|register[14].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~154 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~155 (
// Equation(s):
// \my_regfile|data_readRegA[24]~155_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[24].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (((\my_regfile|register[16].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|register[16].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~155 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~153 (
// Equation(s):
// \my_regfile|data_readRegA[24]~153_combout  = (\my_regfile|readA_decode|WideAnd0~109_combout  & ((\my_regfile|register[11].reg_i|reg32[24].dffe_i|q~q ) # ((\my_regfile|register[12].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~109_combout  & (((\my_regfile|register[12].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~153 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~152 (
// Equation(s):
// \my_regfile|data_readRegA[24]~152_combout  = (\my_regfile|register[10].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[24].dffe_i|q~q 
// )))) # (!\my_regfile|register[10].reg_i|reg32[24].dffe_i|q~q  & (((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|register[9].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~152 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~156 (
// Equation(s):
// \my_regfile|data_readRegA[24]~156_combout  = (\my_regfile|data_readRegA[24]~154_combout ) # ((\my_regfile|data_readRegA[24]~155_combout ) # ((\my_regfile|data_readRegA[24]~153_combout ) # (\my_regfile|data_readRegA[24]~152_combout )))

	.dataa(\my_regfile|data_readRegA[24]~154_combout ),
	.datab(\my_regfile|data_readRegA[24]~155_combout ),
	.datac(\my_regfile|data_readRegA[24]~153_combout ),
	.datad(\my_regfile|data_readRegA[24]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~156 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~150 (
// Equation(s):
// \my_regfile|data_readRegA[24]~150_combout  = (\my_regfile|register[7].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~105_combout ) # ((\my_regfile|register[8].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout 
// )))) # (!\my_regfile|register[7].reg_i|reg32[24].dffe_i|q~q  & (((\my_regfile|register[8].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~150 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[24]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~148 (
// Equation(s):
// \my_regfile|data_readRegA[24]~148_combout  = (\my_regfile|register[4].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[24].dffe_i|q~q  & (\my_regfile|register[3].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|register[3].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~148 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~147 (
// Equation(s):
// \my_regfile|data_readRegA[24]~147_combout  = (\my_regfile|register[2].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[24].dffe_i|q~q 
// )))) # (!\my_regfile|register[2].reg_i|reg32[24].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[24].dffe_i|q~q )))

	.dataa(\my_regfile|register[2].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~147 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~149 (
// Equation(s):
// \my_regfile|data_readRegA[24]~149_combout  = (\my_regfile|register[5].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~103_combout ) # ((\my_regfile|register[6].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|register[5].reg_i|reg32[24].dffe_i|q~q  & (\my_regfile|register[6].reg_i|reg32[24].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[24].dffe_i|q~q ),
	.datab(\my_regfile|register[6].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~149 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~151 (
// Equation(s):
// \my_regfile|data_readRegA[24]~151_combout  = (\my_regfile|data_readRegA[24]~150_combout ) # ((\my_regfile|data_readRegA[24]~148_combout ) # ((\my_regfile|data_readRegA[24]~147_combout ) # (\my_regfile|data_readRegA[24]~149_combout )))

	.dataa(\my_regfile|data_readRegA[24]~150_combout ),
	.datab(\my_regfile|data_readRegA[24]~148_combout ),
	.datac(\my_regfile|data_readRegA[24]~147_combout ),
	.datad(\my_regfile|data_readRegA[24]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~151 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[24]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~164 (
// Equation(s):
// \my_regfile|data_readRegA[24]~164_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|register[31].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[24].dffe_i|q~q ),
	.datac(gnd),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~164 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~163 (
// Equation(s):
// \my_regfile|data_readRegA[24]~163_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[24].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[24].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~163 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~162 (
// Equation(s):
// \my_regfile|data_readRegA[24]~162_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[24].dffe_i|q~q ) # ((\my_regfile|register[25].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (((\my_regfile|register[25].reg_i|reg32[24].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[24].dffe_i|q~q ),
	.datac(\my_regfile|register[25].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~162 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~165 (
// Equation(s):
// \my_regfile|data_readRegA[24]~165_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[24].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~124_combout  & \my_regfile|register[29].reg_i|reg32[24].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[24].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[24].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[24].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~165 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~166 (
// Equation(s):
// \my_regfile|data_readRegA[24]~166_combout  = (\my_regfile|data_readRegA[24]~164_combout ) # ((\my_regfile|data_readRegA[24]~163_combout ) # ((\my_regfile|data_readRegA[24]~162_combout ) # (\my_regfile|data_readRegA[24]~165_combout )))

	.dataa(\my_regfile|data_readRegA[24]~164_combout ),
	.datab(\my_regfile|data_readRegA[24]~163_combout ),
	.datac(\my_regfile|data_readRegA[24]~162_combout ),
	.datad(\my_regfile|data_readRegA[24]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~166 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~167 (
// Equation(s):
// \my_regfile|data_readRegA[24]~167_combout  = (\my_regfile|data_readRegA[24]~161_combout ) # ((\my_regfile|data_readRegA[24]~156_combout ) # ((\my_regfile|data_readRegA[24]~151_combout ) # (\my_regfile|data_readRegA[24]~166_combout )))

	.dataa(\my_regfile|data_readRegA[24]~161_combout ),
	.datab(\my_regfile|data_readRegA[24]~156_combout ),
	.datac(\my_regfile|data_readRegA[24]~151_combout ),
	.datad(\my_regfile|data_readRegA[24]~166_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~167 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \my_processor|my_alu|Equal0~15 (
// Equation(s):
// \my_processor|my_alu|Equal0~15_combout  = (\my_regfile|data_readRegA[24]~167_combout  & (\my_processor|realInputB[24]~7_combout  & (\my_processor|realInputB[25]~6_combout  $ (!\my_regfile|data_readRegA[25]~146_combout )))) # 
// (!\my_regfile|data_readRegA[24]~167_combout  & (!\my_processor|realInputB[24]~7_combout  & (\my_processor|realInputB[25]~6_combout  $ (!\my_regfile|data_readRegA[25]~146_combout ))))

	.dataa(\my_regfile|data_readRegA[24]~167_combout ),
	.datab(\my_processor|realInputB[25]~6_combout ),
	.datac(\my_processor|realInputB[24]~7_combout ),
	.datad(\my_regfile|data_readRegA[25]~146_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~15 .lut_mask = 16'h8421;
defparam \my_processor|my_alu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \my_processor|my_alu|Equal0~18 (
// Equation(s):
// \my_processor|my_alu|Equal0~18_combout  = (\my_regfile|data_readRegA[30]~41_combout  & (\my_processor|realInputB[30]~1_combout  & (\my_processor|realInputB[31]~0_combout  $ (!\my_regfile|data_readRegA[31]~20_combout )))) # 
// (!\my_regfile|data_readRegA[30]~41_combout  & (!\my_processor|realInputB[30]~1_combout  & (\my_processor|realInputB[31]~0_combout  $ (!\my_regfile|data_readRegA[31]~20_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~41_combout ),
	.datab(\my_processor|realInputB[30]~1_combout ),
	.datac(\my_processor|realInputB[31]~0_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~18 .lut_mask = 16'h9009;
defparam \my_processor|my_alu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \my_processor|my_alu|Equal0~17 (
// Equation(s):
// \my_processor|my_alu|Equal0~17_combout  = (\my_processor|realInputB[28]~3_combout  & (\my_regfile|data_readRegA[28]~83_combout  & (\my_processor|realInputB[29]~2_combout  $ (!\my_regfile|data_readRegA[29]~62_combout )))) # 
// (!\my_processor|realInputB[28]~3_combout  & (!\my_regfile|data_readRegA[28]~83_combout  & (\my_processor|realInputB[29]~2_combout  $ (!\my_regfile|data_readRegA[29]~62_combout ))))

	.dataa(\my_processor|realInputB[28]~3_combout ),
	.datab(\my_processor|realInputB[29]~2_combout ),
	.datac(\my_regfile|data_readRegA[29]~62_combout ),
	.datad(\my_regfile|data_readRegA[28]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~17 .lut_mask = 16'h8241;
defparam \my_processor|my_alu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \my_processor|realInputB[27]~4 (
// Equation(s):
// \my_processor|realInputB[27]~4_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[27]~104_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|WideOr1~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[27]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[27]~4 .lut_mask = 16'hBB88;
defparam \my_processor|realInputB[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneive_lcell_comb \my_processor|my_alu|Equal0~16 (
// Equation(s):
// \my_processor|my_alu|Equal0~16_combout  = (\my_processor|realInputB[27]~4_combout  & (\my_regfile|data_readRegA[27]~104_combout  & (\my_processor|realInputB[26]~5_combout  $ (!\my_regfile|data_readRegA[26]~125_combout )))) # 
// (!\my_processor|realInputB[27]~4_combout  & (!\my_regfile|data_readRegA[27]~104_combout  & (\my_processor|realInputB[26]~5_combout  $ (!\my_regfile|data_readRegA[26]~125_combout ))))

	.dataa(\my_processor|realInputB[27]~4_combout ),
	.datab(\my_processor|realInputB[26]~5_combout ),
	.datac(\my_regfile|data_readRegA[26]~125_combout ),
	.datad(\my_regfile|data_readRegA[27]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~16 .lut_mask = 16'h8241;
defparam \my_processor|my_alu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \my_processor|my_alu|Equal0~19 (
// Equation(s):
// \my_processor|my_alu|Equal0~19_combout  = (\my_processor|my_alu|Equal0~15_combout  & (\my_processor|my_alu|Equal0~18_combout  & (\my_processor|my_alu|Equal0~17_combout  & \my_processor|my_alu|Equal0~16_combout )))

	.dataa(\my_processor|my_alu|Equal0~15_combout ),
	.datab(\my_processor|my_alu|Equal0~18_combout ),
	.datac(\my_processor|my_alu|Equal0~17_combout ),
	.datad(\my_processor|my_alu|Equal0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~19 .lut_mask = 16'h8000;
defparam \my_processor|my_alu|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N6
cycloneive_lcell_comb \my_processor|my_alu|Equal0~6 (
// Equation(s):
// \my_processor|my_alu|Equal0~6_combout  = (\my_processor|realInputB[11]~20_combout  & (\my_regfile|data_readRegA[11]~440_combout  & (\my_processor|realInputB[10]~21_combout  $ (!\my_regfile|data_readRegA[10]~461_combout )))) # 
// (!\my_processor|realInputB[11]~20_combout  & (!\my_regfile|data_readRegA[11]~440_combout  & (\my_processor|realInputB[10]~21_combout  $ (!\my_regfile|data_readRegA[10]~461_combout ))))

	.dataa(\my_processor|realInputB[11]~20_combout ),
	.datab(\my_processor|realInputB[10]~21_combout ),
	.datac(\my_regfile|data_readRegA[11]~440_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~6 .lut_mask = 16'h8421;
defparam \my_processor|my_alu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|Equal0~8 (
// Equation(s):
// \my_processor|my_alu|Equal0~8_combout  = (\my_processor|realInputB[14]~17_combout  & (\my_regfile|data_readRegA[14]~377_combout  & (\my_processor|realInputB[15]~16_combout  $ (!\my_regfile|data_readRegA[15]~356_combout )))) # 
// (!\my_processor|realInputB[14]~17_combout  & (!\my_regfile|data_readRegA[14]~377_combout  & (\my_processor|realInputB[15]~16_combout  $ (!\my_regfile|data_readRegA[15]~356_combout ))))

	.dataa(\my_processor|realInputB[14]~17_combout ),
	.datab(\my_processor|realInputB[15]~16_combout ),
	.datac(\my_regfile|data_readRegA[15]~356_combout ),
	.datad(\my_regfile|data_readRegA[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~8 .lut_mask = 16'h8241;
defparam \my_processor|my_alu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|Equal0~5 (
// Equation(s):
// \my_processor|my_alu|Equal0~5_combout  = (\my_processor|realInputB[8]~23_combout  & (\my_regfile|data_readRegA[8]~503_combout  & (\my_processor|realInputB[9]~22_combout  $ (!\my_regfile|data_readRegA[9]~482_combout )))) # 
// (!\my_processor|realInputB[8]~23_combout  & (!\my_regfile|data_readRegA[8]~503_combout  & (\my_processor|realInputB[9]~22_combout  $ (!\my_regfile|data_readRegA[9]~482_combout ))))

	.dataa(\my_processor|realInputB[8]~23_combout ),
	.datab(\my_processor|realInputB[9]~22_combout ),
	.datac(\my_regfile|data_readRegA[8]~503_combout ),
	.datad(\my_regfile|data_readRegA[9]~482_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~5 .lut_mask = 16'h8421;
defparam \my_processor|my_alu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneive_lcell_comb \my_processor|my_alu|Equal0~7 (
// Equation(s):
// \my_processor|my_alu|Equal0~7_combout  = (\my_processor|realInputB[12]~19_combout  & (\my_regfile|data_readRegA[12]~419_combout  & (\my_regfile|data_readRegA[13]~398_combout  $ (!\my_processor|realInputB[13]~18_combout )))) # 
// (!\my_processor|realInputB[12]~19_combout  & (!\my_regfile|data_readRegA[12]~419_combout  & (\my_regfile|data_readRegA[13]~398_combout  $ (!\my_processor|realInputB[13]~18_combout ))))

	.dataa(\my_processor|realInputB[12]~19_combout ),
	.datab(\my_regfile|data_readRegA[13]~398_combout ),
	.datac(\my_processor|realInputB[13]~18_combout ),
	.datad(\my_regfile|data_readRegA[12]~419_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~7 .lut_mask = 16'h8241;
defparam \my_processor|my_alu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|Equal0~9 (
// Equation(s):
// \my_processor|my_alu|Equal0~9_combout  = (\my_processor|my_alu|Equal0~6_combout  & (\my_processor|my_alu|Equal0~8_combout  & (\my_processor|my_alu|Equal0~5_combout  & \my_processor|my_alu|Equal0~7_combout )))

	.dataa(\my_processor|my_alu|Equal0~6_combout ),
	.datab(\my_processor|my_alu|Equal0~8_combout ),
	.datac(\my_processor|my_alu|Equal0~5_combout ),
	.datad(\my_processor|my_alu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~9 .lut_mask = 16'h8000;
defparam \my_processor|my_alu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
cycloneive_lcell_comb \my_processor|my_alu|Equal0~11 (
// Equation(s):
// \my_processor|my_alu|Equal0~11_combout  = (\my_processor|realInputB[19]~12_combout  & (\my_regfile|data_readRegA[19]~272_combout  & (\my_processor|realInputB[18]~13_combout  $ (!\my_regfile|data_readRegA[18]~293_combout )))) # 
// (!\my_processor|realInputB[19]~12_combout  & (!\my_regfile|data_readRegA[19]~272_combout  & (\my_processor|realInputB[18]~13_combout  $ (!\my_regfile|data_readRegA[18]~293_combout ))))

	.dataa(\my_processor|realInputB[19]~12_combout ),
	.datab(\my_processor|realInputB[18]~13_combout ),
	.datac(\my_regfile|data_readRegA[18]~293_combout ),
	.datad(\my_regfile|data_readRegA[19]~272_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~11 .lut_mask = 16'h8241;
defparam \my_processor|my_alu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \my_processor|my_alu|Equal0~10 (
// Equation(s):
// \my_processor|my_alu|Equal0~10_combout  = (\my_regfile|data_readRegA[17]~314_combout  & (\my_processor|realInputB[17]~14_combout  & (\my_regfile|data_readRegA[16]~335_combout  $ (!\my_processor|realInputB[16]~15_combout )))) # 
// (!\my_regfile|data_readRegA[17]~314_combout  & (!\my_processor|realInputB[17]~14_combout  & (\my_regfile|data_readRegA[16]~335_combout  $ (!\my_processor|realInputB[16]~15_combout ))))

	.dataa(\my_regfile|data_readRegA[17]~314_combout ),
	.datab(\my_processor|realInputB[17]~14_combout ),
	.datac(\my_regfile|data_readRegA[16]~335_combout ),
	.datad(\my_processor|realInputB[16]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~10 .lut_mask = 16'h9009;
defparam \my_processor|my_alu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N14
cycloneive_lcell_comb \my_processor|my_alu|Equal0~13 (
// Equation(s):
// \my_processor|my_alu|Equal0~13_combout  = (\my_processor|realInputB[22]~9_combout  & (\my_regfile|data_readRegA[22]~209_combout  & (\my_regfile|data_readRegA[23]~188_combout  $ (!\my_processor|realInputB[23]~8_combout )))) # 
// (!\my_processor|realInputB[22]~9_combout  & (!\my_regfile|data_readRegA[22]~209_combout  & (\my_regfile|data_readRegA[23]~188_combout  $ (!\my_processor|realInputB[23]~8_combout ))))

	.dataa(\my_processor|realInputB[22]~9_combout ),
	.datab(\my_regfile|data_readRegA[22]~209_combout ),
	.datac(\my_regfile|data_readRegA[23]~188_combout ),
	.datad(\my_processor|realInputB[23]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~13 .lut_mask = 16'h9009;
defparam \my_processor|my_alu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N14
cycloneive_lcell_comb \my_processor|my_alu|Equal0~12 (
// Equation(s):
// \my_processor|my_alu|Equal0~12_combout  = (\my_regfile|data_readRegA[20]~251_combout  & (\my_processor|realInputB[20]~11_combout  & (\my_processor|realInputB[21]~10_combout  $ (!\my_regfile|data_readRegA[21]~230_combout )))) # 
// (!\my_regfile|data_readRegA[20]~251_combout  & (!\my_processor|realInputB[20]~11_combout  & (\my_processor|realInputB[21]~10_combout  $ (!\my_regfile|data_readRegA[21]~230_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~251_combout ),
	.datab(\my_processor|realInputB[21]~10_combout ),
	.datac(\my_processor|realInputB[20]~11_combout ),
	.datad(\my_regfile|data_readRegA[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~12 .lut_mask = 16'h8421;
defparam \my_processor|my_alu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \my_processor|my_alu|Equal0~14 (
// Equation(s):
// \my_processor|my_alu|Equal0~14_combout  = (\my_processor|my_alu|Equal0~11_combout  & (\my_processor|my_alu|Equal0~10_combout  & (\my_processor|my_alu|Equal0~13_combout  & \my_processor|my_alu|Equal0~12_combout )))

	.dataa(\my_processor|my_alu|Equal0~11_combout ),
	.datab(\my_processor|my_alu|Equal0~10_combout ),
	.datac(\my_processor|my_alu|Equal0~13_combout ),
	.datad(\my_processor|my_alu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~14 .lut_mask = 16'h8000;
defparam \my_processor|my_alu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \my_processor|my_alu|Equal0~20 (
// Equation(s):
// \my_processor|my_alu|Equal0~20_combout  = (\my_processor|my_alu|Equal0~4_combout  & (\my_processor|my_alu|Equal0~19_combout  & (\my_processor|my_alu|Equal0~9_combout  & \my_processor|my_alu|Equal0~14_combout )))

	.dataa(\my_processor|my_alu|Equal0~4_combout ),
	.datab(\my_processor|my_alu|Equal0~19_combout ),
	.datac(\my_processor|my_alu|Equal0~9_combout ),
	.datad(\my_processor|my_alu|Equal0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Equal0~20 .lut_mask = 16'h8000;
defparam \my_processor|my_alu|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \my_processor|isPCplusN~0 (
// Equation(s):
// \my_processor|isPCplusN~0_combout  = (\my_processor|mydecoder|WideAnd5~0_combout  & (!\my_processor|my_alu|Equal0~20_combout  & ((!\my_processor|my_alu|LessThan0~62_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|mydecoder|WideAnd5~0_combout ),
	.datac(\my_processor|my_alu|LessThan0~62_combout ),
	.datad(\my_processor|my_alu|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|isPCplusN~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|isPCplusN~0 .lut_mask = 16'h004C;
defparam \my_processor|isPCplusN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~54 (
// Equation(s):
// \my_processor|pcPlusN|Add0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~54_combout  & (\my_processor|pcPlusN|Add0~53  & VCC)) # (!\my_processor|pc_alu|Add0~54_combout  & (!\my_processor|pcPlusN|Add0~53 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~54_combout  & (!\my_processor|pcPlusN|Add0~53 )) # (!\my_processor|pc_alu|Add0~54_combout  & ((\my_processor|pcPlusN|Add0~53 ) # (GND)))))
// \my_processor|pcPlusN|Add0~55  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|pc_alu|Add0~54_combout  & !\my_processor|pcPlusN|Add0~53 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|pcPlusN|Add0~53 ) # (!\my_processor|pc_alu|Add0~54_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|pc_alu|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~53 ),
	.combout(\my_processor|pcPlusN|Add0~54_combout ),
	.cout(\my_processor|pcPlusN|Add0~55 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \my_processor|pc_next[27]~62 (
// Equation(s):
// \my_processor|pc_next[27]~62_combout  = (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|isPCplusN~0_combout  & ((\my_processor|pcPlusN|Add0~54_combout ))) # (!\my_processor|isPCplusN~0_combout  & (\my_processor|pc_alu|Add0~54_combout 
// ))))

	.dataa(\my_processor|isPCplusN~0_combout ),
	.datab(\my_processor|pc_alu|Add0~54_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pcPlusN|Add0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[27]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[27]~62 .lut_mask = 16'h0E04;
defparam \my_processor|pc_next[27]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \my_processor|pc_next[27]~68 (
// Equation(s):
// \my_processor|pc_next[27]~68_combout  = (\my_processor|pc_next[27]~62_combout ) # ((\my_regfile|data_readRegB[27]~104_combout  & (\my_processor|mydecoder|WideAnd7~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_regfile|data_readRegB[27]~104_combout ),
	.datab(\my_processor|mydecoder|WideAnd7~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|pc_next[27]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[27]~68 .lut_mask = 16'hFF80;
defparam \my_processor|pc_next[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \my_processor|pc|reg32[27].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[27]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \my_processor|pc_alu|Add0~54 (
// Equation(s):
// \my_processor|pc_alu|Add0~54_combout  = (\my_processor|pc|reg32[27].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~53 )) # (!\my_processor|pc|reg32[27].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~53 ) # (GND)))
// \my_processor|pc_alu|Add0~55  = CARRY((!\my_processor|pc_alu|Add0~53 ) # (!\my_processor|pc|reg32[27].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[27].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~53 ),
	.combout(\my_processor|pc_alu|Add0~54_combout ),
	.cout(\my_processor|pc_alu|Add0~55 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~54 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \my_processor|my_alu|Add0~54 (
// Equation(s):
// \my_processor|my_alu|Add0~54_combout  = (\my_regfile|data_readRegA[27]~104_combout  & ((\my_processor|realInputB[27]~4_combout  & (\my_processor|my_alu|Add0~53  & VCC)) # (!\my_processor|realInputB[27]~4_combout  & (!\my_processor|my_alu|Add0~53 )))) # 
// (!\my_regfile|data_readRegA[27]~104_combout  & ((\my_processor|realInputB[27]~4_combout  & (!\my_processor|my_alu|Add0~53 )) # (!\my_processor|realInputB[27]~4_combout  & ((\my_processor|my_alu|Add0~53 ) # (GND)))))
// \my_processor|my_alu|Add0~55  = CARRY((\my_regfile|data_readRegA[27]~104_combout  & (!\my_processor|realInputB[27]~4_combout  & !\my_processor|my_alu|Add0~53 )) # (!\my_regfile|data_readRegA[27]~104_combout  & ((!\my_processor|my_alu|Add0~53 ) # 
// (!\my_processor|realInputB[27]~4_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~104_combout ),
	.datab(\my_processor|realInputB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~53 ),
	.combout(\my_processor|my_alu|Add0~54_combout ),
	.cout(\my_processor|my_alu|Add0~55 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector0~0 (
// Equation(s):
// \my_processor|my_alu|Selector0~0_combout  = (\my_processor|mydecoder|WideAnd0~5_combout  & (\my_processor|mydecoder|WideAnd0~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # (\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_processor|mydecoder|WideAnd0~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_processor|mydecoder|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~0 .lut_mask = 16'hA800;
defparam \my_processor|my_alu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \my_processor|ALUop[2]~6 (
// Equation(s):
// \my_processor|ALUop[2]~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|mydecoder|WideAnd0~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|mydecoder|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUop[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUop[2]~6 .lut_mask = 16'h0400;
defparam \my_processor|ALUop[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \my_processor|ALUop[1]~7 (
// Equation(s):
// \my_processor|ALUop[1]~7_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [3] & \my_processor|mydecoder|WideAnd0~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|mydecoder|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUop[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUop[1]~7 .lut_mask = 16'h1000;
defparam \my_processor|ALUop[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \my_processor|data_writeReg[27]~179 (
// Equation(s):
// \my_processor|data_writeReg[27]~179_combout  = (\my_processor|my_alu|Selector0~0_combout ) # ((\my_processor|ALUop[2]~6_combout  & \my_processor|ALUop[1]~7_combout ))

	.dataa(\my_processor|my_alu|Selector0~0_combout ),
	.datab(\my_processor|ALUop[2]~6_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUop[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~179 .lut_mask = 16'hEEAA;
defparam \my_processor|data_writeReg[27]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
cycloneive_lcell_comb \my_processor|data_writeReg[27]~180 (
// Equation(s):
// \my_processor|data_writeReg[27]~180_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|my_alu|Selector29~1_combout  & ((\my_regfile|data_readRegA[31]~20_combout ))) # (!\my_processor|my_alu|Selector29~1_combout  & (\my_processor|my_alu|ShiftRight0~64_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~64_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|my_alu|Selector29~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~180 .lut_mask = 16'hF0E2;
defparam \my_processor|data_writeReg[27]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
cycloneive_lcell_comb \my_processor|data_writeReg[27]~181 (
// Equation(s):
// \my_processor|data_writeReg[27]~181_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|ShiftLeft0~57_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~181 .lut_mask = 16'hCC00;
defparam \my_processor|data_writeReg[27]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~25 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[26]~125_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[27]~104_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[26]~125_combout ),
	.datac(\my_regfile|data_readRegA[27]~104_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~25 .lut_mask = 16'hCCF0;
defparam \my_processor|my_alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~24 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[24]~167_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~146_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[25]~146_combout ),
	.datac(\my_regfile|data_readRegA[24]~167_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~24 .lut_mask = 16'hA088;
defparam \my_processor|my_alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~26 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~26_combout  = (\my_processor|my_alu|ShiftLeft0~24_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~25_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~26 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N14
cycloneive_lcell_comb \my_processor|data_writeReg[27]~182 (
// Equation(s):
// \my_processor|data_writeReg[27]~182_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~20_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~182 .lut_mask = 16'h5410;
defparam \my_processor|data_writeReg[27]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
cycloneive_lcell_comb \my_processor|data_writeReg[27]~183 (
// Equation(s):
// \my_processor|data_writeReg[27]~183_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[27]~182_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~83_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[27]~182_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~183 .lut_mask = 16'h3230;
defparam \my_processor|data_writeReg[27]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
cycloneive_lcell_comb \my_processor|data_writeReg[27]~184 (
// Equation(s):
// \my_processor|data_writeReg[27]~184_combout  = (\my_processor|ALUop[0]~8_combout  & (\my_processor|data_writeReg[27]~180_combout )) # (!\my_processor|ALUop[0]~8_combout  & (((\my_processor|data_writeReg[27]~181_combout ) # 
// (\my_processor|data_writeReg[27]~183_combout ))))

	.dataa(\my_processor|data_writeReg[27]~180_combout ),
	.datab(\my_processor|ALUop[0]~8_combout ),
	.datac(\my_processor|data_writeReg[27]~181_combout ),
	.datad(\my_processor|data_writeReg[27]~183_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~184 .lut_mask = 16'hBBB8;
defparam \my_processor|data_writeReg[27]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneive_lcell_comb \my_processor|my_alu|Add1~54 (
// Equation(s):
// \my_processor|my_alu|Add1~54_combout  = (\my_regfile|data_readRegA[27]~104_combout  & ((\my_processor|realInputB[27]~4_combout  & (!\my_processor|my_alu|Add1~53 )) # (!\my_processor|realInputB[27]~4_combout  & (\my_processor|my_alu|Add1~53  & VCC)))) # 
// (!\my_regfile|data_readRegA[27]~104_combout  & ((\my_processor|realInputB[27]~4_combout  & ((\my_processor|my_alu|Add1~53 ) # (GND))) # (!\my_processor|realInputB[27]~4_combout  & (!\my_processor|my_alu|Add1~53 ))))
// \my_processor|my_alu|Add1~55  = CARRY((\my_regfile|data_readRegA[27]~104_combout  & (\my_processor|realInputB[27]~4_combout  & !\my_processor|my_alu|Add1~53 )) # (!\my_regfile|data_readRegA[27]~104_combout  & ((\my_processor|realInputB[27]~4_combout ) # 
// (!\my_processor|my_alu|Add1~53 ))))

	.dataa(\my_regfile|data_readRegA[27]~104_combout ),
	.datab(\my_processor|realInputB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~53 ),
	.combout(\my_processor|my_alu|Add1~54_combout ),
	.cout(\my_processor|my_alu|Add1~55 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~54 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector4~0 (
// Equation(s):
// \my_processor|my_alu|Selector4~0_combout  = (\my_processor|ALUop[1]~7_combout  & (\my_processor|ALUop[0]~8_combout )) # (!\my_processor|ALUop[1]~7_combout  & ((\my_processor|ALUop[0]~8_combout  & ((\my_processor|my_alu|Add1~54_combout ))) # 
// (!\my_processor|ALUop[0]~8_combout  & (\my_processor|my_alu|Add0~54_combout ))))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_processor|ALUop[0]~8_combout ),
	.datac(\my_processor|my_alu|Add0~54_combout ),
	.datad(\my_processor|my_alu|Add1~54_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector4~0 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector4~1 (
// Equation(s):
// \my_processor|my_alu|Selector4~1_combout  = (\my_processor|ALUop[1]~7_combout  & ((\my_regfile|data_readRegA[27]~104_combout  & ((\my_processor|realInputB[27]~4_combout ) # (\my_processor|my_alu|Selector4~0_combout ))) # 
// (!\my_regfile|data_readRegA[27]~104_combout  & (\my_processor|realInputB[27]~4_combout  & \my_processor|my_alu|Selector4~0_combout )))) # (!\my_processor|ALUop[1]~7_combout  & (((\my_processor|my_alu|Selector4~0_combout ))))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_regfile|data_readRegA[27]~104_combout ),
	.datac(\my_processor|realInputB[27]~4_combout ),
	.datad(\my_processor|my_alu|Selector4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector4~1 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \my_processor|data_writeReg[27]~185 (
// Equation(s):
// \my_processor|data_writeReg[27]~185_combout  = (\my_processor|ALUop[2]~6_combout  & (!\my_processor|ALUop[1]~7_combout  & (\my_processor|data_writeReg[27]~184_combout ))) # (!\my_processor|ALUop[2]~6_combout  & (((\my_processor|my_alu|Selector4~1_combout 
// ))))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_processor|ALUop[2]~6_combout ),
	.datac(\my_processor|data_writeReg[27]~184_combout ),
	.datad(\my_processor|my_alu|Selector4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~185 .lut_mask = 16'h7340;
defparam \my_processor|data_writeReg[27]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \my_processor|data_writeReg[27]~186 (
// Equation(s):
// \my_processor|data_writeReg[27]~186_combout  = (\my_processor|my_alu|Add0~54_combout  & ((\my_processor|data_writeReg[27]~179_combout ) # ((!\my_processor|my_alu|Selector0~0_combout  & \my_processor|data_writeReg[27]~185_combout )))) # 
// (!\my_processor|my_alu|Add0~54_combout  & (((!\my_processor|my_alu|Selector0~0_combout  & \my_processor|data_writeReg[27]~185_combout ))))

	.dataa(\my_processor|my_alu|Add0~54_combout ),
	.datab(\my_processor|data_writeReg[27]~179_combout ),
	.datac(\my_processor|my_alu|Selector0~0_combout ),
	.datad(\my_processor|data_writeReg[27]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~186 .lut_mask = 16'h8F88;
defparam \my_processor|data_writeReg[27]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \my_processor|data_writeReg[27]~187 (
// Equation(s):
// \my_processor|data_writeReg[27]~187_combout  = (\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd3~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|mydecoder|WideAnd3~combout  & 
// ((\my_processor|data_writeReg[27]~186_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|data_writeReg[27]~186_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~187 .lut_mask = 16'hB080;
defparam \my_processor|data_writeReg[27]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \my_processor|data_writeReg[27]~188 (
// Equation(s):
// \my_processor|data_writeReg[27]~188_combout  = (\my_processor|data_writeReg[27]~218_combout  & ((\my_processor|data_writeReg[27]~187_combout ) # ((!\my_processor|WideOr0~0_combout  & \my_processor|pc_alu|Add0~54_combout ))))

	.dataa(\my_processor|data_writeReg[27]~218_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|pc_alu|Add0~54_combout ),
	.datad(\my_processor|data_writeReg[27]~187_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~188 .lut_mask = 16'hAA20;
defparam \my_processor|data_writeReg[27]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N27
dffeas \my_regfile|register[10].reg_i|reg32[27].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[27].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[27].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[27].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~89 (
// Equation(s):
// \my_regfile|data_readRegA[27]~89_combout  = (\my_regfile|register[10].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[27].dffe_i|q~q 
// )))) # (!\my_regfile|register[10].reg_i|reg32[27].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|register[9].reg_i|reg32[27].dffe_i|q~q )))

	.dataa(\my_regfile|register[10].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~89 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~90 (
// Equation(s):
// \my_regfile|data_readRegA[27]~90_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[27].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[27].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[27].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[27].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~90 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~91 (
// Equation(s):
// \my_regfile|data_readRegA[27]~91_combout  = (\my_regfile|register[14].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|readA_decode|WideAnd0~111_combout  & \my_regfile|register[13].reg_i|reg32[27].dffe_i|q~q 
// )))) # (!\my_regfile|register[14].reg_i|reg32[27].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[13].reg_i|reg32[27].dffe_i|q~q )))

	.dataa(\my_regfile|register[14].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~91 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~92 (
// Equation(s):
// \my_regfile|data_readRegA[27]~92_combout  = (\my_regfile|readA_decode|WideAnd0~112_combout  & ((\my_regfile|register[16].reg_i|reg32[27].dffe_i|q~q ) # ((\my_regfile|register[15].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~112_combout  & (((\my_regfile|register[15].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~92 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~93 (
// Equation(s):
// \my_regfile|data_readRegA[27]~93_combout  = (\my_regfile|data_readRegA[27]~89_combout ) # ((\my_regfile|data_readRegA[27]~90_combout ) # ((\my_regfile|data_readRegA[27]~91_combout ) # (\my_regfile|data_readRegA[27]~92_combout )))

	.dataa(\my_regfile|data_readRegA[27]~89_combout ),
	.datab(\my_regfile|data_readRegA[27]~90_combout ),
	.datac(\my_regfile|data_readRegA[27]~91_combout ),
	.datad(\my_regfile|data_readRegA[27]~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~93 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~101 (
// Equation(s):
// \my_regfile|data_readRegA[27]~101_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|register[31].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[27].dffe_i|q~q ),
	.datac(gnd),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~101 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~102 (
// Equation(s):
// \my_regfile|data_readRegA[27]~102_combout  = (\my_regfile|register[29].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[27].dffe_i|q~q 
// )))) # (!\my_regfile|register[29].reg_i|reg32[27].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[27].dffe_i|q~q )))

	.dataa(\my_regfile|register[29].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~102 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~100 (
// Equation(s):
// \my_regfile|data_readRegA[27]~100_combout  = (\my_regfile|register[28].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[27].dffe_i|q~q 
// )))) # (!\my_regfile|register[28].reg_i|reg32[27].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[27].dffe_i|q~q )))

	.dataa(\my_regfile|register[28].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~100 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~99 (
// Equation(s):
// \my_regfile|data_readRegA[27]~99_combout  = (\my_regfile|register[26].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[27].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~99 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~103 (
// Equation(s):
// \my_regfile|data_readRegA[27]~103_combout  = (\my_regfile|data_readRegA[27]~101_combout ) # ((\my_regfile|data_readRegA[27]~102_combout ) # ((\my_regfile|data_readRegA[27]~100_combout ) # (\my_regfile|data_readRegA[27]~99_combout )))

	.dataa(\my_regfile|data_readRegA[27]~101_combout ),
	.datab(\my_regfile|data_readRegA[27]~102_combout ),
	.datac(\my_regfile|data_readRegA[27]~100_combout ),
	.datad(\my_regfile|data_readRegA[27]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~103 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~86 (
// Equation(s):
// \my_regfile|data_readRegA[27]~86_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[27].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~86 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~84 (
// Equation(s):
// \my_regfile|data_readRegA[27]~84_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[27].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~84 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~87 (
// Equation(s):
// \my_regfile|data_readRegA[27]~87_combout  = (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[27].dffe_i|q~q ) # ((\my_regfile|register[7].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~104_combout  & (\my_regfile|register[7].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~87 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~85 (
// Equation(s):
// \my_regfile|data_readRegA[27]~85_combout  = (\my_regfile|register[4].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[27].dffe_i|q~q  & (((\my_regfile|register[3].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|register[4].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~85 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~88 (
// Equation(s):
// \my_regfile|data_readRegA[27]~88_combout  = (\my_regfile|data_readRegA[27]~86_combout ) # ((\my_regfile|data_readRegA[27]~84_combout ) # ((\my_regfile|data_readRegA[27]~87_combout ) # (\my_regfile|data_readRegA[27]~85_combout )))

	.dataa(\my_regfile|data_readRegA[27]~86_combout ),
	.datab(\my_regfile|data_readRegA[27]~84_combout ),
	.datac(\my_regfile|data_readRegA[27]~87_combout ),
	.datad(\my_regfile|data_readRegA[27]~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~88 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~97 (
// Equation(s):
// \my_regfile|data_readRegA[27]~97_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[27].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[27].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[27].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[27].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~97 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~94 (
// Equation(s):
// \my_regfile|data_readRegA[27]~94_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[27].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~95_combout  & \my_regfile|register[18].reg_i|reg32[27].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|readA_decode|WideAnd0~95_combout  & ((\my_regfile|register[18].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[27].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~94 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~95 (
// Equation(s):
// \my_regfile|data_readRegA[27]~95_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[27].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[27].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[27].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[27].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[27].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~95 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~96 (
// Equation(s):
// \my_regfile|data_readRegA[27]~96_combout  = (\my_regfile|register[21].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~118_combout ) # ((\my_regfile|register[22].reg_i|reg32[27].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~117_combout 
// )))) # (!\my_regfile|register[21].reg_i|reg32[27].dffe_i|q~q  & (\my_regfile|register[22].reg_i|reg32[27].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ))))

	.dataa(\my_regfile|register[21].reg_i|reg32[27].dffe_i|q~q ),
	.datab(\my_regfile|register[22].reg_i|reg32[27].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~96 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~98 (
// Equation(s):
// \my_regfile|data_readRegA[27]~98_combout  = (\my_regfile|data_readRegA[27]~97_combout ) # ((\my_regfile|data_readRegA[27]~94_combout ) # ((\my_regfile|data_readRegA[27]~95_combout ) # (\my_regfile|data_readRegA[27]~96_combout )))

	.dataa(\my_regfile|data_readRegA[27]~97_combout ),
	.datab(\my_regfile|data_readRegA[27]~94_combout ),
	.datac(\my_regfile|data_readRegA[27]~95_combout ),
	.datad(\my_regfile|data_readRegA[27]~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~98 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~104 (
// Equation(s):
// \my_regfile|data_readRegA[27]~104_combout  = (\my_regfile|data_readRegA[27]~93_combout ) # ((\my_regfile|data_readRegA[27]~103_combout ) # ((\my_regfile|data_readRegA[27]~88_combout ) # (\my_regfile|data_readRegA[27]~98_combout )))

	.dataa(\my_regfile|data_readRegA[27]~93_combout ),
	.datab(\my_regfile|data_readRegA[27]~103_combout ),
	.datac(\my_regfile|data_readRegA[27]~88_combout ),
	.datad(\my_regfile|data_readRegA[27]~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~104 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \my_processor|my_alu|Add0~56 (
// Equation(s):
// \my_processor|my_alu|Add0~56_combout  = ((\my_regfile|data_readRegA[28]~83_combout  $ (\my_processor|realInputB[28]~3_combout  $ (!\my_processor|my_alu|Add0~55 )))) # (GND)
// \my_processor|my_alu|Add0~57  = CARRY((\my_regfile|data_readRegA[28]~83_combout  & ((\my_processor|realInputB[28]~3_combout ) # (!\my_processor|my_alu|Add0~55 ))) # (!\my_regfile|data_readRegA[28]~83_combout  & (\my_processor|realInputB[28]~3_combout  & 
// !\my_processor|my_alu|Add0~55 )))

	.dataa(\my_regfile|data_readRegA[28]~83_combout ),
	.datab(\my_processor|realInputB[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~55 ),
	.combout(\my_processor|my_alu|Add0~56_combout ),
	.cout(\my_processor|my_alu|Add0~57 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \my_processor|my_alu|inner_result~5 (
// Equation(s):
// \my_processor|my_alu|inner_result~5_combout  = (\my_regfile|data_readRegA[28]~83_combout ) # ((\my_processor|WideOr1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|WideOr1~combout  & 
// (\my_regfile|data_readRegB[28]~83_combout )))

	.dataa(\my_regfile|data_readRegA[28]~83_combout ),
	.datab(\my_processor|WideOr1~combout ),
	.datac(\my_regfile|data_readRegB[28]~83_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|my_alu|inner_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|inner_result~5 .lut_mask = 16'hFEBA;
defparam \my_processor|my_alu|inner_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~93 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~93_combout  = (\my_processor|my_alu|Selector29~1_combout  & (((\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_processor|my_alu|Selector29~1_combout  & ((\my_processor|my_alu|ShiftRight0~15_combout ) # 
// ((\my_processor|my_alu|ShiftRight0~14_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~15_combout ),
	.datab(\my_processor|my_alu|Selector29~1_combout ),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~93 .lut_mask = 16'hF3E2;
defparam \my_processor|my_alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector29~0 (
// Equation(s):
// \my_processor|my_alu|Selector29~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~0 .lut_mask = 16'hAAEE;
defparam \my_processor|my_alu|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~100 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~100_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~104_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~83_combout )))

	.dataa(\my_regfile|data_readRegA[27]~104_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[28]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~100 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \my_processor|data_writeReg[28]~189 (
// Equation(s):
// \my_processor|data_writeReg[28]~189_combout  = (\my_processor|my_alu|Selector29~0_combout  & (((\my_processor|my_alu|Selector29~1_combout )))) # (!\my_processor|my_alu|Selector29~0_combout  & ((\my_processor|my_alu|Selector29~1_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~94_combout ))) # (!\my_processor|my_alu|Selector29~1_combout  & (\my_processor|my_alu|ShiftLeft0~100_combout ))))

	.dataa(\my_processor|my_alu|Selector29~0_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~100_combout ),
	.datac(\my_processor|my_alu|Selector29~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~189 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[28]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[28]~190 (
// Equation(s):
// \my_processor|data_writeReg[28]~190_combout  = (\my_processor|my_alu|Selector29~0_combout  & ((\my_processor|data_writeReg[28]~189_combout  & ((\my_processor|my_alu|ShiftLeft0~87_combout ))) # (!\my_processor|data_writeReg[28]~189_combout  & 
// (\my_processor|my_alu|ShiftLeft0~98_combout )))) # (!\my_processor|my_alu|Selector29~0_combout  & (((\my_processor|data_writeReg[28]~189_combout ))))

	.dataa(\my_processor|my_alu|Selector29~0_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.datad(\my_processor|data_writeReg[28]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~190 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[28]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~61 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~60_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~61 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \my_processor|data_writeReg[28]~191 (
// Equation(s):
// \my_processor|data_writeReg[28]~191_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|ALUop[0]~8_combout ) # ((\my_processor|my_alu|ShiftLeft0~61_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (!\my_processor|ALUop[0]~8_combout  & (\my_processor|data_writeReg[28]~190_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|ALUop[0]~8_combout ),
	.datac(\my_processor|data_writeReg[28]~190_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~191 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[28]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \my_processor|data_writeReg[28]~192 (
// Equation(s):
// \my_processor|data_writeReg[28]~192_combout  = (\my_processor|ALUop[0]~8_combout  & ((\my_processor|data_writeReg[28]~191_combout  & (\my_regfile|data_readRegA[31]~20_combout )) # (!\my_processor|data_writeReg[28]~191_combout  & 
// ((\my_processor|my_alu|ShiftRight0~93_combout ))))) # (!\my_processor|ALUop[0]~8_combout  & (((\my_processor|data_writeReg[28]~191_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~20_combout ),
	.datab(\my_processor|ALUop[0]~8_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~93_combout ),
	.datad(\my_processor|data_writeReg[28]~191_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~192 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[28]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \my_processor|my_alu|inner_result~4 (
// Equation(s):
// \my_processor|my_alu|inner_result~4_combout  = (\my_regfile|data_readRegA[28]~83_combout  & ((\my_processor|WideOr1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|WideOr1~combout  & 
// (\my_regfile|data_readRegB[28]~83_combout ))))

	.dataa(\my_regfile|data_readRegA[28]~83_combout ),
	.datab(\my_processor|WideOr1~combout ),
	.datac(\my_regfile|data_readRegB[28]~83_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|my_alu|inner_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|inner_result~4 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|inner_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneive_lcell_comb \my_processor|my_alu|Add1~56 (
// Equation(s):
// \my_processor|my_alu|Add1~56_combout  = ((\my_processor|realInputB[28]~3_combout  $ (\my_regfile|data_readRegA[28]~83_combout  $ (\my_processor|my_alu|Add1~55 )))) # (GND)
// \my_processor|my_alu|Add1~57  = CARRY((\my_processor|realInputB[28]~3_combout  & (\my_regfile|data_readRegA[28]~83_combout  & !\my_processor|my_alu|Add1~55 )) # (!\my_processor|realInputB[28]~3_combout  & ((\my_regfile|data_readRegA[28]~83_combout ) # 
// (!\my_processor|my_alu|Add1~55 ))))

	.dataa(\my_processor|realInputB[28]~3_combout ),
	.datab(\my_regfile|data_readRegA[28]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~55 ),
	.combout(\my_processor|my_alu|Add1~56_combout ),
	.cout(\my_processor|my_alu|Add1~57 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~56 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \my_processor|data_writeReg[28]~193 (
// Equation(s):
// \my_processor|data_writeReg[28]~193_combout  = (\my_processor|my_alu|Selector31~10_combout  & (\my_processor|my_alu|Selector31~9_combout )) # (!\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|Selector31~9_combout  & 
// (\my_processor|my_alu|inner_result~4_combout )) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Add1~56_combout )))))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|inner_result~4_combout ),
	.datad(\my_processor|my_alu|Add1~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~193 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[28]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \my_processor|data_writeReg[28]~194 (
// Equation(s):
// \my_processor|data_writeReg[28]~194_combout  = (\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|data_writeReg[28]~193_combout  & (\my_processor|my_alu|inner_result~5_combout )) # (!\my_processor|data_writeReg[28]~193_combout  & 
// ((\my_processor|data_writeReg[28]~192_combout ))))) # (!\my_processor|my_alu|Selector31~10_combout  & (((\my_processor|data_writeReg[28]~193_combout ))))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|inner_result~5_combout ),
	.datac(\my_processor|data_writeReg[28]~192_combout ),
	.datad(\my_processor|data_writeReg[28]~193_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~194 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[28]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~196 (
// Equation(s):
// \my_processor|data_writeReg[29]~196_combout  = (\my_processor|data_writeReg[12]~55_combout  & ((\my_processor|mydecoder|WideAnd6~combout ) # (!\my_processor|data_writeReg[12]~57_combout )))

	.dataa(\my_processor|mydecoder|WideAnd6~combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~55_combout ),
	.datad(\my_processor|data_writeReg[12]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~196 .lut_mask = 16'hA0F0;
defparam \my_processor|data_writeReg[29]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[29]~62_combout ,\my_regfile|data_readRegB[28]~83_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \my_processor|data_writeReg[28]~195 (
// Equation(s):
// \my_processor|data_writeReg[28]~195_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [28] & !\my_processor|exception~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~195 .lut_mask = 16'h00F0;
defparam \my_processor|data_writeReg[28]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~56 (
// Equation(s):
// \my_processor|pcPlusN|Add0~56_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|pc_alu|Add0~56_combout  $ (!\my_processor|pcPlusN|Add0~55 )))) # (GND)
// \my_processor|pcPlusN|Add0~57  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~56_combout ) # (!\my_processor|pcPlusN|Add0~55 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|pc_alu|Add0~56_combout  & !\my_processor|pcPlusN|Add0~55 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|pc_alu|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~55 ),
	.combout(\my_processor|pcPlusN|Add0~56_combout ),
	.cout(\my_processor|pcPlusN|Add0~57 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \my_processor|pc_next[28]~63 (
// Equation(s):
// \my_processor|pc_next[28]~63_combout  = (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|isPCplusN~0_combout  & ((\my_processor|pcPlusN|Add0~56_combout ))) # (!\my_processor|isPCplusN~0_combout  & (\my_processor|pc_alu|Add0~56_combout 
// ))))

	.dataa(\my_processor|isPCplusN~0_combout ),
	.datab(\my_processor|pc_alu|Add0~56_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pcPlusN|Add0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[28]~63 .lut_mask = 16'h0E04;
defparam \my_processor|pc_next[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \my_processor|pc_next[28]~69 (
// Equation(s):
// \my_processor|pc_next[28]~69_combout  = (\my_processor|pc_next[28]~63_combout ) # ((\my_regfile|data_readRegB[28]~83_combout  & (\my_processor|mydecoder|WideAnd7~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_regfile|data_readRegB[28]~83_combout ),
	.datab(\my_processor|mydecoder|WideAnd7~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|pc_next[28]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[28]~69 .lut_mask = 16'hFF80;
defparam \my_processor|pc_next[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N5
dffeas \my_processor|pc|reg32[28].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[28]~69_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \my_processor|pc_alu|Add0~56 (
// Equation(s):
// \my_processor|pc_alu|Add0~56_combout  = (\my_processor|pc|reg32[28].dffe_i|q~q  & (\my_processor|pc_alu|Add0~55  $ (GND))) # (!\my_processor|pc|reg32[28].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~55  & VCC))
// \my_processor|pc_alu|Add0~57  = CARRY((\my_processor|pc|reg32[28].dffe_i|q~q  & !\my_processor|pc_alu|Add0~55 ))

	.dataa(gnd),
	.datab(\my_processor|pc|reg32[28].dffe_i|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~55 ),
	.combout(\my_processor|pc_alu|Add0~56_combout ),
	.cout(\my_processor|pc_alu|Add0~57 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~56 .lut_mask = 16'hC30C;
defparam \my_processor|pc_alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \my_processor|data_writeReg[28]~197 (
// Equation(s):
// \my_processor|data_writeReg[28]~197_combout  = (\my_processor|data_writeReg[29]~196_combout  & ((\my_processor|data_writeReg[12]~57_combout  & ((\my_processor|pc_alu|Add0~56_combout ))) # (!\my_processor|data_writeReg[12]~57_combout  & 
// (\my_processor|data_writeReg[28]~195_combout )))) # (!\my_processor|data_writeReg[29]~196_combout  & (!\my_processor|data_writeReg[12]~57_combout ))

	.dataa(\my_processor|data_writeReg[29]~196_combout ),
	.datab(\my_processor|data_writeReg[12]~57_combout ),
	.datac(\my_processor|data_writeReg[28]~195_combout ),
	.datad(\my_processor|pc_alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~197 .lut_mask = 16'hB931;
defparam \my_processor|data_writeReg[28]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \my_processor|data_writeReg[28] (
// Equation(s):
// \my_processor|data_writeReg [28] = (\my_processor|data_writeReg[12]~55_combout  & (((\my_processor|data_writeReg[28]~197_combout )))) # (!\my_processor|data_writeReg[12]~55_combout  & ((\my_processor|data_writeReg[28]~197_combout  & 
// ((\my_processor|data_writeReg[28]~194_combout ))) # (!\my_processor|data_writeReg[28]~197_combout  & (\my_processor|my_alu|Add0~56_combout ))))

	.dataa(\my_processor|my_alu|Add0~56_combout ),
	.datab(\my_processor|data_writeReg[12]~55_combout ),
	.datac(\my_processor|data_writeReg[28]~194_combout ),
	.datad(\my_processor|data_writeReg[28]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [28]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28] .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[28].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[28].dffe_i|q~feeder_combout  = \my_processor|data_writeReg [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [28]),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[28].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].reg_i|reg32[28].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N5
dffeas \my_regfile|register[2].reg_i|reg32[28].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[28].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[28].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[28].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[28].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~63 (
// Equation(s):
// \my_regfile|data_readRegA[28]~63_combout  = (\my_regfile|register[2].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ) # ((\my_regfile|register[1].reg_i|reg32[28].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~99_combout )))) 
// # (!\my_regfile|register[2].reg_i|reg32[28].dffe_i|q~q  & (((\my_regfile|register[1].reg_i|reg32[28].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~99_combout ))))

	.dataa(\my_regfile|register[2].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~63 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~65 (
// Equation(s):
// \my_regfile|data_readRegA[28]~65_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[28].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~102_combout  & \my_regfile|register[6].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|readA_decode|WideAnd0~102_combout  & ((\my_regfile|register[6].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[6].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~65 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~64 (
// Equation(s):
// \my_regfile|data_readRegA[28]~64_combout  = (\my_regfile|register[4].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|readA_decode|WideAnd0~101_combout  & \my_regfile|register[3].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|register[4].reg_i|reg32[28].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[3].reg_i|reg32[28].dffe_i|q~q )))

	.dataa(\my_regfile|register[4].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~64 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~66 (
// Equation(s):
// \my_regfile|data_readRegA[28]~66_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[28].dffe_i|q~q ) # ((\my_regfile|register[8].reg_i|reg32[28].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|register[8].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~66 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~67 (
// Equation(s):
// \my_regfile|data_readRegA[28]~67_combout  = (\my_regfile|data_readRegA[28]~63_combout ) # ((\my_regfile|data_readRegA[28]~65_combout ) # ((\my_regfile|data_readRegA[28]~64_combout ) # (\my_regfile|data_readRegA[28]~66_combout )))

	.dataa(\my_regfile|data_readRegA[28]~63_combout ),
	.datab(\my_regfile|data_readRegA[28]~65_combout ),
	.datac(\my_regfile|data_readRegA[28]~64_combout ),
	.datad(\my_regfile|data_readRegA[28]~66_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~67 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~68 (
// Equation(s):
// \my_regfile|data_readRegA[28]~68_combout  = (\my_regfile|register[10].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|register[10].reg_i|reg32[28].dffe_i|q~q  & (((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|register[9].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~68 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~71 (
// Equation(s):
// \my_regfile|data_readRegA[28]~71_combout  = (\my_regfile|readA_decode|WideAnd0~112_combout  & ((\my_regfile|register[16].reg_i|reg32[28].dffe_i|q~q ) # ((\my_regfile|register[15].reg_i|reg32[28].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~112_combout  & (((\my_regfile|register[15].reg_i|reg32[28].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~71 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~69 (
// Equation(s):
// \my_regfile|data_readRegA[28]~69_combout  = (\my_regfile|readA_decode|WideAnd0~109_combout  & ((\my_regfile|register[11].reg_i|reg32[28].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~108_combout  & \my_regfile|register[12].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~69 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~70 (
// Equation(s):
// \my_regfile|data_readRegA[28]~70_combout  = (\my_regfile|register[14].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|readA_decode|WideAnd0~111_combout  & \my_regfile|register[13].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|register[14].reg_i|reg32[28].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[13].reg_i|reg32[28].dffe_i|q~q )))

	.dataa(\my_regfile|register[14].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~70 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~72 (
// Equation(s):
// \my_regfile|data_readRegA[28]~72_combout  = (\my_regfile|data_readRegA[28]~68_combout ) # ((\my_regfile|data_readRegA[28]~71_combout ) # ((\my_regfile|data_readRegA[28]~69_combout ) # (\my_regfile|data_readRegA[28]~70_combout )))

	.dataa(\my_regfile|data_readRegA[28]~68_combout ),
	.datab(\my_regfile|data_readRegA[28]~71_combout ),
	.datac(\my_regfile|data_readRegA[28]~69_combout ),
	.datad(\my_regfile|data_readRegA[28]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~72 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~81 (
// Equation(s):
// \my_regfile|data_readRegA[28]~81_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[28].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~124_combout  & \my_regfile|register[29].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~81 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~79 (
// Equation(s):
// \my_regfile|data_readRegA[28]~79_combout  = (\my_regfile|register[27].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~97_combout ) # ((\my_regfile|register[28].reg_i|reg32[28].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~96_combout 
// )))) # (!\my_regfile|register[27].reg_i|reg32[28].dffe_i|q~q  & (\my_regfile|register[28].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ))))

	.dataa(\my_regfile|register[27].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|register[28].reg_i|reg32[28].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~79 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~78 (
// Equation(s):
// \my_regfile|data_readRegA[28]~78_combout  = (\my_regfile|register[25].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~122_combout ) # ((\my_regfile|readA_decode|WideAnd0~121_combout  & \my_regfile|register[26].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|register[25].reg_i|reg32[28].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~121_combout  & (\my_regfile|register[26].reg_i|reg32[28].dffe_i|q~q )))

	.dataa(\my_regfile|register[25].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[26].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~78 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~80 (
// Equation(s):
// \my_regfile|data_readRegA[28]~80_combout  = (\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|register[31].reg_i|reg32[28].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[31].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~80 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~82 (
// Equation(s):
// \my_regfile|data_readRegA[28]~82_combout  = (\my_regfile|data_readRegA[28]~81_combout ) # ((\my_regfile|data_readRegA[28]~79_combout ) # ((\my_regfile|data_readRegA[28]~78_combout ) # (\my_regfile|data_readRegA[28]~80_combout )))

	.dataa(\my_regfile|data_readRegA[28]~81_combout ),
	.datab(\my_regfile|data_readRegA[28]~79_combout ),
	.datac(\my_regfile|data_readRegA[28]~78_combout ),
	.datad(\my_regfile|data_readRegA[28]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~82 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~76 (
// Equation(s):
// \my_regfile|data_readRegA[28]~76_combout  = (\my_regfile|register[24].reg_i|reg32[28].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|register[24].reg_i|reg32[28].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[28].dffe_i|q~q )))

	.dataa(\my_regfile|register[24].reg_i|reg32[28].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~76 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~75 (
// Equation(s):
// \my_regfile|data_readRegA[28]~75_combout  = (\my_regfile|readA_decode|WideAnd0~118_combout  & ((\my_regfile|register[21].reg_i|reg32[28].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~117_combout  & \my_regfile|register[22].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~75 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~73 (
// Equation(s):
// \my_regfile|data_readRegA[28]~73_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[28].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~95_combout  & \my_regfile|register[18].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|readA_decode|WideAnd0~95_combout  & ((\my_regfile|register[18].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~73 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~74 (
// Equation(s):
// \my_regfile|data_readRegA[28]~74_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[28].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[28].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[28].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[28].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[28].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~74 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~77 (
// Equation(s):
// \my_regfile|data_readRegA[28]~77_combout  = (\my_regfile|data_readRegA[28]~76_combout ) # ((\my_regfile|data_readRegA[28]~75_combout ) # ((\my_regfile|data_readRegA[28]~73_combout ) # (\my_regfile|data_readRegA[28]~74_combout )))

	.dataa(\my_regfile|data_readRegA[28]~76_combout ),
	.datab(\my_regfile|data_readRegA[28]~75_combout ),
	.datac(\my_regfile|data_readRegA[28]~73_combout ),
	.datad(\my_regfile|data_readRegA[28]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~77 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~83 (
// Equation(s):
// \my_regfile|data_readRegA[28]~83_combout  = (\my_regfile|data_readRegA[28]~67_combout ) # ((\my_regfile|data_readRegA[28]~72_combout ) # ((\my_regfile|data_readRegA[28]~82_combout ) # (\my_regfile|data_readRegA[28]~77_combout )))

	.dataa(\my_regfile|data_readRegA[28]~67_combout ),
	.datab(\my_regfile|data_readRegA[28]~72_combout ),
	.datac(\my_regfile|data_readRegA[28]~82_combout ),
	.datad(\my_regfile|data_readRegA[28]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~83 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|Add0~58 (
// Equation(s):
// \my_processor|my_alu|Add0~58_combout  = (\my_processor|realInputB[29]~2_combout  & ((\my_regfile|data_readRegA[29]~62_combout  & (\my_processor|my_alu|Add0~57  & VCC)) # (!\my_regfile|data_readRegA[29]~62_combout  & (!\my_processor|my_alu|Add0~57 )))) # 
// (!\my_processor|realInputB[29]~2_combout  & ((\my_regfile|data_readRegA[29]~62_combout  & (!\my_processor|my_alu|Add0~57 )) # (!\my_regfile|data_readRegA[29]~62_combout  & ((\my_processor|my_alu|Add0~57 ) # (GND)))))
// \my_processor|my_alu|Add0~59  = CARRY((\my_processor|realInputB[29]~2_combout  & (!\my_regfile|data_readRegA[29]~62_combout  & !\my_processor|my_alu|Add0~57 )) # (!\my_processor|realInputB[29]~2_combout  & ((!\my_processor|my_alu|Add0~57 ) # 
// (!\my_regfile|data_readRegA[29]~62_combout ))))

	.dataa(\my_processor|realInputB[29]~2_combout ),
	.datab(\my_regfile|data_readRegA[29]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~57 ),
	.combout(\my_processor|my_alu|Add0~58_combout ),
	.cout(\my_processor|my_alu|Add0~59 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|Add1~58 (
// Equation(s):
// \my_processor|my_alu|Add1~58_combout  = (\my_processor|realInputB[29]~2_combout  & ((\my_regfile|data_readRegA[29]~62_combout  & (!\my_processor|my_alu|Add1~57 )) # (!\my_regfile|data_readRegA[29]~62_combout  & ((\my_processor|my_alu|Add1~57 ) # (GND))))) 
// # (!\my_processor|realInputB[29]~2_combout  & ((\my_regfile|data_readRegA[29]~62_combout  & (\my_processor|my_alu|Add1~57  & VCC)) # (!\my_regfile|data_readRegA[29]~62_combout  & (!\my_processor|my_alu|Add1~57 ))))
// \my_processor|my_alu|Add1~59  = CARRY((\my_processor|realInputB[29]~2_combout  & ((!\my_processor|my_alu|Add1~57 ) # (!\my_regfile|data_readRegA[29]~62_combout ))) # (!\my_processor|realInputB[29]~2_combout  & (!\my_regfile|data_readRegA[29]~62_combout  & 
// !\my_processor|my_alu|Add1~57 )))

	.dataa(\my_processor|realInputB[29]~2_combout ),
	.datab(\my_regfile|data_readRegA[29]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~57 ),
	.combout(\my_processor|my_alu|Add1~58_combout ),
	.cout(\my_processor|my_alu|Add1~59 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~58 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~27 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~83_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~62_combout )))

	.dataa(\my_regfile|data_readRegA[28]~83_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[29]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~27 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[29]~198 (
// Equation(s):
// \my_processor|data_writeReg[29]~198_combout  = (\my_processor|my_alu|Selector29~1_combout  & (((\my_processor|my_alu|ShiftLeft0~96_combout ) # (\my_processor|my_alu|Selector29~0_combout )))) # (!\my_processor|my_alu|Selector29~1_combout  & 
// (\my_processor|my_alu|ShiftLeft0~27_combout  & ((!\my_processor|my_alu|Selector29~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.datab(\my_processor|my_alu|Selector29~1_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.datad(\my_processor|my_alu|Selector29~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~198 .lut_mask = 16'hCCE2;
defparam \my_processor|data_writeReg[29]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \my_processor|data_writeReg[29]~199 (
// Equation(s):
// \my_processor|data_writeReg[29]~199_combout  = (\my_processor|my_alu|Selector29~0_combout  & ((\my_processor|data_writeReg[29]~198_combout  & ((\my_processor|my_alu|ShiftLeft0~90_combout ))) # (!\my_processor|data_writeReg[29]~198_combout  & 
// (\my_processor|my_alu|ShiftLeft0~25_combout )))) # (!\my_processor|my_alu|Selector29~0_combout  & (\my_processor|data_writeReg[29]~198_combout ))

	.dataa(\my_processor|my_alu|Selector29~0_combout ),
	.datab(\my_processor|data_writeReg[29]~198_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~199 .lut_mask = 16'hEC64;
defparam \my_processor|data_writeReg[29]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[29]~200 (
// Equation(s):
// \my_processor|data_writeReg[29]~200_combout  = (\my_processor|ALUop[0]~8_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|ALUop[0]~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|my_alu|ShiftLeft0~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[29]~199_combout )))))

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.datad(\my_processor|data_writeReg[29]~199_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~200 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[29]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[29]~201 (
// Equation(s):
// \my_processor|data_writeReg[29]~201_combout  = (\my_processor|ALUop[0]~8_combout  & ((\my_processor|data_writeReg[29]~200_combout  & ((\my_regfile|data_readRegA[31]~20_combout ))) # (!\my_processor|data_writeReg[29]~200_combout  & 
// (\my_processor|my_alu|ShiftRight0~94_combout )))) # (!\my_processor|ALUop[0]~8_combout  & (((\my_processor|data_writeReg[29]~200_combout ))))

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~94_combout ),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|data_writeReg[29]~200_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~201 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[29]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[29]~202 (
// Equation(s):
// \my_processor|data_writeReg[29]~202_combout  = (\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|Selector31~9_combout ) # ((\my_processor|data_writeReg[29]~201_combout )))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// (!\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Add1~58_combout )))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Add1~58_combout ),
	.datad(\my_processor|data_writeReg[29]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~202 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[29]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[29]~203 (
// Equation(s):
// \my_processor|data_writeReg[29]~203_combout  = (\my_regfile|data_readRegA[29]~62_combout  & ((\my_processor|data_writeReg[29]~202_combout ) # ((\my_processor|my_alu|Selector31~9_combout  & \my_processor|realInputB[29]~2_combout )))) # 
// (!\my_regfile|data_readRegA[29]~62_combout  & (\my_processor|data_writeReg[29]~202_combout  & ((\my_processor|realInputB[29]~2_combout ) # (!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_regfile|data_readRegA[29]~62_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|realInputB[29]~2_combout ),
	.datad(\my_processor|data_writeReg[29]~202_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~203 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[29]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \my_processor|data_writeReg[29]~204 (
// Equation(s):
// \my_processor|data_writeReg[29]~204_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [29] & !\my_processor|exception~2_combout )

	.dataa(gnd),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~204 .lut_mask = 16'h00CC;
defparam \my_processor|data_writeReg[29]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~58 (
// Equation(s):
// \my_processor|pcPlusN|Add0~58_combout  = (\my_processor|pc_alu|Add0~58_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|pcPlusN|Add0~57  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|pcPlusN|Add0~57 )))) # (!\my_processor|pc_alu|Add0~58_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|pcPlusN|Add0~57 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|pcPlusN|Add0~57 ) # (GND)))))
// \my_processor|pcPlusN|Add0~59  = CARRY((\my_processor|pc_alu|Add0~58_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|pcPlusN|Add0~57 )) # (!\my_processor|pc_alu|Add0~58_combout  & ((!\my_processor|pcPlusN|Add0~57 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|pc_alu|Add0~58_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~57 ),
	.combout(\my_processor|pcPlusN|Add0~58_combout ),
	.cout(\my_processor|pcPlusN|Add0~59 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|pcPlusN|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \my_processor|pc_next[29]~64 (
// Equation(s):
// \my_processor|pc_next[29]~64_combout  = (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|isPCplusN~0_combout  & ((\my_processor|pcPlusN|Add0~58_combout ))) # (!\my_processor|isPCplusN~0_combout  & (\my_processor|pc_alu|Add0~58_combout 
// ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datab(\my_processor|pc_alu|Add0~58_combout ),
	.datac(\my_processor|isPCplusN~0_combout ),
	.datad(\my_processor|pcPlusN|Add0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[29]~64 .lut_mask = 16'h5404;
defparam \my_processor|pc_next[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \my_processor|pc_next[29]~70 (
// Equation(s):
// \my_processor|pc_next[29]~70_combout  = (\my_processor|pc_next[29]~64_combout ) # ((\my_regfile|data_readRegB[29]~62_combout  & (\my_processor|mydecoder|WideAnd7~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_regfile|data_readRegB[29]~62_combout ),
	.datab(\my_processor|mydecoder|WideAnd7~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|pc_next[29]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[29]~70 .lut_mask = 16'hFF80;
defparam \my_processor|pc_next[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N27
dffeas \my_processor|pc|reg32[29].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[29]~70_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \my_processor|pc_alu|Add0~58 (
// Equation(s):
// \my_processor|pc_alu|Add0~58_combout  = (\my_processor|pc|reg32[29].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~57 )) # (!\my_processor|pc|reg32[29].dffe_i|q~q  & ((\my_processor|pc_alu|Add0~57 ) # (GND)))
// \my_processor|pc_alu|Add0~59  = CARRY((!\my_processor|pc_alu|Add0~57 ) # (!\my_processor|pc|reg32[29].dffe_i|q~q ))

	.dataa(\my_processor|pc|reg32[29].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~57 ),
	.combout(\my_processor|pc_alu|Add0~58_combout ),
	.cout(\my_processor|pc_alu|Add0~59 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~58 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[29]~205 (
// Equation(s):
// \my_processor|data_writeReg[29]~205_combout  = (\my_processor|data_writeReg[12]~57_combout  & (((\my_processor|data_writeReg[29]~196_combout  & \my_processor|pc_alu|Add0~58_combout )))) # (!\my_processor|data_writeReg[12]~57_combout  & 
// ((\my_processor|data_writeReg[29]~204_combout ) # ((!\my_processor|data_writeReg[29]~196_combout ))))

	.dataa(\my_processor|data_writeReg[29]~204_combout ),
	.datab(\my_processor|data_writeReg[12]~57_combout ),
	.datac(\my_processor|data_writeReg[29]~196_combout ),
	.datad(\my_processor|pc_alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~205 .lut_mask = 16'hE323;
defparam \my_processor|data_writeReg[29]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \my_processor|data_writeReg[29] (
// Equation(s):
// \my_processor|data_writeReg [29] = (\my_processor|data_writeReg[12]~55_combout  & (((\my_processor|data_writeReg[29]~205_combout )))) # (!\my_processor|data_writeReg[12]~55_combout  & ((\my_processor|data_writeReg[29]~205_combout  & 
// ((\my_processor|data_writeReg[29]~203_combout ))) # (!\my_processor|data_writeReg[29]~205_combout  & (\my_processor|my_alu|Add0~58_combout ))))

	.dataa(\my_processor|my_alu|Add0~58_combout ),
	.datab(\my_processor|data_writeReg[12]~55_combout ),
	.datac(\my_processor|data_writeReg[29]~203_combout ),
	.datad(\my_processor|data_writeReg[29]~205_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [29]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29] .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N7
dffeas \my_regfile|register[31].reg_i|reg32[29].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[29].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[29].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[29].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~59 (
// Equation(s):
// \my_regfile|data_readRegA[29]~59_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_processor|ctrl_readRegA[4]~4_combout  & \my_regfile|register[31].reg_i|reg32[29].dffe_i|q~q ))

	.dataa(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[31].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~59 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~60 (
// Equation(s):
// \my_regfile|data_readRegA[29]~60_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~124_combout  & \my_regfile|register[29].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~60 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~58 (
// Equation(s):
// \my_regfile|data_readRegA[29]~58_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|register[28].reg_i|reg32[29].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~96_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[28].reg_i|reg32[29].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~96_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datad(\my_regfile|register[27].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~58 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~57 (
// Equation(s):
// \my_regfile|data_readRegA[29]~57_combout  = (\my_regfile|register[26].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[29].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[29].dffe_i|q~q  & (\my_regfile|register[25].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_regfile|register[25].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~57 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~61 (
// Equation(s):
// \my_regfile|data_readRegA[29]~61_combout  = (\my_regfile|data_readRegA[29]~59_combout ) # ((\my_regfile|data_readRegA[29]~60_combout ) # ((\my_regfile|data_readRegA[29]~58_combout ) # (\my_regfile|data_readRegA[29]~57_combout )))

	.dataa(\my_regfile|data_readRegA[29]~59_combout ),
	.datab(\my_regfile|data_readRegA[29]~60_combout ),
	.datac(\my_regfile|data_readRegA[29]~58_combout ),
	.datad(\my_regfile|data_readRegA[29]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~61 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~52 (
// Equation(s):
// \my_regfile|data_readRegA[29]~52_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~95_combout  & \my_regfile|register[18].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|readA_decode|WideAnd0~95_combout  & ((\my_regfile|register[18].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~52 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~55 (
// Equation(s):
// \my_regfile|data_readRegA[29]~55_combout  = (\my_regfile|register[23].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ) # ((\my_regfile|readA_decode|WideAnd0~119_combout  & \my_regfile|register[24].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|register[23].reg_i|reg32[29].dffe_i|q~q  & (((\my_regfile|readA_decode|WideAnd0~119_combout  & \my_regfile|register[24].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|register[23].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datad(\my_regfile|register[24].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~55 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~54 (
// Equation(s):
// \my_regfile|data_readRegA[29]~54_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[29].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (((\my_regfile|register[21].reg_i|reg32[29].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~54 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~53 (
// Equation(s):
// \my_regfile|data_readRegA[29]~53_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~53 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~56 (
// Equation(s):
// \my_regfile|data_readRegA[29]~56_combout  = (\my_regfile|data_readRegA[29]~52_combout ) # ((\my_regfile|data_readRegA[29]~55_combout ) # ((\my_regfile|data_readRegA[29]~54_combout ) # (\my_regfile|data_readRegA[29]~53_combout )))

	.dataa(\my_regfile|data_readRegA[29]~52_combout ),
	.datab(\my_regfile|data_readRegA[29]~55_combout ),
	.datac(\my_regfile|data_readRegA[29]~54_combout ),
	.datad(\my_regfile|data_readRegA[29]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~56 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~45 (
// Equation(s):
// \my_regfile|data_readRegA[29]~45_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[29].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~45 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~43 (
// Equation(s):
// \my_regfile|data_readRegA[29]~43_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~101_combout  & \my_regfile|register[3].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[3].reg_i|reg32[29].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datac(\my_regfile|register[3].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|register[4].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~43 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~44 (
// Equation(s):
// \my_regfile|data_readRegA[29]~44_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[29].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~44 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~42 (
// Equation(s):
// \my_regfile|data_readRegA[29]~42_combout  = (\my_regfile|register[1].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~99_combout ) # ((\my_regfile|register[2].reg_i|reg32[29].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) 
// # (!\my_regfile|register[1].reg_i|reg32[29].dffe_i|q~q  & (\my_regfile|register[2].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_regfile|register[2].reg_i|reg32[29].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~42 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~46 (
// Equation(s):
// \my_regfile|data_readRegA[29]~46_combout  = (\my_regfile|data_readRegA[29]~45_combout ) # ((\my_regfile|data_readRegA[29]~43_combout ) # ((\my_regfile|data_readRegA[29]~44_combout ) # (\my_regfile|data_readRegA[29]~42_combout )))

	.dataa(\my_regfile|data_readRegA[29]~45_combout ),
	.datab(\my_regfile|data_readRegA[29]~43_combout ),
	.datac(\my_regfile|data_readRegA[29]~44_combout ),
	.datad(\my_regfile|data_readRegA[29]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~46 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~50 (
// Equation(s):
// \my_regfile|data_readRegA[29]~50_combout  = (\my_regfile|register[16].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ) # ((\my_regfile|readA_decode|WideAnd0~113_combout  & \my_regfile|register[15].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|register[16].reg_i|reg32[29].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[15].reg_i|reg32[29].dffe_i|q~q )))

	.dataa(\my_regfile|register[16].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~50 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~47 (
// Equation(s):
// \my_regfile|data_readRegA[29]~47_combout  = (\my_regfile|register[10].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|register[10].reg_i|reg32[29].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|register[9].reg_i|reg32[29].dffe_i|q~q )))

	.dataa(\my_regfile|register[10].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~47 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~48 (
// Equation(s):
// \my_regfile|data_readRegA[29]~48_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[29].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[29].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[29].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~48 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~49 (
// Equation(s):
// \my_regfile|data_readRegA[29]~49_combout  = (\my_regfile|register[14].reg_i|reg32[29].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ) # ((\my_regfile|readA_decode|WideAnd0~111_combout  & \my_regfile|register[13].reg_i|reg32[29].dffe_i|q~q 
// )))) # (!\my_regfile|register[14].reg_i|reg32[29].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[13].reg_i|reg32[29].dffe_i|q~q )))

	.dataa(\my_regfile|register[14].reg_i|reg32[29].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[29].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~49 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~51 (
// Equation(s):
// \my_regfile|data_readRegA[29]~51_combout  = (\my_regfile|data_readRegA[29]~50_combout ) # ((\my_regfile|data_readRegA[29]~47_combout ) # ((\my_regfile|data_readRegA[29]~48_combout ) # (\my_regfile|data_readRegA[29]~49_combout )))

	.dataa(\my_regfile|data_readRegA[29]~50_combout ),
	.datab(\my_regfile|data_readRegA[29]~47_combout ),
	.datac(\my_regfile|data_readRegA[29]~48_combout ),
	.datad(\my_regfile|data_readRegA[29]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~51 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~62 (
// Equation(s):
// \my_regfile|data_readRegA[29]~62_combout  = (\my_regfile|data_readRegA[29]~61_combout ) # ((\my_regfile|data_readRegA[29]~56_combout ) # ((\my_regfile|data_readRegA[29]~46_combout ) # (\my_regfile|data_readRegA[29]~51_combout )))

	.dataa(\my_regfile|data_readRegA[29]~61_combout ),
	.datab(\my_regfile|data_readRegA[29]~56_combout ),
	.datac(\my_regfile|data_readRegA[29]~46_combout ),
	.datad(\my_regfile|data_readRegA[29]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~62 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~1 (
// Equation(s):
// \my_processor|my_alu|LessThan0~1_cout  = CARRY((\my_processor|realInputB[0]~32_combout  & !\my_regfile|data_readRegA[0]~671_combout ))

	.dataa(\my_processor|realInputB[0]~32_combout ),
	.datab(\my_regfile|data_readRegA[0]~671_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~1 .lut_mask = 16'h0022;
defparam \my_processor|my_alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~3 (
// Equation(s):
// \my_processor|my_alu|LessThan0~3_cout  = CARRY((\my_regfile|data_readRegA[1]~650_combout  & ((!\my_processor|my_alu|LessThan0~1_cout ) # (!\my_processor|realInputB[1]~30_combout ))) # (!\my_regfile|data_readRegA[1]~650_combout  & 
// (!\my_processor|realInputB[1]~30_combout  & !\my_processor|my_alu|LessThan0~1_cout )))

	.dataa(\my_regfile|data_readRegA[1]~650_combout ),
	.datab(\my_processor|realInputB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~1_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~3 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~5 (
// Equation(s):
// \my_processor|my_alu|LessThan0~5_cout  = CARRY((\my_regfile|data_readRegA[2]~629_combout  & (\my_processor|realInputB[2]~29_combout  & !\my_processor|my_alu|LessThan0~3_cout )) # (!\my_regfile|data_readRegA[2]~629_combout  & 
// ((\my_processor|realInputB[2]~29_combout ) # (!\my_processor|my_alu|LessThan0~3_cout ))))

	.dataa(\my_regfile|data_readRegA[2]~629_combout ),
	.datab(\my_processor|realInputB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~3_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~5 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~7 (
// Equation(s):
// \my_processor|my_alu|LessThan0~7_cout  = CARRY((\my_regfile|data_readRegA[3]~608_combout  & ((!\my_processor|my_alu|LessThan0~5_cout ) # (!\my_processor|realInputB[3]~28_combout ))) # (!\my_regfile|data_readRegA[3]~608_combout  & 
// (!\my_processor|realInputB[3]~28_combout  & !\my_processor|my_alu|LessThan0~5_cout )))

	.dataa(\my_regfile|data_readRegA[3]~608_combout ),
	.datab(\my_processor|realInputB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~5_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~7 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~9 (
// Equation(s):
// \my_processor|my_alu|LessThan0~9_cout  = CARRY((\my_processor|realInputB[4]~27_combout  & ((!\my_processor|my_alu|LessThan0~7_cout ) # (!\my_regfile|data_readRegA[4]~587_combout ))) # (!\my_processor|realInputB[4]~27_combout  & 
// (!\my_regfile|data_readRegA[4]~587_combout  & !\my_processor|my_alu|LessThan0~7_cout )))

	.dataa(\my_processor|realInputB[4]~27_combout ),
	.datab(\my_regfile|data_readRegA[4]~587_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~7_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~9 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~11 (
// Equation(s):
// \my_processor|my_alu|LessThan0~11_cout  = CARRY((\my_processor|realInputB[5]~26_combout  & (\my_regfile|data_readRegA[5]~566_combout  & !\my_processor|my_alu|LessThan0~9_cout )) # (!\my_processor|realInputB[5]~26_combout  & 
// ((\my_regfile|data_readRegA[5]~566_combout ) # (!\my_processor|my_alu|LessThan0~9_cout ))))

	.dataa(\my_processor|realInputB[5]~26_combout ),
	.datab(\my_regfile|data_readRegA[5]~566_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~9_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~11 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~13 (
// Equation(s):
// \my_processor|my_alu|LessThan0~13_cout  = CARRY((\my_processor|realInputB[6]~25_combout  & ((!\my_processor|my_alu|LessThan0~11_cout ) # (!\my_regfile|data_readRegA[6]~545_combout ))) # (!\my_processor|realInputB[6]~25_combout  & 
// (!\my_regfile|data_readRegA[6]~545_combout  & !\my_processor|my_alu|LessThan0~11_cout )))

	.dataa(\my_processor|realInputB[6]~25_combout ),
	.datab(\my_regfile|data_readRegA[6]~545_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~11_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~13 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~15 (
// Equation(s):
// \my_processor|my_alu|LessThan0~15_cout  = CARRY((\my_regfile|data_readRegA[7]~524_combout  & ((!\my_processor|my_alu|LessThan0~13_cout ) # (!\my_processor|realInputB[7]~24_combout ))) # (!\my_regfile|data_readRegA[7]~524_combout  & 
// (!\my_processor|realInputB[7]~24_combout  & !\my_processor|my_alu|LessThan0~13_cout )))

	.dataa(\my_regfile|data_readRegA[7]~524_combout ),
	.datab(\my_processor|realInputB[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~13_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~15 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~17 (
// Equation(s):
// \my_processor|my_alu|LessThan0~17_cout  = CARRY((\my_regfile|data_readRegA[8]~503_combout  & (\my_processor|realInputB[8]~23_combout  & !\my_processor|my_alu|LessThan0~15_cout )) # (!\my_regfile|data_readRegA[8]~503_combout  & 
// ((\my_processor|realInputB[8]~23_combout ) # (!\my_processor|my_alu|LessThan0~15_cout ))))

	.dataa(\my_regfile|data_readRegA[8]~503_combout ),
	.datab(\my_processor|realInputB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~15_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~17 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~19 (
// Equation(s):
// \my_processor|my_alu|LessThan0~19_cout  = CARRY((\my_processor|realInputB[9]~22_combout  & (\my_regfile|data_readRegA[9]~482_combout  & !\my_processor|my_alu|LessThan0~17_cout )) # (!\my_processor|realInputB[9]~22_combout  & 
// ((\my_regfile|data_readRegA[9]~482_combout ) # (!\my_processor|my_alu|LessThan0~17_cout ))))

	.dataa(\my_processor|realInputB[9]~22_combout ),
	.datab(\my_regfile|data_readRegA[9]~482_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~17_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~19 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~21 (
// Equation(s):
// \my_processor|my_alu|LessThan0~21_cout  = CARRY((\my_regfile|data_readRegA[10]~461_combout  & (\my_processor|realInputB[10]~21_combout  & !\my_processor|my_alu|LessThan0~19_cout )) # (!\my_regfile|data_readRegA[10]~461_combout  & 
// ((\my_processor|realInputB[10]~21_combout ) # (!\my_processor|my_alu|LessThan0~19_cout ))))

	.dataa(\my_regfile|data_readRegA[10]~461_combout ),
	.datab(\my_processor|realInputB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~19_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~21 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~23 (
// Equation(s):
// \my_processor|my_alu|LessThan0~23_cout  = CARRY((\my_processor|realInputB[11]~20_combout  & (\my_regfile|data_readRegA[11]~440_combout  & !\my_processor|my_alu|LessThan0~21_cout )) # (!\my_processor|realInputB[11]~20_combout  & 
// ((\my_regfile|data_readRegA[11]~440_combout ) # (!\my_processor|my_alu|LessThan0~21_cout ))))

	.dataa(\my_processor|realInputB[11]~20_combout ),
	.datab(\my_regfile|data_readRegA[11]~440_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~21_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~23 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~25 (
// Equation(s):
// \my_processor|my_alu|LessThan0~25_cout  = CARRY((\my_processor|realInputB[12]~19_combout  & ((!\my_processor|my_alu|LessThan0~23_cout ) # (!\my_regfile|data_readRegA[12]~419_combout ))) # (!\my_processor|realInputB[12]~19_combout  & 
// (!\my_regfile|data_readRegA[12]~419_combout  & !\my_processor|my_alu|LessThan0~23_cout )))

	.dataa(\my_processor|realInputB[12]~19_combout ),
	.datab(\my_regfile|data_readRegA[12]~419_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~23_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~25 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~27 (
// Equation(s):
// \my_processor|my_alu|LessThan0~27_cout  = CARRY((\my_regfile|data_readRegA[13]~398_combout  & ((!\my_processor|my_alu|LessThan0~25_cout ) # (!\my_processor|realInputB[13]~18_combout ))) # (!\my_regfile|data_readRegA[13]~398_combout  & 
// (!\my_processor|realInputB[13]~18_combout  & !\my_processor|my_alu|LessThan0~25_cout )))

	.dataa(\my_regfile|data_readRegA[13]~398_combout ),
	.datab(\my_processor|realInputB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~25_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~27 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~29 (
// Equation(s):
// \my_processor|my_alu|LessThan0~29_cout  = CARRY((\my_processor|realInputB[14]~17_combout  & ((!\my_processor|my_alu|LessThan0~27_cout ) # (!\my_regfile|data_readRegA[14]~377_combout ))) # (!\my_processor|realInputB[14]~17_combout  & 
// (!\my_regfile|data_readRegA[14]~377_combout  & !\my_processor|my_alu|LessThan0~27_cout )))

	.dataa(\my_processor|realInputB[14]~17_combout ),
	.datab(\my_regfile|data_readRegA[14]~377_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~27_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~29 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~31 (
// Equation(s):
// \my_processor|my_alu|LessThan0~31_cout  = CARRY((\my_regfile|data_readRegA[15]~356_combout  & ((!\my_processor|my_alu|LessThan0~29_cout ) # (!\my_processor|realInputB[15]~16_combout ))) # (!\my_regfile|data_readRegA[15]~356_combout  & 
// (!\my_processor|realInputB[15]~16_combout  & !\my_processor|my_alu|LessThan0~29_cout )))

	.dataa(\my_regfile|data_readRegA[15]~356_combout ),
	.datab(\my_processor|realInputB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~29_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~31_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~31 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~33 (
// Equation(s):
// \my_processor|my_alu|LessThan0~33_cout  = CARRY((\my_regfile|data_readRegA[16]~335_combout  & (\my_processor|realInputB[16]~15_combout  & !\my_processor|my_alu|LessThan0~31_cout )) # (!\my_regfile|data_readRegA[16]~335_combout  & 
// ((\my_processor|realInputB[16]~15_combout ) # (!\my_processor|my_alu|LessThan0~31_cout ))))

	.dataa(\my_regfile|data_readRegA[16]~335_combout ),
	.datab(\my_processor|realInputB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~31_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~33_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~33 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~35 (
// Equation(s):
// \my_processor|my_alu|LessThan0~35_cout  = CARRY((\my_regfile|data_readRegA[17]~314_combout  & ((!\my_processor|my_alu|LessThan0~33_cout ) # (!\my_processor|realInputB[17]~14_combout ))) # (!\my_regfile|data_readRegA[17]~314_combout  & 
// (!\my_processor|realInputB[17]~14_combout  & !\my_processor|my_alu|LessThan0~33_cout )))

	.dataa(\my_regfile|data_readRegA[17]~314_combout ),
	.datab(\my_processor|realInputB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~33_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~35_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~35 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~37 (
// Equation(s):
// \my_processor|my_alu|LessThan0~37_cout  = CARRY((\my_regfile|data_readRegA[18]~293_combout  & (\my_processor|realInputB[18]~13_combout  & !\my_processor|my_alu|LessThan0~35_cout )) # (!\my_regfile|data_readRegA[18]~293_combout  & 
// ((\my_processor|realInputB[18]~13_combout ) # (!\my_processor|my_alu|LessThan0~35_cout ))))

	.dataa(\my_regfile|data_readRegA[18]~293_combout ),
	.datab(\my_processor|realInputB[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~35_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~37_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~37 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~39 (
// Equation(s):
// \my_processor|my_alu|LessThan0~39_cout  = CARRY((\my_regfile|data_readRegA[19]~272_combout  & ((!\my_processor|my_alu|LessThan0~37_cout ) # (!\my_processor|realInputB[19]~12_combout ))) # (!\my_regfile|data_readRegA[19]~272_combout  & 
// (!\my_processor|realInputB[19]~12_combout  & !\my_processor|my_alu|LessThan0~37_cout )))

	.dataa(\my_regfile|data_readRegA[19]~272_combout ),
	.datab(\my_processor|realInputB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~37_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~39_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~39 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~41 (
// Equation(s):
// \my_processor|my_alu|LessThan0~41_cout  = CARRY((\my_processor|realInputB[20]~11_combout  & ((!\my_processor|my_alu|LessThan0~39_cout ) # (!\my_regfile|data_readRegA[20]~251_combout ))) # (!\my_processor|realInputB[20]~11_combout  & 
// (!\my_regfile|data_readRegA[20]~251_combout  & !\my_processor|my_alu|LessThan0~39_cout )))

	.dataa(\my_processor|realInputB[20]~11_combout ),
	.datab(\my_regfile|data_readRegA[20]~251_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~39_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~41_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~41 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~43 (
// Equation(s):
// \my_processor|my_alu|LessThan0~43_cout  = CARRY((\my_processor|realInputB[21]~10_combout  & (\my_regfile|data_readRegA[21]~230_combout  & !\my_processor|my_alu|LessThan0~41_cout )) # (!\my_processor|realInputB[21]~10_combout  & 
// ((\my_regfile|data_readRegA[21]~230_combout ) # (!\my_processor|my_alu|LessThan0~41_cout ))))

	.dataa(\my_processor|realInputB[21]~10_combout ),
	.datab(\my_regfile|data_readRegA[21]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~41_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~43_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~43 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~45 (
// Equation(s):
// \my_processor|my_alu|LessThan0~45_cout  = CARRY((\my_processor|realInputB[22]~9_combout  & ((!\my_processor|my_alu|LessThan0~43_cout ) # (!\my_regfile|data_readRegA[22]~209_combout ))) # (!\my_processor|realInputB[22]~9_combout  & 
// (!\my_regfile|data_readRegA[22]~209_combout  & !\my_processor|my_alu|LessThan0~43_cout )))

	.dataa(\my_processor|realInputB[22]~9_combout ),
	.datab(\my_regfile|data_readRegA[22]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~43_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~45_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~45 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~47 (
// Equation(s):
// \my_processor|my_alu|LessThan0~47_cout  = CARRY((\my_regfile|data_readRegA[23]~188_combout  & ((!\my_processor|my_alu|LessThan0~45_cout ) # (!\my_processor|realInputB[23]~8_combout ))) # (!\my_regfile|data_readRegA[23]~188_combout  & 
// (!\my_processor|realInputB[23]~8_combout  & !\my_processor|my_alu|LessThan0~45_cout )))

	.dataa(\my_regfile|data_readRegA[23]~188_combout ),
	.datab(\my_processor|realInputB[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~45_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~47_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~47 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~49 (
// Equation(s):
// \my_processor|my_alu|LessThan0~49_cout  = CARRY((\my_processor|realInputB[24]~7_combout  & ((!\my_processor|my_alu|LessThan0~47_cout ) # (!\my_regfile|data_readRegA[24]~167_combout ))) # (!\my_processor|realInputB[24]~7_combout  & 
// (!\my_regfile|data_readRegA[24]~167_combout  & !\my_processor|my_alu|LessThan0~47_cout )))

	.dataa(\my_processor|realInputB[24]~7_combout ),
	.datab(\my_regfile|data_readRegA[24]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~47_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~49_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~49 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~51 (
// Equation(s):
// \my_processor|my_alu|LessThan0~51_cout  = CARRY((\my_regfile|data_readRegA[25]~146_combout  & ((!\my_processor|my_alu|LessThan0~49_cout ) # (!\my_processor|realInputB[25]~6_combout ))) # (!\my_regfile|data_readRegA[25]~146_combout  & 
// (!\my_processor|realInputB[25]~6_combout  & !\my_processor|my_alu|LessThan0~49_cout )))

	.dataa(\my_regfile|data_readRegA[25]~146_combout ),
	.datab(\my_processor|realInputB[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~49_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~51_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~51 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~53 (
// Equation(s):
// \my_processor|my_alu|LessThan0~53_cout  = CARRY((\my_processor|realInputB[26]~5_combout  & ((!\my_processor|my_alu|LessThan0~51_cout ) # (!\my_regfile|data_readRegA[26]~125_combout ))) # (!\my_processor|realInputB[26]~5_combout  & 
// (!\my_regfile|data_readRegA[26]~125_combout  & !\my_processor|my_alu|LessThan0~51_cout )))

	.dataa(\my_processor|realInputB[26]~5_combout ),
	.datab(\my_regfile|data_readRegA[26]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~51_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~53_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~53 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~55 (
// Equation(s):
// \my_processor|my_alu|LessThan0~55_cout  = CARRY((\my_processor|realInputB[27]~4_combout  & (\my_regfile|data_readRegA[27]~104_combout  & !\my_processor|my_alu|LessThan0~53_cout )) # (!\my_processor|realInputB[27]~4_combout  & 
// ((\my_regfile|data_readRegA[27]~104_combout ) # (!\my_processor|my_alu|LessThan0~53_cout ))))

	.dataa(\my_processor|realInputB[27]~4_combout ),
	.datab(\my_regfile|data_readRegA[27]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~53_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~55_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~55 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~57 (
// Equation(s):
// \my_processor|my_alu|LessThan0~57_cout  = CARRY((\my_processor|realInputB[28]~3_combout  & ((!\my_processor|my_alu|LessThan0~55_cout ) # (!\my_regfile|data_readRegA[28]~83_combout ))) # (!\my_processor|realInputB[28]~3_combout  & 
// (!\my_regfile|data_readRegA[28]~83_combout  & !\my_processor|my_alu|LessThan0~55_cout )))

	.dataa(\my_processor|realInputB[28]~3_combout ),
	.datab(\my_regfile|data_readRegA[28]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~55_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~57_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~57 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~59 (
// Equation(s):
// \my_processor|my_alu|LessThan0~59_cout  = CARRY((\my_regfile|data_readRegA[29]~62_combout  & ((!\my_processor|my_alu|LessThan0~57_cout ) # (!\my_processor|realInputB[29]~2_combout ))) # (!\my_regfile|data_readRegA[29]~62_combout  & 
// (!\my_processor|realInputB[29]~2_combout  & !\my_processor|my_alu|LessThan0~57_cout )))

	.dataa(\my_regfile|data_readRegA[29]~62_combout ),
	.datab(\my_processor|realInputB[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~57_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~59_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~59 .lut_mask = 16'h002B;
defparam \my_processor|my_alu|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~61 (
// Equation(s):
// \my_processor|my_alu|LessThan0~61_cout  = CARRY((\my_regfile|data_readRegA[30]~41_combout  & (\my_processor|realInputB[30]~1_combout  & !\my_processor|my_alu|LessThan0~59_cout )) # (!\my_regfile|data_readRegA[30]~41_combout  & 
// ((\my_processor|realInputB[30]~1_combout ) # (!\my_processor|my_alu|LessThan0~59_cout ))))

	.dataa(\my_regfile|data_readRegA[30]~41_combout ),
	.datab(\my_processor|realInputB[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|LessThan0~59_cout ),
	.combout(),
	.cout(\my_processor|my_alu|LessThan0~61_cout ));
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~61 .lut_mask = 16'h004D;
defparam \my_processor|my_alu|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \my_processor|my_alu|LessThan0~62 (
// Equation(s):
// \my_processor|my_alu|LessThan0~62_combout  = (\my_regfile|data_readRegA[31]~20_combout  & ((\my_processor|my_alu|LessThan0~61_cout ) # (!\my_processor|realInputB[31]~0_combout ))) # (!\my_regfile|data_readRegA[31]~20_combout  & 
// (\my_processor|my_alu|LessThan0~61_cout  & !\my_processor|realInputB[31]~0_combout ))

	.dataa(\my_regfile|data_readRegA[31]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|realInputB[31]~0_combout ),
	.cin(\my_processor|my_alu|LessThan0~61_cout ),
	.combout(\my_processor|my_alu|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|LessThan0~62 .lut_mask = 16'hA0FA;
defparam \my_processor|my_alu|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneive_lcell_comb \my_processor|WideOr3~8 (
// Equation(s):
// \my_processor|WideOr3~8_combout  = (\my_regfile|data_readRegA[2]~629_combout ) # ((\my_regfile|data_readRegA[3]~608_combout ) # ((\my_regfile|data_readRegA[1]~650_combout ) # (\my_regfile|data_readRegA[0]~671_combout )))

	.dataa(\my_regfile|data_readRegA[2]~629_combout ),
	.datab(\my_regfile|data_readRegA[3]~608_combout ),
	.datac(\my_regfile|data_readRegA[1]~650_combout ),
	.datad(\my_regfile|data_readRegA[0]~671_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~8 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
cycloneive_lcell_comb \my_processor|WideOr3~7 (
// Equation(s):
// \my_processor|WideOr3~7_combout  = (\my_regfile|data_readRegA[6]~545_combout ) # ((\my_regfile|data_readRegA[7]~524_combout ) # ((\my_regfile|data_readRegA[5]~566_combout ) # (\my_regfile|data_readRegA[4]~587_combout )))

	.dataa(\my_regfile|data_readRegA[6]~545_combout ),
	.datab(\my_regfile|data_readRegA[7]~524_combout ),
	.datac(\my_regfile|data_readRegA[5]~566_combout ),
	.datad(\my_regfile|data_readRegA[4]~587_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~7 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N30
cycloneive_lcell_comb \my_processor|WideOr3~5 (
// Equation(s):
// \my_processor|WideOr3~5_combout  = (\my_regfile|data_readRegA[14]~377_combout ) # ((\my_regfile|data_readRegA[13]~398_combout ) # ((\my_regfile|data_readRegA[15]~356_combout ) # (\my_regfile|data_readRegA[12]~419_combout )))

	.dataa(\my_regfile|data_readRegA[14]~377_combout ),
	.datab(\my_regfile|data_readRegA[13]~398_combout ),
	.datac(\my_regfile|data_readRegA[15]~356_combout ),
	.datad(\my_regfile|data_readRegA[12]~419_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~5 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneive_lcell_comb \my_processor|WideOr3~6 (
// Equation(s):
// \my_processor|WideOr3~6_combout  = (\my_regfile|data_readRegA[9]~482_combout ) # ((\my_regfile|data_readRegA[11]~440_combout ) # ((\my_regfile|data_readRegA[8]~503_combout ) # (\my_regfile|data_readRegA[10]~461_combout )))

	.dataa(\my_regfile|data_readRegA[9]~482_combout ),
	.datab(\my_regfile|data_readRegA[11]~440_combout ),
	.datac(\my_regfile|data_readRegA[8]~503_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~6 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneive_lcell_comb \my_processor|WideOr3~9 (
// Equation(s):
// \my_processor|WideOr3~9_combout  = (\my_processor|WideOr3~8_combout ) # ((\my_processor|WideOr3~7_combout ) # ((\my_processor|WideOr3~5_combout ) # (\my_processor|WideOr3~6_combout )))

	.dataa(\my_processor|WideOr3~8_combout ),
	.datab(\my_processor|WideOr3~7_combout ),
	.datac(\my_processor|WideOr3~5_combout ),
	.datad(\my_processor|WideOr3~6_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~9 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \my_processor|WideOr3~1 (
// Equation(s):
// \my_processor|WideOr3~1_combout  = (\my_regfile|data_readRegA[26]~125_combout ) # ((\my_regfile|data_readRegA[25]~146_combout ) # ((\my_regfile|data_readRegA[24]~167_combout ) # (\my_regfile|data_readRegA[27]~104_combout )))

	.dataa(\my_regfile|data_readRegA[26]~125_combout ),
	.datab(\my_regfile|data_readRegA[25]~146_combout ),
	.datac(\my_regfile|data_readRegA[24]~167_combout ),
	.datad(\my_regfile|data_readRegA[27]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~1 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \my_processor|WideOr3~0 (
// Equation(s):
// \my_processor|WideOr3~0_combout  = (\my_regfile|data_readRegA[30]~41_combout ) # ((\my_regfile|data_readRegA[31]~20_combout ) # ((\my_regfile|data_readRegA[29]~62_combout ) # (\my_regfile|data_readRegA[28]~83_combout )))

	.dataa(\my_regfile|data_readRegA[30]~41_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_regfile|data_readRegA[29]~62_combout ),
	.datad(\my_regfile|data_readRegA[28]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \my_processor|WideOr3~3 (
// Equation(s):
// \my_processor|WideOr3~3_combout  = (\my_regfile|data_readRegA[18]~293_combout ) # ((\my_regfile|data_readRegA[19]~272_combout ) # ((\my_regfile|data_readRegA[17]~314_combout ) # (\my_regfile|data_readRegA[16]~335_combout )))

	.dataa(\my_regfile|data_readRegA[18]~293_combout ),
	.datab(\my_regfile|data_readRegA[19]~272_combout ),
	.datac(\my_regfile|data_readRegA[17]~314_combout ),
	.datad(\my_regfile|data_readRegA[16]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~3 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
cycloneive_lcell_comb \my_processor|WideOr3~2 (
// Equation(s):
// \my_processor|WideOr3~2_combout  = (\my_regfile|data_readRegA[22]~209_combout ) # ((\my_regfile|data_readRegA[23]~188_combout ) # ((\my_regfile|data_readRegA[20]~251_combout ) # (\my_regfile|data_readRegA[21]~230_combout )))

	.dataa(\my_regfile|data_readRegA[22]~209_combout ),
	.datab(\my_regfile|data_readRegA[23]~188_combout ),
	.datac(\my_regfile|data_readRegA[20]~251_combout ),
	.datad(\my_regfile|data_readRegA[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~2 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \my_processor|WideOr3~4 (
// Equation(s):
// \my_processor|WideOr3~4_combout  = (\my_processor|WideOr3~1_combout ) # ((\my_processor|WideOr3~0_combout ) # ((\my_processor|WideOr3~3_combout ) # (\my_processor|WideOr3~2_combout )))

	.dataa(\my_processor|WideOr3~1_combout ),
	.datab(\my_processor|WideOr3~0_combout ),
	.datac(\my_processor|WideOr3~3_combout ),
	.datad(\my_processor|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr3~4 .lut_mask = 16'hFFFE;
defparam \my_processor|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \my_processor|WideOr4~0 (
// Equation(s):
// \my_processor|WideOr4~0_combout  = (\my_processor|mydecoder|WideAnd9~0_combout  & ((\my_processor|WideOr3~9_combout ) # (\my_processor|WideOr3~4_combout )))

	.dataa(gnd),
	.datab(\my_processor|mydecoder|WideAnd9~0_combout ),
	.datac(\my_processor|WideOr3~9_combout ),
	.datad(\my_processor|WideOr3~4_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr4~0 .lut_mask = 16'hCCC0;
defparam \my_processor|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \my_processor|WideOr4~1 (
// Equation(s):
// \my_processor|WideOr4~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|WideOr4~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|mydecoder|WideAnd6~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|mydecoder|WideAnd6~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr4~1 .lut_mask = 16'h0F04;
defparam \my_processor|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \my_processor|pc|reg32[16].dffe_i|q~4 (
// Equation(s):
// \my_processor|pc|reg32[16].dffe_i|q~4_combout  = (\my_processor|mydecoder|WideAnd5~0_combout  & (!\my_processor|my_alu|Equal0~20_combout  & !\my_processor|WideOr4~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|mydecoder|WideAnd5~0_combout ),
	.datac(\my_processor|my_alu|Equal0~20_combout ),
	.datad(\my_processor|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|pc|reg32[16].dffe_i|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc|reg32[16].dffe_i|q~4 .lut_mask = 16'h000C;
defparam \my_processor|pc|reg32[16].dffe_i|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \my_processor|pc|reg32[16].dffe_i|q~6 (
// Equation(s):
// \my_processor|pc|reg32[16].dffe_i|q~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & ((\my_processor|mydecoder|WideAnd7~0_combout ) # ((!\my_processor|my_alu|LessThan0~62_combout  & \my_processor|pc|reg32[16].dffe_i|q~4_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (((\my_processor|pc|reg32[16].dffe_i|q~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|mydecoder|WideAnd7~0_combout ),
	.datac(\my_processor|my_alu|LessThan0~62_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~4_combout ),
	.cin(gnd),
	.combout(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc|reg32[16].dffe_i|q~6 .lut_mask = 16'hDF88;
defparam \my_processor|pc|reg32[16].dffe_i|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \my_processor|pc_next[12]~32 (
// Equation(s):
// \my_processor|pc_next[12]~32_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// (\my_processor|pcPlusN|Add0~24_combout )) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_alu|Add0~24_combout )))))

	.dataa(\my_processor|pcPlusN|Add0~24_combout ),
	.datab(\my_processor|pc_alu|Add0~24_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[12]~32 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_next[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \my_processor|pc_next[12]~33 (
// Equation(s):
// \my_processor|pc_next[12]~33_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[12]~32_combout  & ((\my_regfile|data_readRegB[12]~419_combout ))) # (!\my_processor|pc_next[12]~32_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[12]~32_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_regfile|data_readRegB[12]~419_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[12]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[12]~33 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N9
dffeas \my_processor|pc|reg32[12].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[12]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneive_lcell_comb \my_processor|data_writeReg[12]~52 (
// Equation(s):
// \my_processor|data_writeReg[12]~52_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[12]~419_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[12]~419_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~52 .lut_mask = 16'hDD88;
defparam \my_processor|data_writeReg[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[12]~53 (
// Equation(s):
// \my_processor|data_writeReg[12]~53_combout  = (\my_processor|my_alu|Selector31~10_combout  & ((\my_regfile|data_readRegA[12]~419_combout ) # ((\my_processor|data_writeReg[12]~52_combout ) # (!\my_processor|my_alu|Selector31~9_combout )))) # 
// (!\my_processor|my_alu|Selector31~10_combout  & (\my_regfile|data_readRegA[12]~419_combout  & (\my_processor|data_writeReg[12]~52_combout  & \my_processor|my_alu|Selector31~9_combout )))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_regfile|data_readRegA[12]~419_combout ),
	.datac(\my_processor|data_writeReg[12]~52_combout ),
	.datad(\my_processor|my_alu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~53 .lut_mask = 16'hE8AA;
defparam \my_processor|data_writeReg[12]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \my_processor|data_writeReg[12]~50 (
// Equation(s):
// \my_processor|data_writeReg[12]~50_combout  = (\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector31~5_combout ) # ((\my_processor|my_alu|ShiftRight0~93_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & 
// (!\my_processor|my_alu|Selector31~5_combout  & ((\my_processor|my_alu|ShiftLeft0~61_combout ))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|my_alu|Selector31~5_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~93_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~50 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~74 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~6_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~22_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~74 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[12]~51 (
// Equation(s):
// \my_processor|data_writeReg[12]~51_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|data_writeReg[12]~50_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|data_writeReg[12]~50_combout  & 
// (\my_processor|my_alu|ShiftRight0~76_combout )) # (!\my_processor|data_writeReg[12]~50_combout  & ((\my_processor|my_alu|ShiftRight0~74_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~76_combout ),
	.datab(\my_processor|my_alu|Selector31~4_combout ),
	.datac(\my_processor|data_writeReg[12]~50_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~51 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \my_processor|data_writeReg[12]~54 (
// Equation(s):
// \my_processor|data_writeReg[12]~54_combout  = (\my_processor|data_writeReg[12]~53_combout  & ((\my_processor|my_alu|Selector31~9_combout ) # ((\my_processor|data_writeReg[12]~51_combout )))) # (!\my_processor|data_writeReg[12]~53_combout  & 
// (!\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Add1~24_combout )))

	.dataa(\my_processor|data_writeReg[12]~53_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Add1~24_combout ),
	.datad(\my_processor|data_writeReg[12]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~54 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[12]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \my_processor|data_writeReg[12]~58 (
// Equation(s):
// \my_processor|data_writeReg[12]~58_combout  = (\my_processor|data_writeReg[12]~56_combout  & ((\my_processor|data_writeReg[12]~57_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [12]))) # (!\my_processor|data_writeReg[12]~57_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|data_writeReg[12]~56_combout  & (((\my_processor|data_writeReg[12]~57_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|data_writeReg[12]~56_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_processor|data_writeReg[12]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~58 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[12]~59 (
// Equation(s):
// \my_processor|data_writeReg[12]~59_combout  = (\my_processor|data_writeReg[12]~55_combout  & (((\my_processor|data_writeReg[12]~58_combout )))) # (!\my_processor|data_writeReg[12]~55_combout  & ((\my_processor|data_writeReg[12]~58_combout  & 
// (\my_processor|my_alu|Add0~24_combout )) # (!\my_processor|data_writeReg[12]~58_combout  & ((\my_processor|data_writeReg[12]~54_combout )))))

	.dataa(\my_processor|my_alu|Add0~24_combout ),
	.datab(\my_processor|data_writeReg[12]~55_combout ),
	.datac(\my_processor|data_writeReg[12]~54_combout ),
	.datad(\my_processor|data_writeReg[12]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~59 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[12]~60 (
// Equation(s):
// \my_processor|data_writeReg[12]~60_combout  = (\my_processor|mydecoder|WideAnd6~combout  & (\my_processor|pc_alu|Add0~24_combout )) # (!\my_processor|mydecoder|WideAnd6~combout  & ((\my_processor|data_writeReg[12]~59_combout )))

	.dataa(\my_processor|mydecoder|WideAnd6~combout ),
	.datab(gnd),
	.datac(\my_processor|pc_alu|Add0~24_combout ),
	.datad(\my_processor|data_writeReg[12]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~60 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N7
dffeas \my_regfile|register[4].reg_i|reg32[12].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[12].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[12].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[12].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~400 (
// Equation(s):
// \my_regfile|data_readRegA[12]~400_combout  = (\my_regfile|register[4].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ) # ((\my_regfile|register[3].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout 
// )))) # (!\my_regfile|register[4].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|register[3].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~101_combout )))

	.dataa(\my_regfile|register[4].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|register[3].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~400 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[12]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~402 (
// Equation(s):
// \my_regfile|data_readRegA[12]~402_combout  = (\my_regfile|register[7].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~105_combout ) # ((\my_regfile|register[8].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~104_combout 
// )))) # (!\my_regfile|register[7].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|register[8].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~104_combout )))

	.dataa(\my_regfile|register[7].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|register[8].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~402 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[12]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~399 (
// Equation(s):
// \my_regfile|data_readRegA[12]~399_combout  = (\my_regfile|register[1].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~99_combout ) # ((\my_regfile|register[2].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout 
// )))) # (!\my_regfile|register[1].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|register[2].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|register[2].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~399 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[12]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~401 (
// Equation(s):
// \my_regfile|data_readRegA[12]~401_combout  = (\my_regfile|register[5].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~103_combout ) # ((\my_regfile|register[6].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|register[5].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|register[6].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|register[6].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~401 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[12]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~403 (
// Equation(s):
// \my_regfile|data_readRegA[12]~403_combout  = (\my_regfile|data_readRegA[12]~400_combout ) # ((\my_regfile|data_readRegA[12]~402_combout ) # ((\my_regfile|data_readRegA[12]~399_combout ) # (\my_regfile|data_readRegA[12]~401_combout )))

	.dataa(\my_regfile|data_readRegA[12]~400_combout ),
	.datab(\my_regfile|data_readRegA[12]~402_combout ),
	.datac(\my_regfile|data_readRegA[12]~399_combout ),
	.datad(\my_regfile|data_readRegA[12]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~403 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[12]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~404 (
// Equation(s):
// \my_regfile|data_readRegA[12]~404_combout  = (\my_regfile|register[9].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~107_combout ) # ((\my_regfile|register[10].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout 
// )))) # (!\my_regfile|register[9].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|register[10].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~106_combout )))

	.dataa(\my_regfile|register[9].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|register[10].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~404 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[12]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~407 (
// Equation(s):
// \my_regfile|data_readRegA[12]~407_combout  = (\my_regfile|register[15].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~113_combout ) # ((\my_regfile|readA_decode|WideAnd0~112_combout  & \my_regfile|register[16].reg_i|reg32[12].dffe_i|q~q 
// )))) # (!\my_regfile|register[15].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~112_combout  & ((\my_regfile|register[16].reg_i|reg32[12].dffe_i|q~q ))))

	.dataa(\my_regfile|register[15].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datac(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datad(\my_regfile|register[16].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~407 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[12]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~406 (
// Equation(s):
// \my_regfile|data_readRegA[12]~406_combout  = (\my_regfile|register[13].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~111_combout ) # ((\my_regfile|register[14].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~110_combout 
// )))) # (!\my_regfile|register[13].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|register[14].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~110_combout )))

	.dataa(\my_regfile|register[13].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|register[14].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~406 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[12]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~405 (
// Equation(s):
// \my_regfile|data_readRegA[12]~405_combout  = (\my_regfile|register[11].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~109_combout ) # ((\my_regfile|register[12].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout 
// )))) # (!\my_regfile|register[11].reg_i|reg32[12].dffe_i|q~q  & (((\my_regfile|register[12].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~108_combout ))))

	.dataa(\my_regfile|register[11].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[12].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~405 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[12]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~408 (
// Equation(s):
// \my_regfile|data_readRegA[12]~408_combout  = (\my_regfile|data_readRegA[12]~404_combout ) # ((\my_regfile|data_readRegA[12]~407_combout ) # ((\my_regfile|data_readRegA[12]~406_combout ) # (\my_regfile|data_readRegA[12]~405_combout )))

	.dataa(\my_regfile|data_readRegA[12]~404_combout ),
	.datab(\my_regfile|data_readRegA[12]~407_combout ),
	.datac(\my_regfile|data_readRegA[12]~406_combout ),
	.datad(\my_regfile|data_readRegA[12]~405_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~408 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~414 (
// Equation(s):
// \my_regfile|data_readRegA[12]~414_combout  = (\my_regfile|register[26].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|register[25].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|register[25].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~414 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~410 (
// Equation(s):
// \my_regfile|data_readRegA[12]~410_combout  = (\my_regfile|register[19].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~116_combout ) # ((\my_regfile|register[20].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|register[19].reg_i|reg32[12].dffe_i|q~q  & (((\my_regfile|register[20].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|register[19].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datac(\my_regfile|register[20].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~410 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~411 (
// Equation(s):
// \my_regfile|data_readRegA[12]~411_combout  = (\my_regfile|register[21].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~118_combout ) # ((\my_regfile|readA_decode|WideAnd0~117_combout  & \my_regfile|register[22].reg_i|reg32[12].dffe_i|q~q 
// )))) # (!\my_regfile|register[21].reg_i|reg32[12].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|register[22].reg_i|reg32[12].dffe_i|q~q )))

	.dataa(\my_regfile|register[21].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~411 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~409 (
// Equation(s):
// \my_regfile|data_readRegA[12]~409_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[12].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~95_combout  & \my_regfile|register[18].reg_i|reg32[12].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|readA_decode|WideAnd0~95_combout  & (\my_regfile|register[18].reg_i|reg32[12].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[18].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|register[17].reg_i|reg32[12].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~409 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~412 (
// Equation(s):
// \my_regfile|data_readRegA[12]~412_combout  = (\my_regfile|register[23].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ) # ((\my_regfile|register[24].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~119_combout 
// )))) # (!\my_regfile|register[23].reg_i|reg32[12].dffe_i|q~q  & (((\my_regfile|register[24].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~119_combout ))))

	.dataa(\my_regfile|register[23].reg_i|reg32[12].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[24].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~412 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~413 (
// Equation(s):
// \my_regfile|data_readRegA[12]~413_combout  = (\my_regfile|data_readRegA[12]~410_combout ) # ((\my_regfile|data_readRegA[12]~411_combout ) # ((\my_regfile|data_readRegA[12]~409_combout ) # (\my_regfile|data_readRegA[12]~412_combout )))

	.dataa(\my_regfile|data_readRegA[12]~410_combout ),
	.datab(\my_regfile|data_readRegA[12]~411_combout ),
	.datac(\my_regfile|data_readRegA[12]~409_combout ),
	.datad(\my_regfile|data_readRegA[12]~412_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~413 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~415 (
// Equation(s):
// \my_regfile|data_readRegA[12]~415_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[12].dffe_i|q~q ) # ((\my_regfile|register[28].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~96_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[28].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~415 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~416 (
// Equation(s):
// \my_regfile|data_readRegA[12]~416_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[12].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[12].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[29].reg_i|reg32[12].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[12].dffe_i|q~q ),
	.datac(\my_regfile|register[30].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~416 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~417 (
// Equation(s):
// \my_regfile|data_readRegA[12]~417_combout  = (\my_regfile|data_readRegA[12]~416_combout ) # ((\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_regfile|register[31].reg_i|reg32[12].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[12].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegA[12]~416_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~417 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegA[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~418 (
// Equation(s):
// \my_regfile|data_readRegA[12]~418_combout  = (\my_regfile|data_readRegA[12]~414_combout ) # ((\my_regfile|data_readRegA[12]~413_combout ) # ((\my_regfile|data_readRegA[12]~415_combout ) # (\my_regfile|data_readRegA[12]~417_combout )))

	.dataa(\my_regfile|data_readRegA[12]~414_combout ),
	.datab(\my_regfile|data_readRegA[12]~413_combout ),
	.datac(\my_regfile|data_readRegA[12]~415_combout ),
	.datad(\my_regfile|data_readRegA[12]~417_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~418 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~419 (
// Equation(s):
// \my_regfile|data_readRegA[12]~419_combout  = (\my_regfile|data_readRegA[12]~403_combout ) # ((\my_regfile|data_readRegA[12]~408_combout ) # (\my_regfile|data_readRegA[12]~418_combout ))

	.dataa(\my_regfile|data_readRegA[12]~403_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~408_combout ),
	.datad(\my_regfile|data_readRegA[12]~418_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~419 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegA[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~5 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~377_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~419_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~419_combout ),
	.datad(\my_regfile|data_readRegA[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~5 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~6 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~5_combout 
// ))

	.dataa(\my_processor|my_alu|ShiftRight0~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~6 .lut_mask = 16'hE2E2;
defparam \my_processor|my_alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~10 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~9_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~9_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~10 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector23~0 (
// Equation(s):
// \my_processor|my_alu|Selector23~0_combout  = (\my_processor|my_alu|Selector31~5_combout  & (\my_processor|my_alu|Selector31~6_combout )) # (!\my_processor|my_alu|Selector31~5_combout  & ((\my_processor|my_alu|Selector31~6_combout  & 
// (\my_processor|my_alu|ShiftRight0~89_combout )) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|ShiftLeft0~48_combout )))))

	.dataa(\my_processor|my_alu|Selector31~5_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~89_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~0 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector23~1 (
// Equation(s):
// \my_processor|my_alu|Selector23~1_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|my_alu|Selector23~0_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|my_alu|Selector23~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~23_combout ))) # (!\my_processor|my_alu|Selector23~0_combout  & (\my_processor|my_alu|ShiftRight0~10_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~10_combout ),
	.datab(\my_processor|my_alu|Selector31~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~23_combout ),
	.datad(\my_processor|my_alu|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~1 .lut_mask = 16'hFC22;
defparam \my_processor|my_alu|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector23~4 (
// Equation(s):
// \my_processor|my_alu|Selector23~4_combout  = (\my_processor|my_alu|Selector23~3_combout  & ((\my_processor|my_alu|Selector31~9_combout ) # ((\my_processor|my_alu|Selector23~1_combout )))) # (!\my_processor|my_alu|Selector23~3_combout  & 
// (!\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Add1~16_combout )))

	.dataa(\my_processor|my_alu|Selector23~3_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Add1~16_combout ),
	.datad(\my_processor|my_alu|Selector23~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~4 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector23~5 (
// Equation(s):
// \my_processor|my_alu|Selector23~5_combout  = (\my_processor|my_alu|Selector31~14_combout  & (\my_processor|my_alu|Add0~16_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector23~4_combout )))

	.dataa(\my_processor|my_alu|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~16_combout ),
	.datad(\my_processor|my_alu|Selector23~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~5 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[7]~524_combout ,\my_regfile|data_readRegB[6]~545_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N2
cycloneive_lcell_comb \my_processor|data_writeReg[7]~37 (
// Equation(s):
// \my_processor|data_writeReg[7]~37_combout  = (\my_processor|data_writeReg[11]~212_combout  & (((!\my_processor|WideOr0~0_combout )))) # (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|WideOr0~0_combout  & 
// ((\my_processor|my_alu|Selector24~5_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|my_alu|Selector24~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~37 .lut_mask = 16'h3E0E;
defparam \my_processor|data_writeReg[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N24
cycloneive_lcell_comb \my_processor|data_writeReg[7]~38 (
// Equation(s):
// \my_processor|data_writeReg[7]~38_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[7]~37_combout  & ((\my_processor|pc_alu|Add0~14_combout ))) # (!\my_processor|data_writeReg[7]~37_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [7])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[7]~37_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_processor|pc_alu|Add0~14_combout ),
	.datad(\my_processor|data_writeReg[7]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~38 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N30
cycloneive_lcell_comb \my_processor|data_writeReg[7]~39 (
// Equation(s):
// \my_processor|data_writeReg[7]~39_combout  = (\my_processor|data_writeReg[7]~38_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|data_writeReg[7]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~39 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N17
dffeas \my_regfile|register[2].reg_i|reg32[7].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~505 (
// Equation(s):
// \my_regfile|data_readRegB[7]~505_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[7].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[7].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~505 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~507 (
// Equation(s):
// \my_regfile|data_readRegB[7]~507_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~507 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~506 (
// Equation(s):
// \my_regfile|data_readRegB[7]~506_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~506 .lut_mask = 16'h8A80;
defparam \my_regfile|data_readRegB[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~504 (
// Equation(s):
// \my_regfile|data_readRegB[7]~504_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_regfile|register[17].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_regfile|register[1].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~504 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~508 (
// Equation(s):
// \my_regfile|data_readRegB[7]~508_combout  = (\my_regfile|data_readRegB[7]~505_combout ) # ((\my_regfile|data_readRegB[7]~507_combout ) # ((\my_regfile|data_readRegB[7]~506_combout ) # (\my_regfile|data_readRegB[7]~504_combout )))

	.dataa(\my_regfile|data_readRegB[7]~505_combout ),
	.datab(\my_regfile|data_readRegB[7]~507_combout ),
	.datac(\my_regfile|data_readRegB[7]~506_combout ),
	.datad(\my_regfile|data_readRegB[7]~504_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~508 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~509 (
// Equation(s):
// \my_regfile|data_readRegB[7]~509_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[7].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[7].dffe_i|q~q ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|register[21].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~509 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~512 (
// Equation(s):
// \my_regfile|data_readRegB[7]~512_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~512 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~510 (
// Equation(s):
// \my_regfile|data_readRegB[7]~510_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_regfile|register[22].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~510 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~511 (
// Equation(s):
// \my_regfile|data_readRegB[7]~511_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[7].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[7].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~511 .lut_mask = 16'hC088;
defparam \my_regfile|data_readRegB[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~513 (
// Equation(s):
// \my_regfile|data_readRegB[7]~513_combout  = (\my_regfile|data_readRegB[7]~509_combout ) # ((\my_regfile|data_readRegB[7]~512_combout ) # ((\my_regfile|data_readRegB[7]~510_combout ) # (\my_regfile|data_readRegB[7]~511_combout )))

	.dataa(\my_regfile|data_readRegB[7]~509_combout ),
	.datab(\my_regfile|data_readRegB[7]~512_combout ),
	.datac(\my_regfile|data_readRegB[7]~510_combout ),
	.datad(\my_regfile|data_readRegB[7]~511_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~513 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~517 (
// Equation(s):
// \my_regfile|data_readRegB[7]~517_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[7].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[7].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[12].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[28].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~517 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~516 (
// Equation(s):
// \my_regfile|data_readRegB[7]~516_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|register[11].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~516 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~515 (
// Equation(s):
// \my_regfile|data_readRegB[7]~515_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~515 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~514 (
// Equation(s):
// \my_regfile|data_readRegB[7]~514_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~514 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~518 (
// Equation(s):
// \my_regfile|data_readRegB[7]~518_combout  = (\my_regfile|data_readRegB[7]~517_combout ) # ((\my_regfile|data_readRegB[7]~516_combout ) # ((\my_regfile|data_readRegB[7]~515_combout ) # (\my_regfile|data_readRegB[7]~514_combout )))

	.dataa(\my_regfile|data_readRegB[7]~517_combout ),
	.datab(\my_regfile|data_readRegB[7]~516_combout ),
	.datac(\my_regfile|data_readRegB[7]~515_combout ),
	.datad(\my_regfile|data_readRegB[7]~514_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~518 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~522 (
// Equation(s):
// \my_regfile|data_readRegB[7]~522_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[7].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[7].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datad(\my_regfile|register[15].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~522 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~520 (
// Equation(s):
// \my_regfile|data_readRegB[7]~520_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[7].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[7].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[7].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datad(\my_regfile|register[30].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~520 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~519 (
// Equation(s):
// \my_regfile|data_readRegB[7]~519_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[7].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[7].dffe_i|q~q ))))

	.dataa(\my_regfile|register[13].reg_i|reg32[7].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[29].reg_i|reg32[7].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~519 .lut_mask = 16'hC808;
defparam \my_regfile|data_readRegB[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~521 (
// Equation(s):
// \my_regfile|data_readRegB[7]~521_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[7].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[16].reg_i|reg32[7].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~521 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~523 (
// Equation(s):
// \my_regfile|data_readRegB[7]~523_combout  = (\my_regfile|data_readRegB[7]~522_combout ) # ((\my_regfile|data_readRegB[7]~520_combout ) # ((\my_regfile|data_readRegB[7]~519_combout ) # (\my_regfile|data_readRegB[7]~521_combout )))

	.dataa(\my_regfile|data_readRegB[7]~522_combout ),
	.datab(\my_regfile|data_readRegB[7]~520_combout ),
	.datac(\my_regfile|data_readRegB[7]~519_combout ),
	.datad(\my_regfile|data_readRegB[7]~521_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~523 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~524 (
// Equation(s):
// \my_regfile|data_readRegB[7]~524_combout  = (\my_regfile|data_readRegB[7]~508_combout ) # ((\my_regfile|data_readRegB[7]~513_combout ) # ((\my_regfile|data_readRegB[7]~518_combout ) # (\my_regfile|data_readRegB[7]~523_combout )))

	.dataa(\my_regfile|data_readRegB[7]~508_combout ),
	.datab(\my_regfile|data_readRegB[7]~513_combout ),
	.datac(\my_regfile|data_readRegB[7]~518_combout ),
	.datad(\my_regfile|data_readRegB[7]~523_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~524 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N26
cycloneive_lcell_comb \my_processor|realInputB[7]~24 (
// Equation(s):
// \my_processor|realInputB[7]~24_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[7]~524_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegB[7]~524_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[7]~24 .lut_mask = 16'hF5A0;
defparam \my_processor|realInputB[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector26~1 (
// Equation(s):
// \my_processor|my_alu|Selector26~1_combout  = (\my_processor|ALUop[1]~7_combout  & (\my_processor|ALUop[2]~6_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|my_alu|Selector31~10_combout )))) # 
// (!\my_processor|ALUop[1]~7_combout  & (((!\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|my_alu|Selector31~10_combout ))))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_processor|ALUop[2]~6_combout ),
	.datac(\my_processor|my_alu|Selector31~10_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~1 .lut_mask = 16'h0DDD;
defparam \my_processor|my_alu|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector24~2 (
// Equation(s):
// \my_processor|my_alu|Selector24~2_combout  = (\my_processor|my_alu|Selector26~1_combout  & ((\my_processor|my_alu|Selector31~10_combout  & (\my_processor|my_alu|ShiftLeft0~44_combout )) # (!\my_processor|my_alu|Selector31~10_combout  & 
// ((\my_processor|my_alu|Add1~14_combout ))))) # (!\my_processor|my_alu|Selector26~1_combout  & (!\my_processor|my_alu|Selector31~10_combout ))

	.dataa(\my_processor|my_alu|Selector26~1_combout ),
	.datab(\my_processor|my_alu|Selector31~10_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.datad(\my_processor|my_alu|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~2 .lut_mask = 16'hB391;
defparam \my_processor|my_alu|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector24~3 (
// Equation(s):
// \my_processor|my_alu|Selector24~3_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|realInputB[7]~24_combout  & ((\my_regfile|data_readRegA[7]~524_combout ) # (!\my_processor|my_alu|Selector24~2_combout ))) # 
// (!\my_processor|realInputB[7]~24_combout  & (\my_regfile|data_readRegA[7]~524_combout  & !\my_processor|my_alu|Selector24~2_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector24~2_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|realInputB[7]~24_combout ),
	.datac(\my_regfile|data_readRegA[7]~524_combout ),
	.datad(\my_processor|my_alu|Selector24~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~3 .lut_mask = 16'hD5A8;
defparam \my_processor|my_alu|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~56 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~482_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[7]~524_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[7]~524_combout ),
	.datad(\my_regfile|data_readRegA[9]~482_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~56 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~8 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~461_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~503_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[8]~503_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~8 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~70 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~56_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~56_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~70 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector24~0 (
// Equation(s):
// \my_processor|my_alu|Selector24~0_combout  = (\my_processor|my_alu|Selector26~0_combout  & (!\my_processor|my_alu|Selector0~1_combout )) # (!\my_processor|my_alu|Selector26~0_combout  & ((\my_processor|my_alu|Selector0~1_combout  & 
// (\my_processor|my_alu|ShiftRight0~70_combout )) # (!\my_processor|my_alu|Selector0~1_combout  & ((\my_processor|my_alu|ShiftRight0~86_combout )))))

	.dataa(\my_processor|my_alu|Selector26~0_combout ),
	.datab(\my_processor|my_alu|Selector0~1_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~70_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~0 .lut_mask = 16'h7362;
defparam \my_processor|my_alu|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector24~1 (
// Equation(s):
// \my_processor|my_alu|Selector24~1_combout  = (\my_processor|my_alu|Selector26~0_combout  & ((\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|ShiftRight0~88_combout ))) # (!\my_processor|my_alu|Selector24~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~72_combout )))) # (!\my_processor|my_alu|Selector26~0_combout  & (((\my_processor|my_alu|Selector24~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~72_combout ),
	.datab(\my_processor|my_alu|Selector26~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~88_combout ),
	.datad(\my_processor|my_alu|Selector24~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~1 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector24~4 (
// Equation(s):
// \my_processor|my_alu|Selector24~4_combout  = (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|Selector24~1_combout ))) # (!\my_processor|my_alu|Selector29~4_combout  & 
// (\my_processor|my_alu|Selector24~3_combout ))))

	.dataa(\my_processor|my_alu|Selector31~14_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|my_alu|Selector24~3_combout ),
	.datad(\my_processor|my_alu|Selector24~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~4 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector24~5 (
// Equation(s):
// \my_processor|my_alu|Selector24~5_combout  = (\my_processor|my_alu|Selector24~4_combout ) # ((\my_processor|my_alu|Selector31~14_combout  & \my_processor|my_alu|Add0~14_combout ))

	.dataa(\my_processor|my_alu|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~14_combout ),
	.datad(\my_processor|my_alu|Selector24~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~5 .lut_mask = 16'hFFA0;
defparam \my_processor|my_alu|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
cycloneive_lcell_comb \my_processor|data_writeReg[6]~34 (
// Equation(s):
// \my_processor|data_writeReg[6]~34_combout  = (\my_processor|data_writeReg[11]~212_combout  & (((!\my_processor|WideOr0~0_combout )))) # (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|WideOr0~0_combout  & 
// ((\my_processor|my_alu|Selector25~5_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|my_alu|Selector25~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~34 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
cycloneive_lcell_comb \my_processor|data_writeReg[6]~35 (
// Equation(s):
// \my_processor|data_writeReg[6]~35_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[6]~34_combout  & ((\my_processor|pc_alu|Add0~12_combout ))) # (!\my_processor|data_writeReg[6]~34_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [6])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[6]~34_combout ))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|pc_alu|Add0~12_combout ),
	.datad(\my_processor|data_writeReg[6]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~35 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
cycloneive_lcell_comb \my_processor|data_writeReg[6]~36 (
// Equation(s):
// \my_processor|data_writeReg[6]~36_combout  = (\my_processor|data_writeReg[6]~35_combout  & ((!\my_processor|WideOr0~0_combout ) # (!\my_processor|exception~2_combout )))

	.dataa(gnd),
	.datab(\my_processor|exception~2_combout ),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|data_writeReg[6]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~36 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N3
dffeas \my_regfile|register[6].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N13
dffeas \my_regfile|register[5].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~527 (
// Equation(s):
// \my_regfile|data_readRegA[6]~527_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[6].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~527 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[6]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N9
dffeas \my_regfile|register[4].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N9
dffeas \my_regfile|register[3].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~526 (
// Equation(s):
// \my_regfile|data_readRegA[6]~526_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|register[3].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (((\my_regfile|register[3].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~526 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[6]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N7
dffeas \my_regfile|register[7].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N26
cycloneive_lcell_comb \my_regfile|register[8].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[8].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[8].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[8].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N27
dffeas \my_regfile|register[8].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~528 (
// Equation(s):
// \my_regfile|data_readRegA[6]~528_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[6].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~528 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[6]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N2
cycloneive_lcell_comb \my_regfile|register[2].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[2].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N3
dffeas \my_regfile|register[2].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N25
dffeas \my_regfile|register[1].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~525 (
// Equation(s):
// \my_regfile|data_readRegA[6]~525_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) # 
// (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[6].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~525 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[6]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~529 (
// Equation(s):
// \my_regfile|data_readRegA[6]~529_combout  = (\my_regfile|data_readRegA[6]~527_combout ) # ((\my_regfile|data_readRegA[6]~526_combout ) # ((\my_regfile|data_readRegA[6]~528_combout ) # (\my_regfile|data_readRegA[6]~525_combout )))

	.dataa(\my_regfile|data_readRegA[6]~527_combout ),
	.datab(\my_regfile|data_readRegA[6]~526_combout ),
	.datac(\my_regfile|data_readRegA[6]~528_combout ),
	.datad(\my_regfile|data_readRegA[6]~525_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~529 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[6]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \my_regfile|register[13].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[13].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N27
dffeas \my_regfile|register[13].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N6
cycloneive_lcell_comb \my_regfile|register[14].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[14].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[14].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[14].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N7
dffeas \my_regfile|register[14].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~532 (
// Equation(s):
// \my_regfile|data_readRegA[6]~532_combout  = (\my_regfile|register[13].reg_i|reg32[6].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~111_combout ) # ((\my_regfile|readA_decode|WideAnd0~110_combout  & \my_regfile|register[14].reg_i|reg32[6].dffe_i|q~q 
// )))) # (!\my_regfile|register[13].reg_i|reg32[6].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~110_combout  & (\my_regfile|register[14].reg_i|reg32[6].dffe_i|q~q )))

	.dataa(\my_regfile|register[13].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~532 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N29
dffeas \my_regfile|register[11].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N31
dffeas \my_regfile|register[12].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~531 (
// Equation(s):
// \my_regfile|data_readRegA[6]~531_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|register[11].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|register[11].reg_i|reg32[6].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|register[12].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~531 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[6]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \my_regfile|register[10].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[10].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \my_regfile|register[10].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N19
dffeas \my_regfile|register[9].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~530 (
// Equation(s):
// \my_regfile|data_readRegA[6]~530_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|register[10].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|register[10].reg_i|reg32[6].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~530 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[6]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N21
dffeas \my_regfile|register[16].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N27
dffeas \my_regfile|register[15].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~533 (
// Equation(s):
// \my_regfile|data_readRegA[6]~533_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[16].reg_i|reg32[6].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~533 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~534 (
// Equation(s):
// \my_regfile|data_readRegA[6]~534_combout  = (\my_regfile|data_readRegA[6]~532_combout ) # ((\my_regfile|data_readRegA[6]~531_combout ) # ((\my_regfile|data_readRegA[6]~530_combout ) # (\my_regfile|data_readRegA[6]~533_combout )))

	.dataa(\my_regfile|data_readRegA[6]~532_combout ),
	.datab(\my_regfile|data_readRegA[6]~531_combout ),
	.datac(\my_regfile|data_readRegA[6]~530_combout ),
	.datad(\my_regfile|data_readRegA[6]~533_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~534 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneive_lcell_comb \my_regfile|register[31].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[31].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[31].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[31].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N21
dffeas \my_regfile|register[31].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~542 (
// Equation(s):
// \my_regfile|data_readRegA[6]~542_combout  = (\my_regfile|register[31].reg_i|reg32[6].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|register[31].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~542 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \my_regfile|register[26].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \my_regfile|register[25].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~540 (
// Equation(s):
// \my_regfile|data_readRegA[6]~540_combout  = (\my_regfile|register[26].reg_i|reg32[6].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|register[25].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|register[26].reg_i|reg32[6].dffe_i|q~q  & (((\my_regfile|register[25].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|register[26].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~540 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \my_regfile|register[30].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[30].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N25
dffeas \my_regfile|register[30].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N27
dffeas \my_regfile|register[29].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[6]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~543 (
// Equation(s):
// \my_regfile|data_readRegA[6]~543_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (((\my_regfile|register[29].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[30].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[29].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~543 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N17
dffeas \my_regfile|register[28].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \my_regfile|register[27].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~541 (
// Equation(s):
// \my_regfile|data_readRegA[6]~541_combout  = (\my_regfile|register[28].reg_i|reg32[6].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[6].dffe_i|q~q )))) 
// # (!\my_regfile|register[28].reg_i|reg32[6].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[6].dffe_i|q~q )))

	.dataa(\my_regfile|register[28].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~541 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~544 (
// Equation(s):
// \my_regfile|data_readRegA[6]~544_combout  = (\my_regfile|data_readRegA[6]~542_combout ) # ((\my_regfile|data_readRegA[6]~540_combout ) # ((\my_regfile|data_readRegA[6]~543_combout ) # (\my_regfile|data_readRegA[6]~541_combout )))

	.dataa(\my_regfile|data_readRegA[6]~542_combout ),
	.datab(\my_regfile|data_readRegA[6]~540_combout ),
	.datac(\my_regfile|data_readRegA[6]~543_combout ),
	.datad(\my_regfile|data_readRegA[6]~541_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~544 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N2
cycloneive_lcell_comb \my_regfile|register[22].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[22].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N3
dffeas \my_regfile|register[22].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N24
cycloneive_lcell_comb \my_regfile|register[21].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[21].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N25
dffeas \my_regfile|register[21].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~537 (
// Equation(s):
// \my_regfile|data_readRegA[6]~537_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[6].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (((\my_regfile|readA_decode|WideAnd0~118_combout  & \my_regfile|register[21].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datad(\my_regfile|register[21].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~537 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N15
dffeas \my_regfile|register[20].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N20
cycloneive_lcell_comb \my_regfile|register[19].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[19].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[19].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[19].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N21
dffeas \my_regfile|register[19].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~536 (
// Equation(s):
// \my_regfile|data_readRegA[6]~536_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[6].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & (\my_regfile|register[20].reg_i|reg32[6].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[20].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|register[19].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~536 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N19
dffeas \my_regfile|register[23].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N16
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N17
dffeas \my_regfile|register[24].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~538 (
// Equation(s):
// \my_regfile|data_readRegA[6]~538_combout  = (\my_regfile|readA_decode|WideAnd0~119_combout  & ((\my_regfile|register[24].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[6].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[6].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~538 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N24
cycloneive_lcell_comb \my_regfile|register[17].reg_i|reg32[6].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[17].reg_i|reg32[6].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[6]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[6].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].reg_i|reg32[6].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N25
dffeas \my_regfile|register[17].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].reg_i|reg32[6].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N3
dffeas \my_regfile|register[18].reg_i|reg32[6].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~36_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~535 (
// Equation(s):
// \my_regfile|data_readRegA[6]~535_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[6].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (((\my_regfile|register[18].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[17].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[18].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~535 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~539 (
// Equation(s):
// \my_regfile|data_readRegA[6]~539_combout  = (\my_regfile|data_readRegA[6]~537_combout ) # ((\my_regfile|data_readRegA[6]~536_combout ) # ((\my_regfile|data_readRegA[6]~538_combout ) # (\my_regfile|data_readRegA[6]~535_combout )))

	.dataa(\my_regfile|data_readRegA[6]~537_combout ),
	.datab(\my_regfile|data_readRegA[6]~536_combout ),
	.datac(\my_regfile|data_readRegA[6]~538_combout ),
	.datad(\my_regfile|data_readRegA[6]~535_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~539 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~545 (
// Equation(s):
// \my_regfile|data_readRegA[6]~545_combout  = (\my_regfile|data_readRegA[6]~529_combout ) # ((\my_regfile|data_readRegA[6]~534_combout ) # ((\my_regfile|data_readRegA[6]~544_combout ) # (\my_regfile|data_readRegA[6]~539_combout )))

	.dataa(\my_regfile|data_readRegA[6]~529_combout ),
	.datab(\my_regfile|data_readRegA[6]~534_combout ),
	.datac(\my_regfile|data_readRegA[6]~544_combout ),
	.datad(\my_regfile|data_readRegA[6]~539_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~545 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~55 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~55_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~503_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[6]~545_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[8]~503_combout ),
	.datad(\my_regfile|data_readRegA[6]~545_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~55 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~57 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~57_combout  = (\my_processor|my_alu|ShiftRight0~55_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftRight0~56_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~56_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~57 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector25~0 (
// Equation(s):
// \my_processor|my_alu|Selector25~0_combout  = (\my_processor|my_alu|Selector26~0_combout  & (((\my_processor|my_alu|ShiftRight0~61_combout )) # (!\my_processor|my_alu|Selector0~1_combout ))) # (!\my_processor|my_alu|Selector26~0_combout  & 
// (\my_processor|my_alu|Selector0~1_combout  & (\my_processor|my_alu|ShiftRight0~57_combout )))

	.dataa(\my_processor|my_alu|Selector26~0_combout ),
	.datab(\my_processor|my_alu|Selector0~1_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~57_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~0 .lut_mask = 16'hEA62;
defparam \my_processor|my_alu|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector25~1 (
// Equation(s):
// \my_processor|my_alu|Selector25~1_combout  = (\my_processor|my_alu|Selector0~1_combout  & (((\my_processor|my_alu|Selector25~0_combout )))) # (!\my_processor|my_alu|Selector0~1_combout  & ((\my_processor|my_alu|Selector25~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~85_combout )) # (!\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|my_alu|ShiftRight0~82_combout )))))

	.dataa(\my_processor|my_alu|Selector0~1_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~85_combout ),
	.datac(\my_processor|my_alu|Selector25~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~1 .lut_mask = 16'hE5E0;
defparam \my_processor|my_alu|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector25~2 (
// Equation(s):
// \my_processor|my_alu|Selector25~2_combout  = (\my_processor|my_alu|Selector31~10_combout  & (((\my_processor|my_alu|Selector26~1_combout  & \my_processor|my_alu|ShiftLeft0~43_combout )))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// ((\my_processor|my_alu|Add1~12_combout ) # ((!\my_processor|my_alu|Selector26~1_combout ))))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Add1~12_combout ),
	.datac(\my_processor|my_alu|Selector26~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~2 .lut_mask = 16'hE545;
defparam \my_processor|my_alu|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector25~3 (
// Equation(s):
// \my_processor|my_alu|Selector25~3_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|realInputB[6]~25_combout  & ((\my_regfile|data_readRegA[6]~545_combout ) # (!\my_processor|my_alu|Selector25~2_combout ))) # 
// (!\my_processor|realInputB[6]~25_combout  & (\my_regfile|data_readRegA[6]~545_combout  & !\my_processor|my_alu|Selector25~2_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector25~2_combout ))))

	.dataa(\my_processor|realInputB[6]~25_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_regfile|data_readRegA[6]~545_combout ),
	.datad(\my_processor|my_alu|Selector25~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~3 .lut_mask = 16'hB3C8;
defparam \my_processor|my_alu|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector25~4 (
// Equation(s):
// \my_processor|my_alu|Selector25~4_combout  = (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector29~4_combout  & (\my_processor|my_alu|Selector25~1_combout )) # (!\my_processor|my_alu|Selector29~4_combout  & 
// ((\my_processor|my_alu|Selector25~3_combout )))))

	.dataa(\my_processor|my_alu|Selector29~4_combout ),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(\my_processor|my_alu|Selector25~1_combout ),
	.datad(\my_processor|my_alu|Selector25~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~4 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector25~5 (
// Equation(s):
// \my_processor|my_alu|Selector25~5_combout  = (\my_processor|my_alu|Selector25~4_combout ) # ((\my_processor|my_alu|Selector31~14_combout  & \my_processor|my_alu|Add0~12_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(\my_processor|my_alu|Add0~12_combout ),
	.datad(\my_processor|my_alu|Selector25~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~5 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[5]~566_combout ,\my_regfile|data_readRegB[4]~587_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneive_lcell_comb \my_processor|data_writeReg[5]~31 (
// Equation(s):
// \my_processor|data_writeReg[5]~31_combout  = (\my_processor|data_writeReg[11]~212_combout  & (((!\my_processor|WideOr0~0_combout )))) # (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|WideOr0~0_combout  & 
// ((\my_processor|my_alu|Selector26~7_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|my_alu|Selector26~7_combout ),
	.datad(\my_processor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~31 .lut_mask = 16'h50EE;
defparam \my_processor|data_writeReg[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \my_processor|data_writeReg[5]~32 (
// Equation(s):
// \my_processor|data_writeReg[5]~32_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[5]~31_combout  & ((\my_processor|pc_alu|Add0~10_combout ))) # (!\my_processor|data_writeReg[5]~31_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [5])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[5]~31_combout ))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|pc_alu|Add0~10_combout ),
	.datad(\my_processor|data_writeReg[5]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~32 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \my_processor|data_writeReg[5]~33 (
// Equation(s):
// \my_processor|data_writeReg[5]~33_combout  = (\my_processor|data_writeReg[5]~32_combout  & ((!\my_processor|WideOr0~0_combout ) # (!\my_processor|exception~2_combout )))

	.dataa(\my_processor|exception~2_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~33 .lut_mask = 16'h7700;
defparam \my_processor|data_writeReg[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N27
dffeas \my_regfile|register[7].reg_i|reg32[5].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~553 (
// Equation(s):
// \my_regfile|data_readRegB[5]~553_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[5].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[23].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~553 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~551 (
// Equation(s):
// \my_regfile|data_readRegB[5]~551_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[5].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[5].dffe_i|q~q )))))

	.dataa(\my_regfile|register[21].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~551 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[5]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~554 (
// Equation(s):
// \my_regfile|data_readRegB[5]~554_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[5].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[24].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~554 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~552 (
// Equation(s):
// \my_regfile|data_readRegB[5]~552_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[5].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[5].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~552 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~555 (
// Equation(s):
// \my_regfile|data_readRegB[5]~555_combout  = (\my_regfile|data_readRegB[5]~553_combout ) # ((\my_regfile|data_readRegB[5]~551_combout ) # ((\my_regfile|data_readRegB[5]~554_combout ) # (\my_regfile|data_readRegB[5]~552_combout )))

	.dataa(\my_regfile|data_readRegB[5]~553_combout ),
	.datab(\my_regfile|data_readRegB[5]~551_combout ),
	.datac(\my_regfile|data_readRegB[5]~554_combout ),
	.datad(\my_regfile|data_readRegB[5]~552_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~555 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~548 (
// Equation(s):
// \my_regfile|data_readRegB[5]~548_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[5].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[5].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~548 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~546 (
// Equation(s):
// \my_regfile|data_readRegB[5]~546_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[5].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_regfile|register[17].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~546 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[5]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~549 (
// Equation(s):
// \my_regfile|data_readRegB[5]~549_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[5].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[5].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_regfile|register[4].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~549 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~547 (
// Equation(s):
// \my_regfile|data_readRegB[5]~547_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[5].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~547 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~550 (
// Equation(s):
// \my_regfile|data_readRegB[5]~550_combout  = (\my_regfile|data_readRegB[5]~548_combout ) # ((\my_regfile|data_readRegB[5]~546_combout ) # ((\my_regfile|data_readRegB[5]~549_combout ) # (\my_regfile|data_readRegB[5]~547_combout )))

	.dataa(\my_regfile|data_readRegB[5]~548_combout ),
	.datab(\my_regfile|data_readRegB[5]~546_combout ),
	.datac(\my_regfile|data_readRegB[5]~549_combout ),
	.datad(\my_regfile|data_readRegB[5]~547_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~550 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~562 (
// Equation(s):
// \my_regfile|data_readRegB[5]~562_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[5].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~562 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~561 (
// Equation(s):
// \my_regfile|data_readRegB[5]~561_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[5].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|register[13].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~561 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~564 (
// Equation(s):
// \my_regfile|data_readRegB[5]~564_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[5].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[5].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~564 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~563 (
// Equation(s):
// \my_regfile|data_readRegB[5]~563_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[5].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[16].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~563 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~565 (
// Equation(s):
// \my_regfile|data_readRegB[5]~565_combout  = (\my_regfile|data_readRegB[5]~562_combout ) # ((\my_regfile|data_readRegB[5]~561_combout ) # ((\my_regfile|data_readRegB[5]~564_combout ) # (\my_regfile|data_readRegB[5]~563_combout )))

	.dataa(\my_regfile|data_readRegB[5]~562_combout ),
	.datab(\my_regfile|data_readRegB[5]~561_combout ),
	.datac(\my_regfile|data_readRegB[5]~564_combout ),
	.datad(\my_regfile|data_readRegB[5]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~565 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~556 (
// Equation(s):
// \my_regfile|data_readRegB[5]~556_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[5].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[5].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[9].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~556 .lut_mask = 16'h8A80;
defparam \my_regfile|data_readRegB[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~559 (
// Equation(s):
// \my_regfile|data_readRegB[5]~559_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[5].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[28].reg_i|reg32[5].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~559 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~558 (
// Equation(s):
// \my_regfile|data_readRegB[5]~558_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[5].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[5].dffe_i|q~q )))))

	.dataa(\my_regfile|register[27].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[11].reg_i|reg32[5].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~558 .lut_mask = 16'h8C80;
defparam \my_regfile|data_readRegB[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~557 (
// Equation(s):
// \my_regfile|data_readRegB[5]~557_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[5].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[5].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[5].dffe_i|q~q ),
	.datab(\my_regfile|register[26].reg_i|reg32[5].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~557 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~560 (
// Equation(s):
// \my_regfile|data_readRegB[5]~560_combout  = (\my_regfile|data_readRegB[5]~556_combout ) # ((\my_regfile|data_readRegB[5]~559_combout ) # ((\my_regfile|data_readRegB[5]~558_combout ) # (\my_regfile|data_readRegB[5]~557_combout )))

	.dataa(\my_regfile|data_readRegB[5]~556_combout ),
	.datab(\my_regfile|data_readRegB[5]~559_combout ),
	.datac(\my_regfile|data_readRegB[5]~558_combout ),
	.datad(\my_regfile|data_readRegB[5]~557_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~560 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~566 (
// Equation(s):
// \my_regfile|data_readRegB[5]~566_combout  = (\my_regfile|data_readRegB[5]~555_combout ) # ((\my_regfile|data_readRegB[5]~550_combout ) # ((\my_regfile|data_readRegB[5]~565_combout ) # (\my_regfile|data_readRegB[5]~560_combout )))

	.dataa(\my_regfile|data_readRegB[5]~555_combout ),
	.datab(\my_regfile|data_readRegB[5]~550_combout ),
	.datac(\my_regfile|data_readRegB[5]~565_combout ),
	.datad(\my_regfile|data_readRegB[5]~560_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~566 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
cycloneive_lcell_comb \my_processor|realInputB[5]~26 (
// Equation(s):
// \my_processor|realInputB[5]~26_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[5]~566_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\my_processor|WideOr1~combout ),
	.datad(\my_regfile|data_readRegB[5]~566_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[5]~26 .lut_mask = 16'hAFA0;
defparam \my_processor|realInputB[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~26 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[8]~503_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[7]~524_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[8]~503_combout ),
	.datad(\my_regfile|data_readRegA[7]~524_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~26 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~27 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[6]~545_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[5]~566_combout ))

	.dataa(\my_regfile|data_readRegA[5]~566_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[6]~545_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~27 .lut_mask = 16'hEE22;
defparam \my_processor|my_alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~28 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~28_combout  = (\my_processor|my_alu|ShiftRight0~26_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~27_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~26_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~28 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector26~2 (
// Equation(s):
// \my_processor|my_alu|Selector26~2_combout  = (\my_processor|my_alu|Selector0~1_combout  & (!\my_processor|my_alu|Selector26~0_combout  & (\my_processor|my_alu|ShiftRight0~28_combout ))) # (!\my_processor|my_alu|Selector0~1_combout  & 
// ((\my_processor|my_alu|Selector26~0_combout ) # ((\my_processor|my_alu|ShiftRight0~78_combout ))))

	.dataa(\my_processor|my_alu|Selector0~1_combout ),
	.datab(\my_processor|my_alu|Selector26~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~28_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~2 .lut_mask = 16'h7564;
defparam \my_processor|my_alu|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector26~3 (
// Equation(s):
// \my_processor|my_alu|Selector26~3_combout  = (\my_processor|my_alu|Selector26~0_combout  & ((\my_processor|my_alu|Selector26~2_combout  & (\my_processor|my_alu|ShiftRight0~81_combout )) # (!\my_processor|my_alu|Selector26~2_combout  & 
// ((\my_processor|my_alu|ShiftRight0~32_combout ))))) # (!\my_processor|my_alu|Selector26~0_combout  & (((\my_processor|my_alu|Selector26~2_combout ))))

	.dataa(\my_processor|my_alu|Selector26~0_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~81_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~32_combout ),
	.datad(\my_processor|my_alu|Selector26~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~3 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector26~4 (
// Equation(s):
// \my_processor|my_alu|Selector26~4_combout  = (\my_processor|my_alu|Selector26~1_combout  & ((\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|ShiftLeft0~41_combout ))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// (\my_processor|my_alu|Add1~10_combout )))) # (!\my_processor|my_alu|Selector26~1_combout  & (!\my_processor|my_alu|Selector31~10_combout ))

	.dataa(\my_processor|my_alu|Selector26~1_combout ),
	.datab(\my_processor|my_alu|Selector31~10_combout ),
	.datac(\my_processor|my_alu|Add1~10_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~4 .lut_mask = 16'hB931;
defparam \my_processor|my_alu|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector26~5 (
// Equation(s):
// \my_processor|my_alu|Selector26~5_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|realInputB[5]~26_combout  & ((\my_regfile|data_readRegA[5]~566_combout ) # (!\my_processor|my_alu|Selector26~4_combout ))) # 
// (!\my_processor|realInputB[5]~26_combout  & (\my_regfile|data_readRegA[5]~566_combout  & !\my_processor|my_alu|Selector26~4_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector26~4_combout ))))

	.dataa(\my_processor|realInputB[5]~26_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_regfile|data_readRegA[5]~566_combout ),
	.datad(\my_processor|my_alu|Selector26~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~5 .lut_mask = 16'hB3C8;
defparam \my_processor|my_alu|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector26~6 (
// Equation(s):
// \my_processor|my_alu|Selector26~6_combout  = (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector29~4_combout  & (\my_processor|my_alu|Selector26~3_combout )) # (!\my_processor|my_alu|Selector29~4_combout  & 
// ((\my_processor|my_alu|Selector26~5_combout )))))

	.dataa(\my_processor|my_alu|Selector26~3_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|my_alu|Selector31~14_combout ),
	.datad(\my_processor|my_alu|Selector26~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~6 .lut_mask = 16'h0B08;
defparam \my_processor|my_alu|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector26~7 (
// Equation(s):
// \my_processor|my_alu|Selector26~7_combout  = (\my_processor|my_alu|Selector26~6_combout ) # ((\my_processor|my_alu|Add0~10_combout  & \my_processor|my_alu|Selector31~14_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Add0~10_combout ),
	.datac(\my_processor|my_alu|Selector31~14_combout ),
	.datad(\my_processor|my_alu|Selector26~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~7 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|Selector26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[9]~482_combout ,\my_regfile|data_readRegB[8]~503_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneive_lcell_comb \my_processor|data_writeReg[8]~40 (
// Equation(s):
// \my_processor|data_writeReg[8]~40_combout  = (\my_processor|data_writeReg[11]~212_combout  & (((!\my_processor|WideOr0~0_combout )))) # (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|WideOr0~0_combout  & 
// ((\my_processor|my_alu|Selector23~5_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_processor|my_alu|Selector23~5_combout ),
	.datad(\my_processor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~40 .lut_mask = 16'h30EE;
defparam \my_processor|data_writeReg[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneive_lcell_comb \my_processor|data_writeReg[8]~41 (
// Equation(s):
// \my_processor|data_writeReg[8]~41_combout  = (\my_processor|data_writeReg[8]~40_combout  & (((\my_processor|pc_alu|Add0~16_combout ) # (!\my_processor|data_writeReg[11]~212_combout )))) # (!\my_processor|data_writeReg[8]~40_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|data_writeReg[11]~212_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|data_writeReg[8]~40_combout ),
	.datac(\my_processor|pc_alu|Add0~16_combout ),
	.datad(\my_processor|data_writeReg[11]~212_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~41 .lut_mask = 16'hE2CC;
defparam \my_processor|data_writeReg[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneive_lcell_comb \my_processor|data_writeReg[8]~42 (
// Equation(s):
// \my_processor|data_writeReg[8]~42_combout  = (\my_processor|data_writeReg[8]~41_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[8]~41_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~42 .lut_mask = 16'h30F0;
defparam \my_processor|data_writeReg[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N9
dffeas \my_regfile|register[22].reg_i|reg32[8].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~42_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~489 (
// Equation(s):
// \my_regfile|data_readRegB[8]~489_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_regfile|register[22].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_regfile|register[6].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~489 .lut_mask = 16'hA0C0;
defparam \my_regfile|data_readRegB[8]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~488 (
// Equation(s):
// \my_regfile|data_readRegB[8]~488_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[8].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[21].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~488 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[8]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~491 (
// Equation(s):
// \my_regfile|data_readRegB[8]~491_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~491 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[8]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~490 (
// Equation(s):
// \my_regfile|data_readRegB[8]~490_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[8].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~490 .lut_mask = 16'hC088;
defparam \my_regfile|data_readRegB[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~492 (
// Equation(s):
// \my_regfile|data_readRegB[8]~492_combout  = (\my_regfile|data_readRegB[8]~489_combout ) # ((\my_regfile|data_readRegB[8]~488_combout ) # ((\my_regfile|data_readRegB[8]~491_combout ) # (\my_regfile|data_readRegB[8]~490_combout )))

	.dataa(\my_regfile|data_readRegB[8]~489_combout ),
	.datab(\my_regfile|data_readRegB[8]~488_combout ),
	.datac(\my_regfile|data_readRegB[8]~491_combout ),
	.datad(\my_regfile|data_readRegB[8]~490_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~492 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~498 (
// Equation(s):
// \my_regfile|data_readRegB[8]~498_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_regfile|register[29].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~498 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~499 (
// Equation(s):
// \my_regfile|data_readRegB[8]~499_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[8].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~499 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~500 (
// Equation(s):
// \my_regfile|data_readRegB[8]~500_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~500 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~501 (
// Equation(s):
// \my_regfile|data_readRegB[8]~501_combout  = (\my_regfile|data_readRegB[8]~500_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[8].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datad(\my_regfile|data_readRegB[8]~500_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~501 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~493 (
// Equation(s):
// \my_regfile|data_readRegB[8]~493_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~493 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~496 (
// Equation(s):
// \my_regfile|data_readRegB[8]~496_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[8].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[28].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~496 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~495 (
// Equation(s):
// \my_regfile|data_readRegB[8]~495_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[8].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[27].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~495 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~494 (
// Equation(s):
// \my_regfile|data_readRegB[8]~494_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~494 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~497 (
// Equation(s):
// \my_regfile|data_readRegB[8]~497_combout  = (\my_regfile|data_readRegB[8]~493_combout ) # ((\my_regfile|data_readRegB[8]~496_combout ) # ((\my_regfile|data_readRegB[8]~495_combout ) # (\my_regfile|data_readRegB[8]~494_combout )))

	.dataa(\my_regfile|data_readRegB[8]~493_combout ),
	.datab(\my_regfile|data_readRegB[8]~496_combout ),
	.datac(\my_regfile|data_readRegB[8]~495_combout ),
	.datad(\my_regfile|data_readRegB[8]~494_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~497 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~502 (
// Equation(s):
// \my_regfile|data_readRegB[8]~502_combout  = (\my_regfile|data_readRegB[8]~498_combout ) # ((\my_regfile|data_readRegB[8]~499_combout ) # ((\my_regfile|data_readRegB[8]~501_combout ) # (\my_regfile|data_readRegB[8]~497_combout )))

	.dataa(\my_regfile|data_readRegB[8]~498_combout ),
	.datab(\my_regfile|data_readRegB[8]~499_combout ),
	.datac(\my_regfile|data_readRegB[8]~501_combout ),
	.datad(\my_regfile|data_readRegB[8]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~502 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~485 (
// Equation(s):
// \my_regfile|data_readRegB[8]~485_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~485 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[8]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~483 (
// Equation(s):
// \my_regfile|data_readRegB[8]~483_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datab(\my_regfile|register[17].reg_i|reg32[8].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[1].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~483 .lut_mask = 16'h8A80;
defparam \my_regfile|data_readRegB[8]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~484 (
// Equation(s):
// \my_regfile|data_readRegB[8]~484_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[8].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[8].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[8].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~484 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[8]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~486 (
// Equation(s):
// \my_regfile|data_readRegB[8]~486_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[8].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[8].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[8].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[8].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~486 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[8]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~487 (
// Equation(s):
// \my_regfile|data_readRegB[8]~487_combout  = (\my_regfile|data_readRegB[8]~485_combout ) # ((\my_regfile|data_readRegB[8]~483_combout ) # ((\my_regfile|data_readRegB[8]~484_combout ) # (\my_regfile|data_readRegB[8]~486_combout )))

	.dataa(\my_regfile|data_readRegB[8]~485_combout ),
	.datab(\my_regfile|data_readRegB[8]~483_combout ),
	.datac(\my_regfile|data_readRegB[8]~484_combout ),
	.datad(\my_regfile|data_readRegB[8]~486_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~487 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[8]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~503 (
// Equation(s):
// \my_regfile|data_readRegB[8]~503_combout  = (\my_regfile|data_readRegB[8]~492_combout ) # ((\my_regfile|data_readRegB[8]~502_combout ) # (\my_regfile|data_readRegB[8]~487_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[8]~492_combout ),
	.datac(\my_regfile|data_readRegB[8]~502_combout ),
	.datad(\my_regfile|data_readRegB[8]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~503 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \my_processor|data_writeReg[9]~43 (
// Equation(s):
// \my_processor|data_writeReg[9]~43_combout  = (\my_processor|data_writeReg[11]~212_combout  & (((!\my_processor|WideOr0~0_combout )))) # (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|WideOr0~0_combout  & 
// ((\my_processor|my_alu|Selector22~4_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_processor|my_alu|Selector22~4_combout ),
	.datad(\my_processor|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~43 .lut_mask = 16'h30EE;
defparam \my_processor|data_writeReg[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \my_processor|data_writeReg[9]~44 (
// Equation(s):
// \my_processor|data_writeReg[9]~44_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[9]~43_combout  & ((\my_processor|pc_alu|Add0~18_combout ))) # (!\my_processor|data_writeReg[9]~43_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [9])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[9]~43_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_processor|pc_alu|Add0~18_combout ),
	.datad(\my_processor|data_writeReg[9]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~44 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \my_processor|data_writeReg[9]~213 (
// Equation(s):
// \my_processor|data_writeReg[9]~213_combout  = (\my_processor|data_writeReg[9]~44_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|data_writeReg[9]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~213 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[9]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N17
dffeas \my_regfile|register[5].reg_i|reg32[9].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~213_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~464 (
// Equation(s):
// \my_regfile|data_readRegA[9]~464_combout  = (\my_regfile|register[5].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~103_combout ) # ((\my_regfile|register[6].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout )))) 
// # (!\my_regfile|register[5].reg_i|reg32[9].dffe_i|q~q  & (((\my_regfile|register[6].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[9].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~464 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[9]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~465 (
// Equation(s):
// \my_regfile|data_readRegA[9]~465_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[9].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~465 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~462 (
// Equation(s):
// \my_regfile|data_readRegA[9]~462_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|register[2].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~98_combout )))) # 
// (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[2].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~98_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[2].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[1].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~462 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~463 (
// Equation(s):
// \my_regfile|data_readRegA[9]~463_combout  = (\my_regfile|readA_decode|WideAnd0~101_combout  & ((\my_regfile|register[3].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|register[4].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~100_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[4].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~100_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~463 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~466 (
// Equation(s):
// \my_regfile|data_readRegA[9]~466_combout  = (\my_regfile|data_readRegA[9]~464_combout ) # ((\my_regfile|data_readRegA[9]~465_combout ) # ((\my_regfile|data_readRegA[9]~462_combout ) # (\my_regfile|data_readRegA[9]~463_combout )))

	.dataa(\my_regfile|data_readRegA[9]~464_combout ),
	.datab(\my_regfile|data_readRegA[9]~465_combout ),
	.datac(\my_regfile|data_readRegA[9]~462_combout ),
	.datad(\my_regfile|data_readRegA[9]~463_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~466 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[9]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~474 (
// Equation(s):
// \my_regfile|data_readRegA[9]~474_combout  = (\my_regfile|readA_decode|WideAnd0~118_combout  & ((\my_regfile|register[21].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~117_combout  & \my_regfile|register[22].reg_i|reg32[9].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|register[22].reg_i|reg32[9].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[21].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~474 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~475 (
// Equation(s):
// \my_regfile|data_readRegA[9]~475_combout  = (\my_regfile|register[24].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[9].dffe_i|q~q 
// )))) # (!\my_regfile|register[24].reg_i|reg32[9].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[9].dffe_i|q~q )))

	.dataa(\my_regfile|register[24].reg_i|reg32[9].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~475 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~473 (
// Equation(s):
// \my_regfile|data_readRegA[9]~473_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|register[20].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (((\my_regfile|register[20].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[20].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~473 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~472 (
// Equation(s):
// \my_regfile|data_readRegA[9]~472_combout  = (\my_regfile|register[18].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|register[17].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout 
// )))) # (!\my_regfile|register[18].reg_i|reg32[9].dffe_i|q~q  & (\my_regfile|register[17].reg_i|reg32[9].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~114_combout )))

	.dataa(\my_regfile|register[18].reg_i|reg32[9].dffe_i|q~q ),
	.datab(\my_regfile|register[17].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~472 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~476 (
// Equation(s):
// \my_regfile|data_readRegA[9]~476_combout  = (\my_regfile|data_readRegA[9]~474_combout ) # ((\my_regfile|data_readRegA[9]~475_combout ) # ((\my_regfile|data_readRegA[9]~473_combout ) # (\my_regfile|data_readRegA[9]~472_combout )))

	.dataa(\my_regfile|data_readRegA[9]~474_combout ),
	.datab(\my_regfile|data_readRegA[9]~475_combout ),
	.datac(\my_regfile|data_readRegA[9]~473_combout ),
	.datad(\my_regfile|data_readRegA[9]~472_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~476 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~470 (
// Equation(s):
// \my_regfile|data_readRegA[9]~470_combout  = (\my_regfile|readA_decode|WideAnd0~112_combout  & ((\my_regfile|register[16].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|register[15].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~112_combout  & (((\my_regfile|register[15].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~113_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~470 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[9]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~467 (
// Equation(s):
// \my_regfile|data_readRegA[9]~467_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|register[10].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|register[10].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~467 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~469 (
// Equation(s):
// \my_regfile|data_readRegA[9]~469_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (\my_regfile|register[13].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[13].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[14].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~469 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~468 (
// Equation(s):
// \my_regfile|data_readRegA[9]~468_combout  = (\my_regfile|readA_decode|WideAnd0~109_combout  & ((\my_regfile|register[11].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~108_combout  & \my_regfile|register[12].reg_i|reg32[9].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~468 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~471 (
// Equation(s):
// \my_regfile|data_readRegA[9]~471_combout  = (\my_regfile|data_readRegA[9]~470_combout ) # ((\my_regfile|data_readRegA[9]~467_combout ) # ((\my_regfile|data_readRegA[9]~469_combout ) # (\my_regfile|data_readRegA[9]~468_combout )))

	.dataa(\my_regfile|data_readRegA[9]~470_combout ),
	.datab(\my_regfile|data_readRegA[9]~467_combout ),
	.datac(\my_regfile|data_readRegA[9]~469_combout ),
	.datad(\my_regfile|data_readRegA[9]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~471 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~479 (
// Equation(s):
// \my_regfile|data_readRegA[9]~479_combout  = (\my_regfile|register[31].reg_i|reg32[9].dffe_i|q~q  & (\my_processor|ctrl_readRegA[4]~4_combout  & \my_regfile|readA_decode|WideAnd0~94_combout ))

	.dataa(gnd),
	.datab(\my_regfile|register[31].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~479 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~477 (
// Equation(s):
// \my_regfile|data_readRegA[9]~477_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|register[25].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~122_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (\my_regfile|register[25].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~122_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[26].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~477 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~478 (
// Equation(s):
// \my_regfile|data_readRegA[9]~478_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[9].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[9].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[9].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~478 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~480 (
// Equation(s):
// \my_regfile|data_readRegA[9]~480_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[9].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[9].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[29].reg_i|reg32[9].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[9].dffe_i|q~q ),
	.datac(\my_regfile|register[30].reg_i|reg32[9].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~480 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~481 (
// Equation(s):
// \my_regfile|data_readRegA[9]~481_combout  = (\my_regfile|data_readRegA[9]~479_combout ) # ((\my_regfile|data_readRegA[9]~477_combout ) # ((\my_regfile|data_readRegA[9]~478_combout ) # (\my_regfile|data_readRegA[9]~480_combout )))

	.dataa(\my_regfile|data_readRegA[9]~479_combout ),
	.datab(\my_regfile|data_readRegA[9]~477_combout ),
	.datac(\my_regfile|data_readRegA[9]~478_combout ),
	.datad(\my_regfile|data_readRegA[9]~480_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~481 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~482 (
// Equation(s):
// \my_regfile|data_readRegA[9]~482_combout  = (\my_regfile|data_readRegA[9]~466_combout ) # ((\my_regfile|data_readRegA[9]~476_combout ) # ((\my_regfile|data_readRegA[9]~471_combout ) # (\my_regfile|data_readRegA[9]~481_combout )))

	.dataa(\my_regfile|data_readRegA[9]~466_combout ),
	.datab(\my_regfile|data_readRegA[9]~476_combout ),
	.datac(\my_regfile|data_readRegA[9]~471_combout ),
	.datad(\my_regfile|data_readRegA[9]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~482 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~7 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~440_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~482_combout )))

	.dataa(\my_regfile|data_readRegA[11]~440_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[9]~482_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~7 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~9 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~8_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~7_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~9 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~2 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[5]~566_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[4]~587_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[5]~566_combout ),
	.datad(\my_regfile|data_readRegA[4]~587_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~2 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~1 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[7]~524_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[6]~545_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[7]~524_combout ),
	.datad(\my_regfile|data_readRegA[6]~545_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~1 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~3 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~3_combout  = (\my_processor|my_alu|ShiftRight0~1_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~2_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftRight0~2_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~3 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector27~0 (
// Equation(s):
// \my_processor|my_alu|Selector27~0_combout  = (\my_processor|my_alu|Selector0~1_combout  & ((\my_processor|my_alu|Selector26~0_combout  & (\my_processor|my_alu|ShiftRight0~9_combout )) # (!\my_processor|my_alu|Selector26~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~3_combout ))))) # (!\my_processor|my_alu|Selector0~1_combout  & (((\my_processor|my_alu|Selector26~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~9_combout ),
	.datab(\my_processor|my_alu|Selector0~1_combout ),
	.datac(\my_processor|my_alu|Selector26~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~0 .lut_mask = 16'hBCB0;
defparam \my_processor|my_alu|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector27~1 (
// Equation(s):
// \my_processor|my_alu|Selector27~1_combout  = (\my_processor|my_alu|Selector27~0_combout  & ((\my_processor|my_alu|Selector0~1_combout ) # ((\my_processor|my_alu|ShiftRight0~77_combout )))) # (!\my_processor|my_alu|Selector27~0_combout  & 
// (!\my_processor|my_alu|Selector0~1_combout  & ((\my_processor|my_alu|ShiftRight0~74_combout ))))

	.dataa(\my_processor|my_alu|Selector27~0_combout ),
	.datab(\my_processor|my_alu|Selector0~1_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~77_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~1 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector27~2 (
// Equation(s):
// \my_processor|my_alu|Selector27~2_combout  = (\my_processor|my_alu|Selector31~10_combout  & (((\my_processor|my_alu|Selector26~1_combout  & \my_processor|my_alu|ShiftLeft0~37_combout )))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// ((\my_processor|my_alu|Add1~8_combout ) # ((!\my_processor|my_alu|Selector26~1_combout ))))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Add1~8_combout ),
	.datac(\my_processor|my_alu|Selector26~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~2 .lut_mask = 16'hE545;
defparam \my_processor|my_alu|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector27~3 (
// Equation(s):
// \my_processor|my_alu|Selector27~3_combout  = (\my_processor|my_alu|Selector31~9_combout  & ((\my_regfile|data_readRegA[4]~587_combout  & ((\my_processor|realInputB[4]~27_combout ) # (!\my_processor|my_alu|Selector27~2_combout ))) # 
// (!\my_regfile|data_readRegA[4]~587_combout  & (\my_processor|realInputB[4]~27_combout  & !\my_processor|my_alu|Selector27~2_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector27~2_combout ))))

	.dataa(\my_regfile|data_readRegA[4]~587_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|realInputB[4]~27_combout ),
	.datad(\my_processor|my_alu|Selector27~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~3 .lut_mask = 16'hB3C8;
defparam \my_processor|my_alu|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector27~4 (
// Equation(s):
// \my_processor|my_alu|Selector27~4_combout  = (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector29~4_combout  & (\my_processor|my_alu|Selector27~1_combout )) # (!\my_processor|my_alu|Selector29~4_combout  & 
// ((\my_processor|my_alu|Selector27~3_combout )))))

	.dataa(\my_processor|my_alu|Selector27~1_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|my_alu|Selector31~14_combout ),
	.datad(\my_processor|my_alu|Selector27~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~4 .lut_mask = 16'h0B08;
defparam \my_processor|my_alu|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector27~5 (
// Equation(s):
// \my_processor|my_alu|Selector27~5_combout  = (\my_processor|my_alu|Selector27~4_combout ) # ((\my_processor|my_alu|Selector31~14_combout  & \my_processor|my_alu|Add0~8_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(\my_processor|my_alu|Add0~8_combout ),
	.datad(\my_processor|my_alu|Selector27~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~5 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[3]~608_combout ,\my_regfile|data_readRegB[2]~629_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N18
cycloneive_lcell_comb \my_processor|data_writeReg[3]~25 (
// Equation(s):
// \my_processor|data_writeReg[3]~25_combout  = (\my_processor|WideOr0~0_combout  & (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|my_alu|Selector28~5_combout )))) # (!\my_processor|WideOr0~0_combout  & 
// ((\my_processor|data_writeReg[11]~212_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|my_alu|Selector28~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~25 .lut_mask = 16'h7654;
defparam \my_processor|data_writeReg[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
cycloneive_lcell_comb \my_processor|data_writeReg[3]~26 (
// Equation(s):
// \my_processor|data_writeReg[3]~26_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[3]~25_combout  & (\my_processor|pc_alu|Add0~6_combout )) # (!\my_processor|data_writeReg[3]~25_combout  & 
// ((\my_dmem|altsyncram_component|auto_generated|q_a [3]))))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[3]~25_combout ))))

	.dataa(\my_processor|pc_alu|Add0~6_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|data_writeReg[11]~212_combout ),
	.datad(\my_processor|data_writeReg[3]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~26 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N14
cycloneive_lcell_comb \my_processor|data_writeReg[3]~27 (
// Equation(s):
// \my_processor|data_writeReg[3]~27_combout  = (\my_processor|data_writeReg[3]~26_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|data_writeReg[3]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~27 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N25
dffeas \my_regfile|register[15].reg_i|reg32[3].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~606 (
// Equation(s):
// \my_regfile|data_readRegB[3]~606_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|register[31].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~606 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~604 (
// Equation(s):
// \my_regfile|data_readRegB[3]~604_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~604 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~605 (
// Equation(s):
// \my_regfile|data_readRegB[3]~605_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[3].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[16].reg_i|reg32[3].dffe_i|q~q ),
	.datac(gnd),
	.datad(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~605 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~603 (
// Equation(s):
// \my_regfile|data_readRegB[3]~603_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~603 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~607 (
// Equation(s):
// \my_regfile|data_readRegB[3]~607_combout  = (\my_regfile|data_readRegB[3]~606_combout ) # ((\my_regfile|data_readRegB[3]~604_combout ) # ((\my_regfile|data_readRegB[3]~605_combout ) # (\my_regfile|data_readRegB[3]~603_combout )))

	.dataa(\my_regfile|data_readRegB[3]~606_combout ),
	.datab(\my_regfile|data_readRegB[3]~604_combout ),
	.datac(\my_regfile|data_readRegB[3]~605_combout ),
	.datad(\my_regfile|data_readRegB[3]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~607 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~588 (
// Equation(s):
// \my_regfile|data_readRegB[3]~588_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[3].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[3].dffe_i|q~q )))))

	.dataa(\my_regfile|register[17].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_regfile|register[1].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~588 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~590 (
// Equation(s):
// \my_regfile|data_readRegB[3]~590_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_regfile|register[3].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[19].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~590 .lut_mask = 16'hE020;
defparam \my_regfile|data_readRegB[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~591 (
// Equation(s):
// \my_regfile|data_readRegB[3]~591_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~591 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~589 (
// Equation(s):
// \my_regfile|data_readRegB[3]~589_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[18].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[2].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[18].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~589 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~592 (
// Equation(s):
// \my_regfile|data_readRegB[3]~592_combout  = (\my_regfile|data_readRegB[3]~588_combout ) # ((\my_regfile|data_readRegB[3]~590_combout ) # ((\my_regfile|data_readRegB[3]~591_combout ) # (\my_regfile|data_readRegB[3]~589_combout )))

	.dataa(\my_regfile|data_readRegB[3]~588_combout ),
	.datab(\my_regfile|data_readRegB[3]~590_combout ),
	.datac(\my_regfile|data_readRegB[3]~591_combout ),
	.datad(\my_regfile|data_readRegB[3]~589_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~592 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~595 (
// Equation(s):
// \my_regfile|data_readRegB[3]~595_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[7].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|register[23].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~595 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~594 (
// Equation(s):
// \my_regfile|data_readRegB[3]~594_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[3].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[3].dffe_i|q~q )))))

	.dataa(\my_regfile|register[22].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~594 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~593 (
// Equation(s):
// \my_regfile|data_readRegB[3]~593_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[3].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[3].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~593 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~596 (
// Equation(s):
// \my_regfile|data_readRegB[3]~596_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[3].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[3].dffe_i|q~q )))))

	.dataa(\my_regfile|register[24].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_regfile|register[8].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~596 .lut_mask = 16'hAC00;
defparam \my_regfile|data_readRegB[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~597 (
// Equation(s):
// \my_regfile|data_readRegB[3]~597_combout  = (\my_regfile|data_readRegB[3]~595_combout ) # ((\my_regfile|data_readRegB[3]~594_combout ) # ((\my_regfile|data_readRegB[3]~593_combout ) # (\my_regfile|data_readRegB[3]~596_combout )))

	.dataa(\my_regfile|data_readRegB[3]~595_combout ),
	.datab(\my_regfile|data_readRegB[3]~594_combout ),
	.datac(\my_regfile|data_readRegB[3]~593_combout ),
	.datad(\my_regfile|data_readRegB[3]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~597 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~598 (
// Equation(s):
// \my_regfile|data_readRegB[3]~598_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~598 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~599 (
// Equation(s):
// \my_regfile|data_readRegB[3]~599_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[3].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[3].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[26].reg_i|reg32[3].dffe_i|q~q ),
	.datac(\my_regfile|register[10].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~599 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~601 (
// Equation(s):
// \my_regfile|data_readRegB[3]~601_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[3].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[3].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[3].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[12].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~601 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~600 (
// Equation(s):
// \my_regfile|data_readRegB[3]~600_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[3].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[3].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[3].dffe_i|q~q ),
	.datad(\my_regfile|register[27].reg_i|reg32[3].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~600 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~602 (
// Equation(s):
// \my_regfile|data_readRegB[3]~602_combout  = (\my_regfile|data_readRegB[3]~598_combout ) # ((\my_regfile|data_readRegB[3]~599_combout ) # ((\my_regfile|data_readRegB[3]~601_combout ) # (\my_regfile|data_readRegB[3]~600_combout )))

	.dataa(\my_regfile|data_readRegB[3]~598_combout ),
	.datab(\my_regfile|data_readRegB[3]~599_combout ),
	.datac(\my_regfile|data_readRegB[3]~601_combout ),
	.datad(\my_regfile|data_readRegB[3]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~602 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~608 (
// Equation(s):
// \my_regfile|data_readRegB[3]~608_combout  = (\my_regfile|data_readRegB[3]~607_combout ) # ((\my_regfile|data_readRegB[3]~592_combout ) # ((\my_regfile|data_readRegB[3]~597_combout ) # (\my_regfile|data_readRegB[3]~602_combout )))

	.dataa(\my_regfile|data_readRegB[3]~607_combout ),
	.datab(\my_regfile|data_readRegB[3]~592_combout ),
	.datac(\my_regfile|data_readRegB[3]~597_combout ),
	.datad(\my_regfile|data_readRegB[3]~602_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~608 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
cycloneive_lcell_comb \my_processor|realInputB[3]~28 (
// Equation(s):
// \my_processor|realInputB[3]~28_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[3]~608_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_regfile|data_readRegB[3]~608_combout ),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[3]~28 .lut_mask = 16'hCCF0;
defparam \my_processor|realInputB[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector29~5 (
// Equation(s):
// \my_processor|my_alu|Selector29~5_combout  = (((!\my_processor|ALUop[0]~8_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|mydecoder|WideAnd0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [4])

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|mydecoder|WideAnd0~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~5 .lut_mask = 16'h37FF;
defparam \my_processor|my_alu|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector28~2 (
// Equation(s):
// \my_processor|my_alu|Selector28~2_combout  = (\my_processor|my_alu|Selector29~6_combout  & (\my_processor|my_alu|Selector29~5_combout  & (\my_processor|my_alu|ShiftLeft0~31_combout ))) # (!\my_processor|my_alu|Selector29~6_combout  & 
// (((\my_processor|my_alu|Add1~6_combout )) # (!\my_processor|my_alu|Selector29~5_combout )))

	.dataa(\my_processor|my_alu|Selector29~6_combout ),
	.datab(\my_processor|my_alu|Selector29~5_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.datad(\my_processor|my_alu|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~2 .lut_mask = 16'hD591;
defparam \my_processor|my_alu|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~25 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[4]~587_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[3]~608_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[4]~587_combout ),
	.datad(\my_regfile|data_readRegA[3]~608_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~25 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector28~0 (
// Equation(s):
// \my_processor|my_alu|Selector28~0_combout  = (\my_processor|my_alu|Selector29~1_combout  & ((\my_processor|my_alu|ShiftRight0~70_combout ) # ((\my_processor|my_alu|Selector29~0_combout )))) # (!\my_processor|my_alu|Selector29~1_combout  & 
// (((!\my_processor|my_alu|Selector29~0_combout  & \my_processor|my_alu|ShiftRight0~25_combout ))))

	.dataa(\my_processor|my_alu|Selector29~1_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~70_combout ),
	.datac(\my_processor|my_alu|Selector29~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~0 .lut_mask = 16'hADA8;
defparam \my_processor|my_alu|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector28~1 (
// Equation(s):
// \my_processor|my_alu|Selector28~1_combout  = (\my_processor|my_alu|Selector29~0_combout  & ((\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|ShiftRight0~73_combout ))) # (!\my_processor|my_alu|Selector28~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~27_combout )))) # (!\my_processor|my_alu|Selector29~0_combout  & (((\my_processor|my_alu|Selector28~0_combout ))))

	.dataa(\my_processor|my_alu|Selector29~0_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~27_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~73_combout ),
	.datad(\my_processor|my_alu|Selector28~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~1 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector28~3 (
// Equation(s):
// \my_processor|my_alu|Selector28~3_combout  = (\my_processor|my_alu|Selector28~2_combout  & (((\my_processor|my_alu|Selector28~1_combout )) # (!\my_processor|my_alu|Selector29~4_combout ))) # (!\my_processor|my_alu|Selector28~2_combout  & 
// (\my_processor|my_alu|Selector29~4_combout  & (\my_processor|my_alu|ShiftRight0~69_combout )))

	.dataa(\my_processor|my_alu|Selector28~2_combout ),
	.datab(\my_processor|my_alu|Selector29~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~69_combout ),
	.datad(\my_processor|my_alu|Selector28~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~3 .lut_mask = 16'hEA62;
defparam \my_processor|my_alu|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector28~4 (
// Equation(s):
// \my_processor|my_alu|Selector28~4_combout  = (\my_processor|my_alu|Selector29~9_combout  & (\my_processor|my_alu|Selector29~10_combout )) # (!\my_processor|my_alu|Selector29~9_combout  & ((\my_processor|my_alu|Selector29~10_combout  & 
// (\my_processor|my_alu|Add0~6_combout )) # (!\my_processor|my_alu|Selector29~10_combout  & ((\my_processor|my_alu|Selector28~3_combout )))))

	.dataa(\my_processor|my_alu|Selector29~9_combout ),
	.datab(\my_processor|my_alu|Selector29~10_combout ),
	.datac(\my_processor|my_alu|Add0~6_combout ),
	.datad(\my_processor|my_alu|Selector28~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~4 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector28~5 (
// Equation(s):
// \my_processor|my_alu|Selector28~5_combout  = (\my_processor|my_alu|Selector29~9_combout  & ((\my_processor|realInputB[3]~28_combout  & ((\my_regfile|data_readRegA[3]~608_combout ) # (\my_processor|my_alu|Selector28~4_combout ))) # 
// (!\my_processor|realInputB[3]~28_combout  & (\my_regfile|data_readRegA[3]~608_combout  & \my_processor|my_alu|Selector28~4_combout )))) # (!\my_processor|my_alu|Selector29~9_combout  & (((\my_processor|my_alu|Selector28~4_combout ))))

	.dataa(\my_processor|my_alu|Selector29~9_combout ),
	.datab(\my_processor|realInputB[3]~28_combout ),
	.datac(\my_regfile|data_readRegA[3]~608_combout ),
	.datad(\my_processor|my_alu|Selector28~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~5 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N28
cycloneive_lcell_comb \my_processor|data_writeReg[2]~22 (
// Equation(s):
// \my_processor|data_writeReg[2]~22_combout  = (\my_processor|data_writeReg[11]~212_combout  & (((!\my_processor|WideOr0~0_combout )))) # (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|WideOr0~0_combout  & 
// ((\my_processor|my_alu|Selector29~13_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|my_alu|Selector29~13_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~22 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N26
cycloneive_lcell_comb \my_processor|data_writeReg[2]~23 (
// Equation(s):
// \my_processor|data_writeReg[2]~23_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[2]~22_combout  & ((\my_processor|pc_alu|Add0~4_combout ))) # (!\my_processor|data_writeReg[2]~22_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[2]~22_combout ))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|pc_alu|Add0~4_combout ),
	.datad(\my_processor|data_writeReg[2]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~23 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N30
cycloneive_lcell_comb \my_processor|data_writeReg[2]~24 (
// Equation(s):
// \my_processor|data_writeReg[2]~24_combout  = (\my_processor|data_writeReg[2]~23_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[2]~23_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~24 .lut_mask = 16'h30F0;
defparam \my_processor|data_writeReg[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N7
dffeas \my_regfile|register[6].reg_i|reg32[2].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~611 (
// Equation(s):
// \my_regfile|data_readRegA[2]~611_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[6].reg_i|reg32[2].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[6].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~611 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[2]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~610 (
// Equation(s):
// \my_regfile|data_readRegA[2]~610_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|register[3].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (((\my_regfile|register[3].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_regfile|register[3].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~610 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~612 (
// Equation(s):
// \my_regfile|data_readRegA[2]~612_combout  = (\my_regfile|readA_decode|WideAnd0~105_combout  & ((\my_regfile|register[7].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~104_combout  & \my_regfile|register[8].reg_i|reg32[2].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~105_combout  & (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[8].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~612 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[2]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~609 (
// Equation(s):
// \my_regfile|data_readRegA[2]~609_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~98_combout  & \my_regfile|register[2].reg_i|reg32[2].dffe_i|q~q )))) # 
// (!\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|readA_decode|WideAnd0~98_combout  & ((\my_regfile|register[2].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[2].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~609 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~613 (
// Equation(s):
// \my_regfile|data_readRegA[2]~613_combout  = (\my_regfile|data_readRegA[2]~611_combout ) # ((\my_regfile|data_readRegA[2]~610_combout ) # ((\my_regfile|data_readRegA[2]~612_combout ) # (\my_regfile|data_readRegA[2]~609_combout )))

	.dataa(\my_regfile|data_readRegA[2]~611_combout ),
	.datab(\my_regfile|data_readRegA[2]~610_combout ),
	.datac(\my_regfile|data_readRegA[2]~612_combout ),
	.datad(\my_regfile|data_readRegA[2]~609_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~613 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[2]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~620 (
// Equation(s):
// \my_regfile|data_readRegA[2]~620_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~115_combout  & \my_regfile|register[20].reg_i|reg32[2].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|readA_decode|WideAnd0~115_combout  & ((\my_regfile|register[20].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~620 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~621 (
// Equation(s):
// \my_regfile|data_readRegA[2]~621_combout  = (\my_regfile|readA_decode|WideAnd0~117_combout  & ((\my_regfile|register[22].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|register[21].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|register[21].reg_i|reg32[2].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~118_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datad(\my_regfile|register[22].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~621 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~622 (
// Equation(s):
// \my_regfile|data_readRegA[2]~622_combout  = (\my_regfile|register[24].reg_i|reg32[2].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[2].dffe_i|q~q 
// )))) # (!\my_regfile|register[24].reg_i|reg32[2].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[2].dffe_i|q~q )))

	.dataa(\my_regfile|register[24].reg_i|reg32[2].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~622 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~619 (
// Equation(s):
// \my_regfile|data_readRegA[2]~619_combout  = (\my_regfile|register[18].reg_i|reg32[2].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ) # ((\my_regfile|register[17].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout 
// )))) # (!\my_regfile|register[18].reg_i|reg32[2].dffe_i|q~q  & (((\my_regfile|register[17].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~114_combout ))))

	.dataa(\my_regfile|register[18].reg_i|reg32[2].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~619 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[2]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~623 (
// Equation(s):
// \my_regfile|data_readRegA[2]~623_combout  = (\my_regfile|data_readRegA[2]~620_combout ) # ((\my_regfile|data_readRegA[2]~621_combout ) # ((\my_regfile|data_readRegA[2]~622_combout ) # (\my_regfile|data_readRegA[2]~619_combout )))

	.dataa(\my_regfile|data_readRegA[2]~620_combout ),
	.datab(\my_regfile|data_readRegA[2]~621_combout ),
	.datac(\my_regfile|data_readRegA[2]~622_combout ),
	.datad(\my_regfile|data_readRegA[2]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~623 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~626 (
// Equation(s):
// \my_regfile|data_readRegA[2]~626_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[2].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[2].dffe_i|q~q ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~626 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~624 (
// Equation(s):
// \my_regfile|data_readRegA[2]~624_combout  = (\my_regfile|readA_decode|WideAnd0~121_combout  & ((\my_regfile|register[26].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~122_combout  & \my_regfile|register[25].reg_i|reg32[2].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~121_combout  & (\my_regfile|readA_decode|WideAnd0~122_combout  & (\my_regfile|register[25].reg_i|reg32[2].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~624 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~625 (
// Equation(s):
// \my_regfile|data_readRegA[2]~625_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[2].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & ((\my_regfile|register[28].reg_i|reg32[2].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[28].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~625 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~627 (
// Equation(s):
// \my_regfile|data_readRegA[2]~627_combout  = (\my_regfile|readA_decode|WideAnd0~124_combout  & ((\my_regfile|register[29].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~123_combout  & \my_regfile|register[30].reg_i|reg32[2].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~124_combout  & (\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[30].reg_i|reg32[2].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~627 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~628 (
// Equation(s):
// \my_regfile|data_readRegA[2]~628_combout  = (\my_regfile|data_readRegA[2]~626_combout ) # ((\my_regfile|data_readRegA[2]~624_combout ) # ((\my_regfile|data_readRegA[2]~625_combout ) # (\my_regfile|data_readRegA[2]~627_combout )))

	.dataa(\my_regfile|data_readRegA[2]~626_combout ),
	.datab(\my_regfile|data_readRegA[2]~624_combout ),
	.datac(\my_regfile|data_readRegA[2]~625_combout ),
	.datad(\my_regfile|data_readRegA[2]~627_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~628 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~617 (
// Equation(s):
// \my_regfile|data_readRegA[2]~617_combout  = (\my_regfile|readA_decode|WideAnd0~112_combout  & ((\my_regfile|register[16].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~113_combout  & \my_regfile|register[15].reg_i|reg32[2].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|readA_decode|WideAnd0~113_combout  & (\my_regfile|register[15].reg_i|reg32[2].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[16].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~617 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[2]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~614 (
// Equation(s):
// \my_regfile|data_readRegA[2]~614_combout  = (\my_regfile|readA_decode|WideAnd0~107_combout  & ((\my_regfile|register[9].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|register[10].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~106_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|register[10].reg_i|reg32[2].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~614 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[2]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~616 (
// Equation(s):
// \my_regfile|data_readRegA[2]~616_combout  = (\my_regfile|readA_decode|WideAnd0~110_combout  & ((\my_regfile|register[14].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|register[13].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~110_combout  & (((\my_regfile|register[13].reg_i|reg32[2].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~111_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[2].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~616 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[2]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~615 (
// Equation(s):
// \my_regfile|data_readRegA[2]~615_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[2].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~109_combout  & \my_regfile|register[11].reg_i|reg32[2].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|readA_decode|WideAnd0~109_combout  & (\my_regfile|register[11].reg_i|reg32[2].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[2].dffe_i|q~q ),
	.datad(\my_regfile|register[12].reg_i|reg32[2].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~615 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[2]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~618 (
// Equation(s):
// \my_regfile|data_readRegA[2]~618_combout  = (\my_regfile|data_readRegA[2]~617_combout ) # ((\my_regfile|data_readRegA[2]~614_combout ) # ((\my_regfile|data_readRegA[2]~616_combout ) # (\my_regfile|data_readRegA[2]~615_combout )))

	.dataa(\my_regfile|data_readRegA[2]~617_combout ),
	.datab(\my_regfile|data_readRegA[2]~614_combout ),
	.datac(\my_regfile|data_readRegA[2]~616_combout ),
	.datad(\my_regfile|data_readRegA[2]~615_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~618 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~629 (
// Equation(s):
// \my_regfile|data_readRegA[2]~629_combout  = (\my_regfile|data_readRegA[2]~613_combout ) # ((\my_regfile|data_readRegA[2]~623_combout ) # ((\my_regfile|data_readRegA[2]~628_combout ) # (\my_regfile|data_readRegA[2]~618_combout )))

	.dataa(\my_regfile|data_readRegA[2]~613_combout ),
	.datab(\my_regfile|data_readRegA[2]~623_combout ),
	.datac(\my_regfile|data_readRegA[2]~628_combout ),
	.datad(\my_regfile|data_readRegA[2]~618_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~629 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector29~11 (
// Equation(s):
// \my_processor|my_alu|Selector29~11_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[2]~629_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_regfile|data_readRegB[2]~629_combout ),
	.datad(\my_processor|WideOr1~combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~11 .lut_mask = 16'hCCF0;
defparam \my_processor|my_alu|Selector29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector29~12 (
// Equation(s):
// \my_processor|my_alu|Selector29~12_combout  = (\my_processor|my_alu|Selector29~9_combout  & ((\my_processor|my_alu|Selector29~10_combout  & ((\my_regfile|data_readRegA[2]~629_combout ) # (\my_processor|my_alu|Selector29~11_combout ))) # 
// (!\my_processor|my_alu|Selector29~10_combout  & (\my_regfile|data_readRegA[2]~629_combout  & \my_processor|my_alu|Selector29~11_combout )))) # (!\my_processor|my_alu|Selector29~9_combout  & (\my_processor|my_alu|Selector29~10_combout ))

	.dataa(\my_processor|my_alu|Selector29~9_combout ),
	.datab(\my_processor|my_alu|Selector29~10_combout ),
	.datac(\my_regfile|data_readRegA[2]~629_combout ),
	.datad(\my_processor|my_alu|Selector29~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~12 .lut_mask = 16'hECC4;
defparam \my_processor|my_alu|Selector29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~0 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[3]~608_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[2]~629_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[3]~608_combout ),
	.datad(\my_regfile|data_readRegA[2]~629_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~0 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector29~2 (
// Equation(s):
// \my_processor|my_alu|Selector29~2_combout  = (\my_processor|my_alu|Selector29~0_combout  & (\my_processor|my_alu|Selector29~1_combout )) # (!\my_processor|my_alu|Selector29~0_combout  & ((\my_processor|my_alu|Selector29~1_combout  & 
// (\my_processor|my_alu|ShiftRight0~57_combout )) # (!\my_processor|my_alu|Selector29~1_combout  & ((\my_processor|my_alu|ShiftRight0~0_combout )))))

	.dataa(\my_processor|my_alu|Selector29~0_combout ),
	.datab(\my_processor|my_alu|Selector29~1_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~57_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~2 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector29~3 (
// Equation(s):
// \my_processor|my_alu|Selector29~3_combout  = (\my_processor|my_alu|Selector29~0_combout  & ((\my_processor|my_alu|Selector29~2_combout  & ((\my_processor|my_alu|ShiftRight0~62_combout ))) # (!\my_processor|my_alu|Selector29~2_combout  & 
// (\my_processor|my_alu|ShiftRight0~2_combout )))) # (!\my_processor|my_alu|Selector29~0_combout  & (((\my_processor|my_alu|Selector29~2_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~2_combout ),
	.datab(\my_processor|my_alu|Selector29~0_combout ),
	.datac(\my_processor|my_alu|Selector29~2_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~3 .lut_mask = 16'hF838;
defparam \my_processor|my_alu|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector29~7 (
// Equation(s):
// \my_processor|my_alu|Selector29~7_combout  = (\my_processor|my_alu|Selector29~6_combout  & (\my_processor|my_alu|Selector29~5_combout  & ((\my_processor|my_alu|ShiftLeft0~102_combout )))) # (!\my_processor|my_alu|Selector29~6_combout  & 
// (((\my_processor|my_alu|Add1~4_combout )) # (!\my_processor|my_alu|Selector29~5_combout )))

	.dataa(\my_processor|my_alu|Selector29~6_combout ),
	.datab(\my_processor|my_alu|Selector29~5_combout ),
	.datac(\my_processor|my_alu|Add1~4_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~7 .lut_mask = 16'hD951;
defparam \my_processor|my_alu|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector29~8 (
// Equation(s):
// \my_processor|my_alu|Selector29~8_combout  = (\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|Selector29~7_combout  & ((\my_processor|my_alu|Selector29~3_combout ))) # (!\my_processor|my_alu|Selector29~7_combout  & 
// (\my_processor|my_alu|ShiftRight0~54_combout )))) # (!\my_processor|my_alu|Selector29~4_combout  & (((\my_processor|my_alu|Selector29~7_combout ))))

	.dataa(\my_processor|my_alu|Selector29~4_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~54_combout ),
	.datac(\my_processor|my_alu|Selector29~3_combout ),
	.datad(\my_processor|my_alu|Selector29~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~8 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector29~13 (
// Equation(s):
// \my_processor|my_alu|Selector29~13_combout  = (\my_processor|my_alu|Selector29~9_combout  & (((\my_processor|my_alu|Selector29~12_combout )))) # (!\my_processor|my_alu|Selector29~9_combout  & ((\my_processor|my_alu|Selector29~12_combout  & 
// (\my_processor|my_alu|Add0~4_combout )) # (!\my_processor|my_alu|Selector29~12_combout  & ((\my_processor|my_alu|Selector29~8_combout )))))

	.dataa(\my_processor|my_alu|Add0~4_combout ),
	.datab(\my_processor|my_alu|Selector29~9_combout ),
	.datac(\my_processor|my_alu|Selector29~12_combout ),
	.datad(\my_processor|my_alu|Selector29~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~13 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|Selector29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[1]~650_combout ,\my_regfile|data_readRegB[0]~671_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneive_lcell_comb \my_processor|data_writeReg[1]~18 (
// Equation(s):
// \my_processor|data_writeReg[1]~18_combout  = (\my_processor|mydecoder|WideAnd3~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|mydecoder|WideAnd3~combout  & ((\my_processor|my_alu|Selector30~6_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\my_processor|mydecoder|WideAnd3~combout ),
	.datad(\my_processor|my_alu|Selector30~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~18 .lut_mask = 16'hAFA0;
defparam \my_processor|data_writeReg[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneive_lcell_comb \my_processor|data_writeReg[1]~19 (
// Equation(s):
// \my_processor|data_writeReg[1]~19_combout  = (\my_processor|exception~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [27]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|exception~2_combout  & 
// (((\my_processor|data_writeReg[1]~18_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|data_writeReg[1]~18_combout ),
	.datad(\my_processor|exception~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~19 .lut_mask = 16'hEEF0;
defparam \my_processor|data_writeReg[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \my_processor|data_writeReg[1]~21 (
// Equation(s):
// \my_processor|data_writeReg[1]~21_combout  = (\my_processor|WideOr0~0_combout  & ((\my_processor|data_writeReg[1]~19_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_processor|data_writeReg[1]~20_combout ))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~20_combout ),
	.datad(\my_processor|data_writeReg[1]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~21 .lut_mask = 16'hFA50;
defparam \my_processor|data_writeReg[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
cycloneive_lcell_comb \my_regfile|register[24].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[24].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N9
dffeas \my_regfile|register[24].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N3
dffeas \my_regfile|register[23].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~643 (
// Equation(s):
// \my_regfile|data_readRegA[1]~643_combout  = (\my_regfile|register[24].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~119_combout ) # ((\my_regfile|readA_decode|WideAnd0~120_combout  & \my_regfile|register[23].reg_i|reg32[1].dffe_i|q~q 
// )))) # (!\my_regfile|register[24].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~120_combout  & (\my_regfile|register[23].reg_i|reg32[1].dffe_i|q~q )))

	.dataa(\my_regfile|register[24].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~643 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[1]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N14
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N15
dffeas \my_regfile|register[18].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N21
dffeas \my_regfile|register[17].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~640 (
// Equation(s):
// \my_regfile|data_readRegA[1]~640_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[1].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (\my_regfile|register[18].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|register[17].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~640 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[1]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N13
dffeas \my_regfile|register[22].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N23
dffeas \my_regfile|register[21].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~642 (
// Equation(s):
// \my_regfile|data_readRegA[1]~642_combout  = (\my_regfile|register[22].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~117_combout ) # ((\my_regfile|register[21].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout 
// )))) # (!\my_regfile|register[22].reg_i|reg32[1].dffe_i|q~q  & (((\my_regfile|register[21].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~118_combout ))))

	.dataa(\my_regfile|register[22].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~642 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[1]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N4
cycloneive_lcell_comb \my_regfile|register[20].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[20].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N5
dffeas \my_regfile|register[20].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N29
dffeas \my_regfile|register[19].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~641 (
// Equation(s):
// \my_regfile|data_readRegA[1]~641_combout  = (\my_regfile|readA_decode|WideAnd0~116_combout  & ((\my_regfile|register[19].reg_i|reg32[1].dffe_i|q~q ) # ((\my_regfile|register[20].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~116_combout  & (\my_regfile|register[20].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|register[19].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~641 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[1]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~644 (
// Equation(s):
// \my_regfile|data_readRegA[1]~644_combout  = (\my_regfile|data_readRegA[1]~643_combout ) # ((\my_regfile|data_readRegA[1]~640_combout ) # ((\my_regfile|data_readRegA[1]~642_combout ) # (\my_regfile|data_readRegA[1]~641_combout )))

	.dataa(\my_regfile|data_readRegA[1]~643_combout ),
	.datab(\my_regfile|data_readRegA[1]~640_combout ),
	.datac(\my_regfile|data_readRegA[1]~642_combout ),
	.datad(\my_regfile|data_readRegA[1]~641_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~644 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[1]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N13
dffeas \my_regfile|register[26].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N27
dffeas \my_regfile|register[25].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~645 (
// Equation(s):
// \my_regfile|data_readRegA[1]~645_combout  = (\my_regfile|register[26].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~121_combout ) # ((\my_regfile|readA_decode|WideAnd0~122_combout  & \my_regfile|register[25].reg_i|reg32[1].dffe_i|q~q 
// )))) # (!\my_regfile|register[26].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~122_combout  & (\my_regfile|register[25].reg_i|reg32[1].dffe_i|q~q )))

	.dataa(\my_regfile|register[26].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.datac(\my_regfile|register[25].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~645 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[1]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N23
dffeas \my_regfile|register[30].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N31
dffeas \my_regfile|register[29].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~648 (
// Equation(s):
// \my_regfile|data_readRegA[1]~648_combout  = (\my_regfile|register[30].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~123_combout ) # ((\my_regfile|register[29].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|register[30].reg_i|reg32[1].dffe_i|q~q  & (((\my_regfile|register[29].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|register[30].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~648 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N17
dffeas \my_regfile|register[31].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~647 (
// Equation(s):
// \my_regfile|data_readRegA[1]~647_combout  = (\my_regfile|readA_decode|WideAnd0~94_combout  & (\my_regfile|register[31].reg_i|reg32[1].dffe_i|q~q  & \my_processor|ctrl_readRegA[4]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegA[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~647 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[1]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \my_regfile|register[28].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[28].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \my_regfile|register[28].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N9
dffeas \my_regfile|register[27].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~646 (
// Equation(s):
// \my_regfile|data_readRegA[1]~646_combout  = (\my_regfile|register[28].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~96_combout ) # ((\my_regfile|readA_decode|WideAnd0~97_combout  & \my_regfile|register[27].reg_i|reg32[1].dffe_i|q~q )))) 
// # (!\my_regfile|register[28].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|register[27].reg_i|reg32[1].dffe_i|q~q )))

	.dataa(\my_regfile|register[28].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~646 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[1]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~649 (
// Equation(s):
// \my_regfile|data_readRegA[1]~649_combout  = (\my_regfile|data_readRegA[1]~645_combout ) # ((\my_regfile|data_readRegA[1]~648_combout ) # ((\my_regfile|data_readRegA[1]~647_combout ) # (\my_regfile|data_readRegA[1]~646_combout )))

	.dataa(\my_regfile|data_readRegA[1]~645_combout ),
	.datab(\my_regfile|data_readRegA[1]~648_combout ),
	.datac(\my_regfile|data_readRegA[1]~647_combout ),
	.datad(\my_regfile|data_readRegA[1]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~649 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N3
dffeas \my_regfile|register[8].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N15
dffeas \my_regfile|register[7].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~633 (
// Equation(s):
// \my_regfile|data_readRegA[1]~633_combout  = (\my_regfile|readA_decode|WideAnd0~104_combout  & ((\my_regfile|register[8].reg_i|reg32[1].dffe_i|q~q ) # ((\my_regfile|register[7].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~104_combout  & (((\my_regfile|register[7].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|register[7].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~633 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[1]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N3
dffeas \my_regfile|register[1].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N13
dffeas \my_regfile|register[2].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~630 (
// Equation(s):
// \my_regfile|data_readRegA[1]~630_combout  = (\my_regfile|readA_decode|WideAnd0~98_combout  & ((\my_regfile|register[2].reg_i|reg32[1].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~99_combout  & \my_regfile|register[1].reg_i|reg32[1].dffe_i|q~q )))) # 
// (!\my_regfile|readA_decode|WideAnd0~98_combout  & (\my_regfile|readA_decode|WideAnd0~99_combout  & (\my_regfile|register[1].reg_i|reg32[1].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|register[2].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~630 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[1]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N15
dffeas \my_regfile|register[6].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N5
dffeas \my_regfile|register[5].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~632 (
// Equation(s):
// \my_regfile|data_readRegA[1]~632_combout  = (\my_regfile|register[6].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~102_combout ) # ((\my_regfile|readA_decode|WideAnd0~103_combout  & \my_regfile|register[5].reg_i|reg32[1].dffe_i|q~q )))) 
// # (!\my_regfile|register[6].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~103_combout  & (\my_regfile|register[5].reg_i|reg32[1].dffe_i|q~q )))

	.dataa(\my_regfile|register[6].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~632 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[1]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N24
cycloneive_lcell_comb \my_regfile|register[3].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[3].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[3].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[3].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N25
dffeas \my_regfile|register[3].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N0
cycloneive_lcell_comb \my_regfile|register[4].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[4].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[4].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[4].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N1
dffeas \my_regfile|register[4].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~631 (
// Equation(s):
// \my_regfile|data_readRegA[1]~631_combout  = (\my_regfile|readA_decode|WideAnd0~100_combout  & ((\my_regfile|register[4].reg_i|reg32[1].dffe_i|q~q ) # ((\my_regfile|register[3].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~101_combout )))) 
// # (!\my_regfile|readA_decode|WideAnd0~100_combout  & (\my_regfile|register[3].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~101_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datab(\my_regfile|register[3].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|register[4].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~631 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[1]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~634 (
// Equation(s):
// \my_regfile|data_readRegA[1]~634_combout  = (\my_regfile|data_readRegA[1]~633_combout ) # ((\my_regfile|data_readRegA[1]~630_combout ) # ((\my_regfile|data_readRegA[1]~632_combout ) # (\my_regfile|data_readRegA[1]~631_combout )))

	.dataa(\my_regfile|data_readRegA[1]~633_combout ),
	.datab(\my_regfile|data_readRegA[1]~630_combout ),
	.datac(\my_regfile|data_readRegA[1]~632_combout ),
	.datad(\my_regfile|data_readRegA[1]~631_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~634 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[1]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N19
dffeas \my_regfile|register[15].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N1
dffeas \my_regfile|register[16].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~638 (
// Equation(s):
// \my_regfile|data_readRegA[1]~638_combout  = (\my_regfile|readA_decode|WideAnd0~113_combout  & ((\my_regfile|register[15].reg_i|reg32[1].dffe_i|q~q ) # ((\my_regfile|register[16].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~113_combout  & (((\my_regfile|register[16].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~112_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|register[16].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~638 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[1]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \my_regfile|register[12].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[12].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N7
dffeas \my_regfile|register[12].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneive_lcell_comb \my_regfile|register[11].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[11].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N1
dffeas \my_regfile|register[11].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~636 (
// Equation(s):
// \my_regfile|data_readRegA[1]~636_combout  = (\my_regfile|register[12].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~108_combout ) # ((\my_regfile|register[11].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout 
// )))) # (!\my_regfile|register[12].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|register[11].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout )))

	.dataa(\my_regfile|register[12].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|register[11].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~636 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[1]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N9
dffeas \my_regfile|register[10].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N15
dffeas \my_regfile|register[9].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~635 (
// Equation(s):
// \my_regfile|data_readRegA[1]~635_combout  = (\my_regfile|register[10].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~106_combout ) # ((\my_regfile|register[9].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~107_combout 
// )))) # (!\my_regfile|register[10].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|register[9].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~107_combout )))

	.dataa(\my_regfile|register[10].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|register[9].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~635 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[1]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N27
dffeas \my_regfile|register[13].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N0
cycloneive_lcell_comb \my_regfile|register[14].reg_i|reg32[1].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[14].reg_i|reg32[1].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[1]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[14].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[1].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[14].reg_i|reg32[1].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N1
dffeas \my_regfile|register[14].reg_i|reg32[1].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].reg_i|reg32[1].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].reg_i|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].reg_i|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].reg_i|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~637 (
// Equation(s):
// \my_regfile|data_readRegA[1]~637_combout  = (\my_regfile|register[13].reg_i|reg32[1].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~111_combout ) # ((\my_regfile|register[14].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~110_combout 
// )))) # (!\my_regfile|register[13].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|register[14].reg_i|reg32[1].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~110_combout )))

	.dataa(\my_regfile|register[13].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|register[14].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~637 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[1]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~639 (
// Equation(s):
// \my_regfile|data_readRegA[1]~639_combout  = (\my_regfile|data_readRegA[1]~638_combout ) # ((\my_regfile|data_readRegA[1]~636_combout ) # ((\my_regfile|data_readRegA[1]~635_combout ) # (\my_regfile|data_readRegA[1]~637_combout )))

	.dataa(\my_regfile|data_readRegA[1]~638_combout ),
	.datab(\my_regfile|data_readRegA[1]~636_combout ),
	.datac(\my_regfile|data_readRegA[1]~635_combout ),
	.datad(\my_regfile|data_readRegA[1]~637_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~639 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[1]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~650 (
// Equation(s):
// \my_regfile|data_readRegA[1]~650_combout  = (\my_regfile|data_readRegA[1]~644_combout ) # ((\my_regfile|data_readRegA[1]~649_combout ) # ((\my_regfile|data_readRegA[1]~634_combout ) # (\my_regfile|data_readRegA[1]~639_combout )))

	.dataa(\my_regfile|data_readRegA[1]~644_combout ),
	.datab(\my_regfile|data_readRegA[1]~649_combout ),
	.datac(\my_regfile|data_readRegA[1]~634_combout ),
	.datad(\my_regfile|data_readRegA[1]~639_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~650 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector31~0 (
// Equation(s):
// \my_processor|my_alu|Selector31~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~0 .lut_mask = 16'hDCDC;
defparam \my_processor|my_alu|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector30~0 (
// Equation(s):
// \my_processor|my_alu|Selector30~0_combout  = (\my_processor|my_alu|Selector31~1_combout  & ((\my_processor|my_alu|Selector31~0_combout ) # ((\my_processor|my_alu|ShiftRight0~25_combout )))) # (!\my_processor|my_alu|Selector31~1_combout  & 
// (!\my_processor|my_alu|Selector31~0_combout  & (\my_regfile|data_readRegA[1]~650_combout )))

	.dataa(\my_processor|my_alu|Selector31~1_combout ),
	.datab(\my_processor|my_alu|Selector31~0_combout ),
	.datac(\my_regfile|data_readRegA[1]~650_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~0 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector30~1 (
// Equation(s):
// \my_processor|my_alu|Selector30~1_combout  = (\my_processor|my_alu|Selector31~0_combout  & ((\my_processor|my_alu|Selector30~0_combout  & ((\my_processor|my_alu|ShiftRight0~28_combout ))) # (!\my_processor|my_alu|Selector30~0_combout  & 
// (\my_regfile|data_readRegA[2]~629_combout )))) # (!\my_processor|my_alu|Selector31~0_combout  & (((\my_processor|my_alu|Selector30~0_combout ))))

	.dataa(\my_regfile|data_readRegA[2]~629_combout ),
	.datab(\my_processor|my_alu|Selector31~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~28_combout ),
	.datad(\my_processor|my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~1 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector30~2 (
// Equation(s):
// \my_processor|my_alu|Selector30~2_combout  = (\my_processor|my_alu|Selector31~5_combout  & (\my_processor|my_alu|Selector31~6_combout )) # (!\my_processor|my_alu|Selector31~5_combout  & ((\my_processor|my_alu|Selector31~6_combout  & 
// ((\my_processor|my_alu|ShiftRight0~44_combout ))) # (!\my_processor|my_alu|Selector31~6_combout  & (\my_processor|my_alu|ShiftLeft0~101_combout ))))

	.dataa(\my_processor|my_alu|Selector31~5_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~2 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector30~3 (
// Equation(s):
// \my_processor|my_alu|Selector30~3_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|my_alu|Selector30~2_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|my_alu|Selector30~2_combout  & 
// ((\my_processor|my_alu|ShiftRight0~33_combout ))) # (!\my_processor|my_alu|Selector30~2_combout  & (\my_processor|my_alu|Selector30~1_combout ))))

	.dataa(\my_processor|my_alu|Selector30~1_combout ),
	.datab(\my_processor|my_alu|Selector31~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~33_combout ),
	.datad(\my_processor|my_alu|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~3 .lut_mask = 16'hFC22;
defparam \my_processor|my_alu|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector30~4 (
// Equation(s):
// \my_processor|my_alu|Selector30~4_combout  = (\my_processor|my_alu|Selector31~10_combout  & ((\my_processor|my_alu|Selector31~9_combout ) # ((\my_processor|my_alu|Selector30~3_combout )))) # (!\my_processor|my_alu|Selector31~10_combout  & 
// (!\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Add1~2_combout )))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Add1~2_combout ),
	.datad(\my_processor|my_alu|Selector30~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~4 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector30~5 (
// Equation(s):
// \my_processor|my_alu|Selector30~5_combout  = (\my_regfile|data_readRegA[1]~650_combout  & ((\my_processor|my_alu|Selector30~4_combout ) # ((\my_processor|my_alu|Selector31~9_combout  & \my_processor|realInputB[1]~30_combout )))) # 
// (!\my_regfile|data_readRegA[1]~650_combout  & (\my_processor|my_alu|Selector30~4_combout  & ((\my_processor|realInputB[1]~30_combout ) # (!\my_processor|my_alu|Selector31~9_combout ))))

	.dataa(\my_regfile|data_readRegA[1]~650_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|realInputB[1]~30_combout ),
	.datad(\my_processor|my_alu|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~5 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector30~6 (
// Equation(s):
// \my_processor|my_alu|Selector30~6_combout  = (\my_processor|my_alu|Selector31~14_combout  & (\my_processor|my_alu|Add0~2_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector30~5_combout )))

	.dataa(\my_processor|my_alu|Selector31~14_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~2_combout ),
	.datad(\my_processor|my_alu|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~6 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneive_lcell_comb \my_processor|data_writeReg[0]~14 (
// Equation(s):
// \my_processor|data_writeReg[0]~14_combout  = (\my_processor|mydecoder|WideAnd3~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|mydecoder|WideAnd3~combout  & ((\my_processor|my_alu|Selector31~15_combout )))

	.dataa(gnd),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_processor|my_alu|Selector31~15_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~14 .lut_mask = 16'hF3C0;
defparam \my_processor|data_writeReg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneive_lcell_comb \my_processor|data_writeReg[0]~15 (
// Equation(s):
// \my_processor|data_writeReg[0]~15_combout  = (\my_processor|WideOr0~0_combout  & ((\my_processor|exception~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|exception~2_combout  & 
// ((\my_processor|data_writeReg[0]~14_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|exception~2_combout ),
	.datad(\my_processor|data_writeReg[0]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~15 .lut_mask = 16'h4C40;
defparam \my_processor|data_writeReg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneive_lcell_comb \my_processor|data_writeReg[0]~17 (
// Equation(s):
// \my_processor|data_writeReg[0]~17_combout  = (\my_processor|data_writeReg[0]~15_combout ) # ((!\my_processor|WideOr0~0_combout  & \my_processor|data_writeReg[0]~16_combout ))

	.dataa(gnd),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[0]~16_combout ),
	.datad(\my_processor|data_writeReg[0]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~17 .lut_mask = 16'hFF30;
defparam \my_processor|data_writeReg[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N16
cycloneive_lcell_comb \my_regfile|register[4].reg_i|reg32[0].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[4].reg_i|reg32[0].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[4].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[0].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].reg_i|reg32[0].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N17
dffeas \my_regfile|register[4].reg_i|reg32[0].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].reg_i|reg32[0].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~654 (
// Equation(s):
// \my_regfile|data_readRegB[0]~654_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[0].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|register[20].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~654 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[0]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~651 (
// Equation(s):
// \my_regfile|data_readRegB[0]~651_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[0].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[0].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[17].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_regfile|register[1].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~651 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[0]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~653 (
// Equation(s):
// \my_regfile|data_readRegB[0]~653_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[0].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|register[3].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[19].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~653 .lut_mask = 16'hE020;
defparam \my_regfile|data_readRegB[0]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~652 (
// Equation(s):
// \my_regfile|data_readRegB[0]~652_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[0].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[0].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[18].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|register[2].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~652 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[0]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~655 (
// Equation(s):
// \my_regfile|data_readRegB[0]~655_combout  = (\my_regfile|data_readRegB[0]~654_combout ) # ((\my_regfile|data_readRegB[0]~651_combout ) # ((\my_regfile|data_readRegB[0]~653_combout ) # (\my_regfile|data_readRegB[0]~652_combout )))

	.dataa(\my_regfile|data_readRegB[0]~654_combout ),
	.datab(\my_regfile|data_readRegB[0]~651_combout ),
	.datac(\my_regfile|data_readRegB[0]~653_combout ),
	.datad(\my_regfile|data_readRegB[0]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~655 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[0]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~657 (
// Equation(s):
// \my_regfile|data_readRegB[0]~657_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[0].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|register[6].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datad(\my_regfile|register[22].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~657 .lut_mask = 16'hE020;
defparam \my_regfile|data_readRegB[0]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~658 (
// Equation(s):
// \my_regfile|data_readRegB[0]~658_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[0].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[0].dffe_i|q~q )))))

	.dataa(\my_regfile|register[23].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~658 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[0]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~659 (
// Equation(s):
// \my_regfile|data_readRegB[0]~659_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[0].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_regfile|register[24].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~659 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[0]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~656 (
// Equation(s):
// \my_regfile|data_readRegB[0]~656_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[0].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datac(\my_regfile|register[5].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|register[21].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~656 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[0]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~660 (
// Equation(s):
// \my_regfile|data_readRegB[0]~660_combout  = (\my_regfile|data_readRegB[0]~657_combout ) # ((\my_regfile|data_readRegB[0]~658_combout ) # ((\my_regfile|data_readRegB[0]~659_combout ) # (\my_regfile|data_readRegB[0]~656_combout )))

	.dataa(\my_regfile|data_readRegB[0]~657_combout ),
	.datab(\my_regfile|data_readRegB[0]~658_combout ),
	.datac(\my_regfile|data_readRegB[0]~659_combout ),
	.datad(\my_regfile|data_readRegB[0]~656_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~660 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[0]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~669 (
// Equation(s):
// \my_regfile|data_readRegB[0]~669_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[0].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[0].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|register[15].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~669 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[0]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~667 (
// Equation(s):
// \my_regfile|data_readRegB[0]~667_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[0].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|register[14].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datad(\my_regfile|register[30].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~667 .lut_mask = 16'hE020;
defparam \my_regfile|data_readRegB[0]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~668 (
// Equation(s):
// \my_regfile|data_readRegB[0]~668_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[0].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~668 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[0]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~666 (
// Equation(s):
// \my_regfile|data_readRegB[0]~666_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[0].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[0].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~666 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[0]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~670 (
// Equation(s):
// \my_regfile|data_readRegB[0]~670_combout  = (\my_regfile|data_readRegB[0]~669_combout ) # ((\my_regfile|data_readRegB[0]~667_combout ) # ((\my_regfile|data_readRegB[0]~668_combout ) # (\my_regfile|data_readRegB[0]~666_combout )))

	.dataa(\my_regfile|data_readRegB[0]~669_combout ),
	.datab(\my_regfile|data_readRegB[0]~667_combout ),
	.datac(\my_regfile|data_readRegB[0]~668_combout ),
	.datad(\my_regfile|data_readRegB[0]~666_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~670 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[0]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
cycloneive_lcell_comb \my_processor|realInputB[0]~31 (
// Equation(s):
// \my_processor|realInputB[0]~31_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|WideOr1~combout  & (((\my_regfile|data_readRegB[0]~665_combout ) # 
// (\my_regfile|data_readRegB[0]~670_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|WideOr1~combout ),
	.datac(\my_regfile|data_readRegB[0]~665_combout ),
	.datad(\my_regfile|data_readRegB[0]~670_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[0]~31 .lut_mask = 16'hBBB8;
defparam \my_processor|realInputB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
cycloneive_lcell_comb \my_processor|realInputB[0]~32 (
// Equation(s):
// \my_processor|realInputB[0]~32_combout  = (\my_processor|realInputB[0]~31_combout ) # ((!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[0]~655_combout ) # (\my_regfile|data_readRegB[0]~660_combout ))))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(\my_regfile|data_readRegB[0]~655_combout ),
	.datac(\my_regfile|data_readRegB[0]~660_combout ),
	.datad(\my_processor|realInputB[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|realInputB[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|realInputB[0]~32 .lut_mask = 16'hFF54;
defparam \my_processor|realInputB[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector31~11 (
// Equation(s):
// \my_processor|my_alu|Selector31~11_combout  = (\my_processor|WideOr1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|WideOr1~combout  & ((\my_regfile|data_readRegB[0]~671_combout )))

	.dataa(\my_processor|WideOr1~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[0]~671_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~11 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|Selector31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector31~12 (
// Equation(s):
// \my_processor|my_alu|Selector31~12_combout  = (\my_processor|my_alu|Selector31~10_combout  & (((\my_processor|my_alu|Selector31~11_combout ) # (\my_regfile|data_readRegA[0]~671_combout )) # (!\my_processor|my_alu|Selector31~9_combout ))) # 
// (!\my_processor|my_alu|Selector31~10_combout  & (\my_processor|my_alu|Selector31~9_combout  & (\my_processor|my_alu|Selector31~11_combout  & \my_regfile|data_readRegA[0]~671_combout )))

	.dataa(\my_processor|my_alu|Selector31~10_combout ),
	.datab(\my_processor|my_alu|Selector31~9_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_regfile|data_readRegA[0]~671_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~12 .lut_mask = 16'hEAA2;
defparam \my_processor|my_alu|Selector31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector31~2 (
// Equation(s):
// \my_processor|my_alu|Selector31~2_combout  = (\my_processor|my_alu|Selector31~0_combout  & (\my_processor|my_alu|Selector31~1_combout )) # (!\my_processor|my_alu|Selector31~0_combout  & ((\my_processor|my_alu|Selector31~1_combout  & 
// ((\my_processor|my_alu|ShiftRight0~0_combout ))) # (!\my_processor|my_alu|Selector31~1_combout  & (\my_regfile|data_readRegA[0]~671_combout ))))

	.dataa(\my_processor|my_alu|Selector31~0_combout ),
	.datab(\my_processor|my_alu|Selector31~1_combout ),
	.datac(\my_regfile|data_readRegA[0]~671_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~2 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector31~3 (
// Equation(s):
// \my_processor|my_alu|Selector31~3_combout  = (\my_processor|my_alu|Selector31~0_combout  & ((\my_processor|my_alu|Selector31~2_combout  & ((\my_processor|my_alu|ShiftRight0~3_combout ))) # (!\my_processor|my_alu|Selector31~2_combout  & 
// (\my_regfile|data_readRegA[1]~650_combout )))) # (!\my_processor|my_alu|Selector31~0_combout  & (((\my_processor|my_alu|Selector31~2_combout ))))

	.dataa(\my_processor|my_alu|Selector31~0_combout ),
	.datab(\my_regfile|data_readRegA[1]~650_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~3_combout ),
	.datad(\my_processor|my_alu|Selector31~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~3 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector31~7 (
// Equation(s):
// \my_processor|my_alu|Selector31~7_combout  = (\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector31~5_combout ) # ((\my_processor|my_alu|ShiftRight0~24_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & 
// (!\my_processor|my_alu|Selector31~5_combout  & (\my_processor|my_alu|ShiftLeft0~28_combout )))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|my_alu|Selector31~5_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~7 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector31~8 (
// Equation(s):
// \my_processor|my_alu|Selector31~8_combout  = (\my_processor|my_alu|Selector31~4_combout  & (((\my_processor|my_alu|Selector31~7_combout )))) # (!\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|my_alu|Selector31~7_combout  & 
// ((\my_processor|my_alu|ShiftRight0~10_combout ))) # (!\my_processor|my_alu|Selector31~7_combout  & (\my_processor|my_alu|Selector31~3_combout ))))

	.dataa(\my_processor|my_alu|Selector31~3_combout ),
	.datab(\my_processor|my_alu|Selector31~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~10_combout ),
	.datad(\my_processor|my_alu|Selector31~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~8 .lut_mask = 16'hFC22;
defparam \my_processor|my_alu|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector31~13 (
// Equation(s):
// \my_processor|my_alu|Selector31~13_combout  = (\my_processor|my_alu|Selector31~9_combout  & (((\my_processor|my_alu|Selector31~12_combout )))) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~12_combout  & 
// ((\my_processor|my_alu|Selector31~8_combout ))) # (!\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Add1~0_combout ))))

	.dataa(\my_processor|my_alu|Selector31~9_combout ),
	.datab(\my_processor|my_alu|Add1~0_combout ),
	.datac(\my_processor|my_alu|Selector31~12_combout ),
	.datad(\my_processor|my_alu|Selector31~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~13 .lut_mask = 16'hF4A4;
defparam \my_processor|my_alu|Selector31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector31~15 (
// Equation(s):
// \my_processor|my_alu|Selector31~15_combout  = (\my_processor|my_alu|Selector31~14_combout  & (\my_processor|my_alu|Add0~0_combout )) # (!\my_processor|my_alu|Selector31~14_combout  & ((\my_processor|my_alu|Selector31~13_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~14_combout ),
	.datac(\my_processor|my_alu|Add0~0_combout ),
	.datad(\my_processor|my_alu|Selector31~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~15 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|Selector31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|mydecoder|WideAnd2~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|data_readRegB[31]~20_combout ,\my_regfile|data_readRegB[30]~41_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~5_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~5_combout ,\my_processor|my_alu|Selector24~5_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~7_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~5_combout ,\my_processor|my_alu|Selector29~13_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \my_processor|my_alu|Add0~60 (
// Equation(s):
// \my_processor|my_alu|Add0~60_combout  = ((\my_processor|realInputB[30]~1_combout  $ (\my_regfile|data_readRegA[30]~41_combout  $ (!\my_processor|my_alu|Add0~59 )))) # (GND)
// \my_processor|my_alu|Add0~61  = CARRY((\my_processor|realInputB[30]~1_combout  & ((\my_regfile|data_readRegA[30]~41_combout ) # (!\my_processor|my_alu|Add0~59 ))) # (!\my_processor|realInputB[30]~1_combout  & (\my_regfile|data_readRegA[30]~41_combout  & 
// !\my_processor|my_alu|Add0~59 )))

	.dataa(\my_processor|realInputB[30]~1_combout ),
	.datab(\my_regfile|data_readRegA[30]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~59 ),
	.combout(\my_processor|my_alu|Add0~60_combout ),
	.cout(\my_processor|my_alu|Add0~61 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector1~7 (
// Equation(s):
// \my_processor|my_alu|Selector1~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_regfile|data_readRegA[31]~20_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|ShiftLeft0~71_combout  
// & (\my_regfile|data_readRegA[30]~41_combout )) # (!\my_processor|my_alu|ShiftLeft0~71_combout  & ((\my_regfile|data_readRegA[31]~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.datac(\my_regfile|data_readRegA[30]~41_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~7 .lut_mask = 16'hFB40;
defparam \my_processor|my_alu|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector1~2 (
// Equation(s):
// \my_processor|my_alu|Selector1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~62_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[30]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~41_combout ),
	.datab(\my_regfile|data_readRegA[29]~62_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~2 .lut_mask = 16'h0C0A;
defparam \my_processor|my_alu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector1~3 (
// Equation(s):
// \my_processor|my_alu|Selector1~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector1~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~100_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|Selector1~2_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~3 .lut_mask = 16'h5450;
defparam \my_processor|my_alu|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector1~4 (
// Equation(s):
// \my_processor|my_alu|Selector1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector1~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftLeft0~99_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|Selector1~3_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~4 .lut_mask = 16'h5450;
defparam \my_processor|my_alu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector1~5 (
// Equation(s):
// \my_processor|my_alu|Selector1~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector1~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~92_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|my_alu|Selector1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~5 .lut_mask = 16'h0F08;
defparam \my_processor|my_alu|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector1~6 (
// Equation(s):
// \my_processor|my_alu|Selector1~6_combout  = (!\my_processor|ALUop[0]~8_combout  & ((\my_processor|my_alu|Selector1~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|ShiftLeft0~70_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|ALUop[0]~8_combout ),
	.datac(\my_processor|my_alu|Selector1~5_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~6 .lut_mask = 16'h3230;
defparam \my_processor|my_alu|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector1~8 (
// Equation(s):
// \my_processor|my_alu|Selector1~8_combout  = (\my_processor|my_alu|Selector1~6_combout ) # ((\my_processor|ALUop[0]~8_combout  & \my_processor|my_alu|Selector1~7_combout ))

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_processor|my_alu|Selector1~7_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~8 .lut_mask = 16'hFF88;
defparam \my_processor|my_alu|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \my_processor|my_alu|Add1~60 (
// Equation(s):
// \my_processor|my_alu|Add1~60_combout  = ((\my_regfile|data_readRegA[30]~41_combout  $ (\my_processor|realInputB[30]~1_combout  $ (\my_processor|my_alu|Add1~59 )))) # (GND)
// \my_processor|my_alu|Add1~61  = CARRY((\my_regfile|data_readRegA[30]~41_combout  & ((!\my_processor|my_alu|Add1~59 ) # (!\my_processor|realInputB[30]~1_combout ))) # (!\my_regfile|data_readRegA[30]~41_combout  & (!\my_processor|realInputB[30]~1_combout  & 
// !\my_processor|my_alu|Add1~59 )))

	.dataa(\my_regfile|data_readRegA[30]~41_combout ),
	.datab(\my_processor|realInputB[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~59 ),
	.combout(\my_processor|my_alu|Add1~60_combout ),
	.cout(\my_processor|my_alu|Add1~61 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~60 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector1~0 (
// Equation(s):
// \my_processor|my_alu|Selector1~0_combout  = (\my_processor|ALUop[0]~8_combout  & ((\my_processor|ALUop[1]~7_combout ) # ((\my_processor|my_alu|Add1~60_combout )))) # (!\my_processor|ALUop[0]~8_combout  & (!\my_processor|ALUop[1]~7_combout  & 
// (\my_processor|my_alu|Add0~60_combout )))

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_processor|ALUop[1]~7_combout ),
	.datac(\my_processor|my_alu|Add0~60_combout ),
	.datad(\my_processor|my_alu|Add1~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~0 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector1~1 (
// Equation(s):
// \my_processor|my_alu|Selector1~1_combout  = (\my_regfile|data_readRegA[30]~41_combout  & ((\my_processor|my_alu|Selector1~0_combout ) # ((\my_processor|ALUop[1]~7_combout  & \my_processor|realInputB[30]~1_combout )))) # 
// (!\my_regfile|data_readRegA[30]~41_combout  & (\my_processor|my_alu|Selector1~0_combout  & ((\my_processor|realInputB[30]~1_combout ) # (!\my_processor|ALUop[1]~7_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~41_combout ),
	.datab(\my_processor|ALUop[1]~7_combout ),
	.datac(\my_processor|realInputB[30]~1_combout ),
	.datad(\my_processor|my_alu|Selector1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~1 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \my_processor|data_writeReg[30]~206 (
// Equation(s):
// \my_processor|data_writeReg[30]~206_combout  = (\my_processor|ALUop[2]~6_combout  & (!\my_processor|ALUop[1]~7_combout  & (\my_processor|my_alu|Selector1~8_combout ))) # (!\my_processor|ALUop[2]~6_combout  & (((\my_processor|my_alu|Selector1~1_combout 
// ))))

	.dataa(\my_processor|ALUop[2]~6_combout ),
	.datab(\my_processor|ALUop[1]~7_combout ),
	.datac(\my_processor|my_alu|Selector1~8_combout ),
	.datad(\my_processor|my_alu|Selector1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~206 .lut_mask = 16'h7520;
defparam \my_processor|data_writeReg[30]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \my_processor|data_writeReg[30]~207 (
// Equation(s):
// \my_processor|data_writeReg[30]~207_combout  = (\my_processor|data_writeReg[27]~179_combout  & ((\my_processor|my_alu|Add0~60_combout ) # ((!\my_processor|my_alu|Selector0~0_combout  & \my_processor|data_writeReg[30]~206_combout )))) # 
// (!\my_processor|data_writeReg[27]~179_combout  & (((!\my_processor|my_alu|Selector0~0_combout  & \my_processor|data_writeReg[30]~206_combout ))))

	.dataa(\my_processor|data_writeReg[27]~179_combout ),
	.datab(\my_processor|my_alu|Add0~60_combout ),
	.datac(\my_processor|my_alu|Selector0~0_combout ),
	.datad(\my_processor|data_writeReg[30]~206_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~207 .lut_mask = 16'h8F88;
defparam \my_processor|data_writeReg[30]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \my_processor|data_writeReg[30]~208 (
// Equation(s):
// \my_processor|data_writeReg[30]~208_combout  = (\my_processor|WideOr0~0_combout  & ((\my_processor|mydecoder|WideAnd3~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [30])) # (!\my_processor|mydecoder|WideAnd3~combout  & 
// ((\my_processor|data_writeReg[30]~207_combout )))))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|mydecoder|WideAnd3~combout ),
	.datad(\my_processor|data_writeReg[30]~207_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~208 .lut_mask = 16'h8A80;
defparam \my_processor|data_writeReg[30]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~60 (
// Equation(s):
// \my_processor|pcPlusN|Add0~60_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|pc_alu|Add0~60_combout  $ (!\my_processor|pcPlusN|Add0~59 )))) # (GND)
// \my_processor|pcPlusN|Add0~61  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_alu|Add0~60_combout ) # (!\my_processor|pcPlusN|Add0~59 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|pc_alu|Add0~60_combout  & !\my_processor|pcPlusN|Add0~59 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|pc_alu|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pcPlusN|Add0~59 ),
	.combout(\my_processor|pcPlusN|Add0~60_combout ),
	.cout(\my_processor|pcPlusN|Add0~61 ));
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|pcPlusN|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \my_processor|pc_next[30]~65 (
// Equation(s):
// \my_processor|pc_next[30]~65_combout  = (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|isPCplusN~0_combout  & ((\my_processor|pcPlusN|Add0~60_combout ))) # (!\my_processor|isPCplusN~0_combout  & (\my_processor|pc_alu|Add0~60_combout 
// ))))

	.dataa(\my_processor|isPCplusN~0_combout ),
	.datab(\my_processor|pc_alu|Add0~60_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pcPlusN|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[30]~65 .lut_mask = 16'h0E04;
defparam \my_processor|pc_next[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \my_processor|pc_next[30]~71 (
// Equation(s):
// \my_processor|pc_next[30]~71_combout  = (\my_processor|pc_next[30]~65_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_processor|mydecoder|WideAnd7~0_combout  & \my_regfile|data_readRegB[30]~41_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|mydecoder|WideAnd7~0_combout ),
	.datac(\my_regfile|data_readRegB[30]~41_combout ),
	.datad(\my_processor|pc_next[30]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[30]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[30]~71 .lut_mask = 16'hFF80;
defparam \my_processor|pc_next[30]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N25
dffeas \my_processor|pc|reg32[30].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[30]~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \my_processor|pc_alu|Add0~60 (
// Equation(s):
// \my_processor|pc_alu|Add0~60_combout  = (\my_processor|pc|reg32[30].dffe_i|q~q  & (\my_processor|pc_alu|Add0~59  $ (GND))) # (!\my_processor|pc|reg32[30].dffe_i|q~q  & (!\my_processor|pc_alu|Add0~59  & VCC))
// \my_processor|pc_alu|Add0~61  = CARRY((\my_processor|pc|reg32[30].dffe_i|q~q  & !\my_processor|pc_alu|Add0~59 ))

	.dataa(\my_processor|pc|reg32[30].dffe_i|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_alu|Add0~59 ),
	.combout(\my_processor|pc_alu|Add0~60_combout ),
	.cout(\my_processor|pc_alu|Add0~61 ));
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~60 .lut_mask = 16'hA50A;
defparam \my_processor|pc_alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \my_processor|data_writeReg[30]~209 (
// Equation(s):
// \my_processor|data_writeReg[30]~209_combout  = (\my_processor|data_writeReg[27]~218_combout  & ((\my_processor|data_writeReg[30]~208_combout ) # ((!\my_processor|WideOr0~0_combout  & \my_processor|pc_alu|Add0~60_combout ))))

	.dataa(\my_processor|data_writeReg[27]~218_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[30]~208_combout ),
	.datad(\my_processor|pc_alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~209 .lut_mask = 16'hA2A0;
defparam \my_processor|data_writeReg[30]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N11
dffeas \my_regfile|register[6].reg_i|reg32[30].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~209_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].reg_i|reg32[30].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].reg_i|reg32[30].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].reg_i|reg32[30].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~27 (
// Equation(s):
// \my_regfile|data_readRegB[30]~27_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[30].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~27 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~26 (
// Equation(s):
// \my_regfile|data_readRegB[30]~26_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~26 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~29 (
// Equation(s):
// \my_regfile|data_readRegB[30]~29_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[30].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~29 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~28 (
// Equation(s):
// \my_regfile|data_readRegB[30]~28_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[23].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[7].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_regfile|register[23].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[7].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~28 .lut_mask = 16'h8C80;
defparam \my_regfile|data_readRegB[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~30 (
// Equation(s):
// \my_regfile|data_readRegB[30]~30_combout  = (\my_regfile|data_readRegB[30]~27_combout ) # ((\my_regfile|data_readRegB[30]~26_combout ) # ((\my_regfile|data_readRegB[30]~29_combout ) # (\my_regfile|data_readRegB[30]~28_combout )))

	.dataa(\my_regfile|data_readRegB[30]~27_combout ),
	.datab(\my_regfile|data_readRegB[30]~26_combout ),
	.datac(\my_regfile|data_readRegB[30]~29_combout ),
	.datad(\my_regfile|data_readRegB[30]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~30 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~38 (
// Equation(s):
// \my_regfile|data_readRegB[30]~38_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~38 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~39 (
// Equation(s):
// \my_regfile|data_readRegB[30]~39_combout  = (\my_regfile|data_readRegB[30]~38_combout ) # ((\my_regfile|register[16].reg_i|reg32[30].dffe_i|q~q  & (\my_processor|ctrl_readRegB[4]~0_combout  & \my_regfile|readB_decode|WideAnd0~46_combout )))

	.dataa(\my_regfile|register[16].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datad(\my_regfile|data_readRegB[30]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~39 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~37 (
// Equation(s):
// \my_regfile|data_readRegB[30]~37_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~37 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~36 (
// Equation(s):
// \my_regfile|data_readRegB[30]~36_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[30].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_regfile|register[13].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|register[29].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~36 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~31 (
// Equation(s):
// \my_regfile|data_readRegB[30]~31_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datad(\my_regfile|register[9].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~31 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~34 (
// Equation(s):
// \my_regfile|data_readRegB[30]~34_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[12].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~34 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~32 (
// Equation(s):
// \my_regfile|data_readRegB[30]~32_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[30].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[10].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datad(\my_regfile|register[26].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~32 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~33 (
// Equation(s):
// \my_regfile|data_readRegB[30]~33_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|register[11].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~33 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~35 (
// Equation(s):
// \my_regfile|data_readRegB[30]~35_combout  = (\my_regfile|data_readRegB[30]~31_combout ) # ((\my_regfile|data_readRegB[30]~34_combout ) # ((\my_regfile|data_readRegB[30]~32_combout ) # (\my_regfile|data_readRegB[30]~33_combout )))

	.dataa(\my_regfile|data_readRegB[30]~31_combout ),
	.datab(\my_regfile|data_readRegB[30]~34_combout ),
	.datac(\my_regfile|data_readRegB[30]~32_combout ),
	.datad(\my_regfile|data_readRegB[30]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~35 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~40 (
// Equation(s):
// \my_regfile|data_readRegB[30]~40_combout  = (\my_regfile|data_readRegB[30]~39_combout ) # ((\my_regfile|data_readRegB[30]~37_combout ) # ((\my_regfile|data_readRegB[30]~36_combout ) # (\my_regfile|data_readRegB[30]~35_combout )))

	.dataa(\my_regfile|data_readRegB[30]~39_combout ),
	.datab(\my_regfile|data_readRegB[30]~37_combout ),
	.datac(\my_regfile|data_readRegB[30]~36_combout ),
	.datad(\my_regfile|data_readRegB[30]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~40 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~22 (
// Equation(s):
// \my_regfile|data_readRegB[30]~22_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~22 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~24 (
// Equation(s):
// \my_regfile|data_readRegB[30]~24_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_regfile|register[20].reg_i|reg32[30].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[30].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~24 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~23 (
// Equation(s):
// \my_regfile|data_readRegB[30]~23_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[30].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[30].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datab(\my_regfile|register[19].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~23 .lut_mask = 16'h8A80;
defparam \my_regfile|data_readRegB[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~21 (
// Equation(s):
// \my_regfile|data_readRegB[30]~21_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[30].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[30].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[1].reg_i|reg32[30].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_regfile|register[17].reg_i|reg32[30].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~21 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~25 (
// Equation(s):
// \my_regfile|data_readRegB[30]~25_combout  = (\my_regfile|data_readRegB[30]~22_combout ) # ((\my_regfile|data_readRegB[30]~24_combout ) # ((\my_regfile|data_readRegB[30]~23_combout ) # (\my_regfile|data_readRegB[30]~21_combout )))

	.dataa(\my_regfile|data_readRegB[30]~22_combout ),
	.datab(\my_regfile|data_readRegB[30]~24_combout ),
	.datac(\my_regfile|data_readRegB[30]~23_combout ),
	.datad(\my_regfile|data_readRegB[30]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~25 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~41 (
// Equation(s):
// \my_regfile|data_readRegB[30]~41_combout  = (\my_regfile|data_readRegB[30]~30_combout ) # ((\my_regfile|data_readRegB[30]~40_combout ) # (\my_regfile|data_readRegB[30]~25_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[30]~30_combout ),
	.datac(\my_regfile|data_readRegB[30]~40_combout ),
	.datad(\my_regfile|data_readRegB[30]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~41 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneive_lcell_comb \my_processor|my_alu|Add0~62 (
// Equation(s):
// \my_processor|my_alu|Add0~62_combout  = (\my_regfile|data_readRegA[31]~20_combout  & ((\my_processor|realInputB[31]~0_combout  & (\my_processor|my_alu|Add0~61  & VCC)) # (!\my_processor|realInputB[31]~0_combout  & (!\my_processor|my_alu|Add0~61 )))) # 
// (!\my_regfile|data_readRegA[31]~20_combout  & ((\my_processor|realInputB[31]~0_combout  & (!\my_processor|my_alu|Add0~61 )) # (!\my_processor|realInputB[31]~0_combout  & ((\my_processor|my_alu|Add0~61 ) # (GND)))))
// \my_processor|my_alu|Add0~63  = CARRY((\my_regfile|data_readRegA[31]~20_combout  & (!\my_processor|realInputB[31]~0_combout  & !\my_processor|my_alu|Add0~61 )) # (!\my_regfile|data_readRegA[31]~20_combout  & ((!\my_processor|my_alu|Add0~61 ) # 
// (!\my_processor|realInputB[31]~0_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~20_combout ),
	.datab(\my_processor|realInputB[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~61 ),
	.combout(\my_processor|my_alu|Add0~62_combout ),
	.cout(\my_processor|my_alu|Add0~63 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~62 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector0~10 (
// Equation(s):
// \my_processor|my_alu|Selector0~10_combout  = (\my_processor|ALUop[1]~7_combout  & ((\my_processor|ALUop[0]~8_combout  & ((\my_regfile|data_readRegA[31]~20_combout ) # (\my_processor|realInputB[31]~0_combout ))) # (!\my_processor|ALUop[0]~8_combout  & 
// (\my_regfile|data_readRegA[31]~20_combout  & \my_processor|realInputB[31]~0_combout )))) # (!\my_processor|ALUop[1]~7_combout  & (\my_processor|ALUop[0]~8_combout ))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_processor|ALUop[0]~8_combout ),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_processor|realInputB[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~10 .lut_mask = 16'hECC4;
defparam \my_processor|my_alu|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneive_lcell_comb \my_processor|my_alu|Add1~62 (
// Equation(s):
// \my_processor|my_alu|Add1~62_combout  = (\my_processor|realInputB[31]~0_combout  & ((\my_regfile|data_readRegA[31]~20_combout  & (!\my_processor|my_alu|Add1~61 )) # (!\my_regfile|data_readRegA[31]~20_combout  & ((\my_processor|my_alu|Add1~61 ) # (GND))))) 
// # (!\my_processor|realInputB[31]~0_combout  & ((\my_regfile|data_readRegA[31]~20_combout  & (\my_processor|my_alu|Add1~61  & VCC)) # (!\my_regfile|data_readRegA[31]~20_combout  & (!\my_processor|my_alu|Add1~61 ))))
// \my_processor|my_alu|Add1~63  = CARRY((\my_processor|realInputB[31]~0_combout  & ((!\my_processor|my_alu|Add1~61 ) # (!\my_regfile|data_readRegA[31]~20_combout ))) # (!\my_processor|realInputB[31]~0_combout  & (!\my_regfile|data_readRegA[31]~20_combout  & 
// !\my_processor|my_alu|Add1~61 )))

	.dataa(\my_processor|realInputB[31]~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~61 ),
	.combout(\my_processor|my_alu|Add1~62_combout ),
	.cout(\my_processor|my_alu|Add1~63 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~62 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector0~11 (
// Equation(s):
// \my_processor|my_alu|Selector0~11_combout  = (\my_processor|ALUop[1]~7_combout  & (\my_processor|my_alu|Selector0~10_combout )) # (!\my_processor|ALUop[1]~7_combout  & ((\my_processor|my_alu|Selector0~10_combout  & (\my_processor|my_alu|Add1~62_combout )) 
// # (!\my_processor|my_alu|Selector0~10_combout  & ((\my_processor|my_alu|Add0~62_combout )))))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_processor|my_alu|Selector0~10_combout ),
	.datac(\my_processor|my_alu|Add1~62_combout ),
	.datad(\my_processor|my_alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~11 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector0~12 (
// Equation(s):
// \my_processor|my_alu|Selector0~12_combout  = (\my_processor|my_alu|Selector0~0_combout  & (((\my_processor|my_alu|Add0~62_combout )))) # (!\my_processor|my_alu|Selector0~0_combout  & (!\my_processor|ALUop[2]~6_combout  & 
// ((\my_processor|my_alu|Selector0~11_combout ))))

	.dataa(\my_processor|ALUop[2]~6_combout ),
	.datab(\my_processor|my_alu|Selector0~0_combout ),
	.datac(\my_processor|my_alu|Add0~62_combout ),
	.datad(\my_processor|my_alu|Selector0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~12 .lut_mask = 16'hD1C0;
defparam \my_processor|my_alu|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector0~4 (
// Equation(s):
// \my_processor|my_alu|Selector0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|my_alu|ShiftLeft0~27_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[30]~41_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\my_regfile|data_readRegA[30]~41_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~4 .lut_mask = 16'hEC20;
defparam \my_processor|my_alu|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector0~5 (
// Equation(s):
// \my_processor|my_alu|Selector0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector0~4_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.datad(\my_processor|my_alu|Selector0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~5 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector0~6 (
// Equation(s):
// \my_processor|my_alu|Selector0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector0~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.datad(\my_processor|my_alu|Selector0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~6 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector0~7 (
// Equation(s):
// \my_processor|my_alu|Selector0~7_combout  = (!\my_processor|ALUop[0]~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|ShiftLeft0~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|my_alu|Selector0~6_combout ))))

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|Selector0~6_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~7 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector0~3 (
// Equation(s):
// \my_processor|my_alu|Selector0~3_combout  = (\my_regfile|data_readRegA[31]~20_combout  & ((\my_processor|ALUop[0]~8_combout ) # ((\my_processor|my_alu|Selector0~2_combout  & \my_processor|my_alu|Selector0~1_combout ))))

	.dataa(\my_processor|ALUop[0]~8_combout ),
	.datab(\my_processor|my_alu|Selector0~2_combout ),
	.datac(\my_processor|my_alu|Selector0~1_combout ),
	.datad(\my_regfile|data_readRegA[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~3 .lut_mask = 16'hEA00;
defparam \my_processor|my_alu|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector0~8 (
// Equation(s):
// \my_processor|my_alu|Selector0~8_combout  = (!\my_processor|my_alu|Selector0~0_combout  & ((\my_processor|ALUop[1]~7_combout ) # ((\my_processor|my_alu|Selector0~7_combout ) # (\my_processor|my_alu|Selector0~3_combout ))))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_processor|my_alu|Selector0~0_combout ),
	.datac(\my_processor|my_alu|Selector0~7_combout ),
	.datad(\my_processor|my_alu|Selector0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~8 .lut_mask = 16'h3332;
defparam \my_processor|my_alu|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector0~9 (
// Equation(s):
// \my_processor|my_alu|Selector0~9_combout  = (\my_processor|ALUop[2]~6_combout  & (\my_processor|my_alu|Selector0~8_combout  & ((\my_processor|my_alu|Add0~62_combout ) # (!\my_processor|ALUop[1]~7_combout ))))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_processor|ALUop[2]~6_combout ),
	.datac(\my_processor|my_alu|Add0~62_combout ),
	.datad(\my_processor|my_alu|Selector0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~9 .lut_mask = 16'hC400;
defparam \my_processor|my_alu|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \my_processor|data_writeReg[31]~210 (
// Equation(s):
// \my_processor|data_writeReg[31]~210_combout  = (\my_processor|mydecoder|WideAnd3~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [31])) # (!\my_processor|mydecoder|WideAnd3~combout  & (((\my_processor|my_alu|Selector0~12_combout ) # 
// (\my_processor|my_alu|Selector0~9_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|mydecoder|WideAnd3~combout ),
	.datac(\my_processor|my_alu|Selector0~12_combout ),
	.datad(\my_processor|my_alu|Selector0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~210 .lut_mask = 16'hBBB8;
defparam \my_processor|data_writeReg[31]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd7 (
// Equation(s):
// \my_processor|mydecoder|WideAnd7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|mydecoder|WideAnd7~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|mydecoder|WideAnd7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd7 .lut_mask = 16'h8888;
defparam \my_processor|mydecoder|WideAnd7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \my_processor|pcPlusN|Add0~62 (
// Equation(s):
// \my_processor|pcPlusN|Add0~62_combout  = \my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|pcPlusN|Add0~61  $ (\my_processor|pc_alu|Add0~62_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc_alu|Add0~62_combout ),
	.cin(\my_processor|pcPlusN|Add0~61 ),
	.combout(\my_processor|pcPlusN|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pcPlusN|Add0~62 .lut_mask = 16'hA55A;
defparam \my_processor|pcPlusN|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \my_processor|pc_next[31]~66 (
// Equation(s):
// \my_processor|pc_next[31]~66_combout  = (\my_processor|isPCplusN~0_combout  & ((\my_processor|pcPlusN|Add0~62_combout ))) # (!\my_processor|isPCplusN~0_combout  & (\my_processor|pc_alu|Add0~62_combout ))

	.dataa(gnd),
	.datab(\my_processor|pc_alu|Add0~62_combout ),
	.datac(\my_processor|isPCplusN~0_combout ),
	.datad(\my_processor|pcPlusN|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[31]~66 .lut_mask = 16'hFC0C;
defparam \my_processor|pc_next[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \my_processor|pc_next[31]~67 (
// Equation(s):
// \my_processor|pc_next[31]~67_combout  = (\my_processor|mydecoder|WideAnd7~combout  & ((\my_regfile|data_readRegB[31]~20_combout ) # ((!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & \my_processor|pc_next[31]~66_combout )))) # 
// (!\my_processor|mydecoder|WideAnd7~combout  & (((!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & \my_processor|pc_next[31]~66_combout ))))

	.dataa(\my_processor|mydecoder|WideAnd7~combout ),
	.datab(\my_regfile|data_readRegB[31]~20_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[31]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[31]~67 .lut_mask = 16'h8F88;
defparam \my_processor|pc_next[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N23
dffeas \my_processor|pc|reg32[31].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[31]~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \my_processor|pc_alu|Add0~62 (
// Equation(s):
// \my_processor|pc_alu|Add0~62_combout  = \my_processor|pc_alu|Add0~61  $ (\my_processor|pc|reg32[31].dffe_i|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc|reg32[31].dffe_i|q~q ),
	.cin(\my_processor|pc_alu|Add0~61 ),
	.combout(\my_processor|pc_alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_alu|Add0~62 .lut_mask = 16'h0FF0;
defparam \my_processor|pc_alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \my_processor|data_writeReg[31]~211 (
// Equation(s):
// \my_processor|data_writeReg[31]~211_combout  = (\my_processor|data_writeReg[27]~218_combout  & ((\my_processor|WideOr0~0_combout  & (\my_processor|data_writeReg[31]~210_combout )) # (!\my_processor|WideOr0~0_combout  & 
// ((\my_processor|pc_alu|Add0~62_combout )))))

	.dataa(\my_processor|data_writeReg[27]~218_combout ),
	.datab(\my_processor|WideOr0~0_combout ),
	.datac(\my_processor|data_writeReg[31]~210_combout ),
	.datad(\my_processor|pc_alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~211 .lut_mask = 16'hA280;
defparam \my_processor|data_writeReg[31]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N31
dffeas \my_regfile|register[4].reg_i|reg32[31].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~211_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write_decode|WideAnd1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].reg_i|reg32[31].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].reg_i|reg32[31].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].reg_i|reg32[31].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~1 (
// Equation(s):
// \my_regfile|data_readRegA[31]~1_combout  = (\my_regfile|readA_decode|WideAnd0~101_combout  & ((\my_regfile|register[3].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|register[4].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~100_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~101_combout  & (\my_regfile|register[4].reg_i|reg32[31].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~100_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~101_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~100_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~1 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~3 (
// Equation(s):
// \my_regfile|data_readRegA[31]~3_combout  = (\my_regfile|register[8].reg_i|reg32[31].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~104_combout ) # ((\my_regfile|register[7].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout 
// )))) # (!\my_regfile|register[8].reg_i|reg32[31].dffe_i|q~q  & (((\my_regfile|register[7].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~105_combout ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~104_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~3 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~0 (
// Equation(s):
// \my_regfile|data_readRegA[31]~0_combout  = (\my_regfile|readA_decode|WideAnd0~99_combout  & ((\my_regfile|register[1].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~98_combout  & \my_regfile|register[2].reg_i|reg32[31].dffe_i|q~q )))) 
// # (!\my_regfile|readA_decode|WideAnd0~99_combout  & (((\my_regfile|readA_decode|WideAnd0~98_combout  & \my_regfile|register[2].reg_i|reg32[31].dffe_i|q~q ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~99_combout ),
	.datab(\my_regfile|register[1].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~98_combout ),
	.datad(\my_regfile|register[2].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~0 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~2 (
// Equation(s):
// \my_regfile|data_readRegA[31]~2_combout  = (\my_regfile|readA_decode|WideAnd0~103_combout  & ((\my_regfile|register[5].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|register[6].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~103_combout  & (((\my_regfile|register[6].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~102_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~103_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~2 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~4 (
// Equation(s):
// \my_regfile|data_readRegA[31]~4_combout  = (\my_regfile|data_readRegA[31]~1_combout ) # ((\my_regfile|data_readRegA[31]~3_combout ) # ((\my_regfile|data_readRegA[31]~0_combout ) # (\my_regfile|data_readRegA[31]~2_combout )))

	.dataa(\my_regfile|data_readRegA[31]~1_combout ),
	.datab(\my_regfile|data_readRegA[31]~3_combout ),
	.datac(\my_regfile|data_readRegA[31]~0_combout ),
	.datad(\my_regfile|data_readRegA[31]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~4 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~5 (
// Equation(s):
// \my_regfile|data_readRegA[31]~5_combout  = (\my_regfile|readA_decode|WideAnd0~106_combout  & ((\my_regfile|register[10].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~107_combout  & \my_regfile|register[9].reg_i|reg32[31].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~106_combout  & (\my_regfile|readA_decode|WideAnd0~107_combout  & (\my_regfile|register[9].reg_i|reg32[31].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~106_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~107_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|register[10].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~5 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~8 (
// Equation(s):
// \my_regfile|data_readRegA[31]~8_combout  = (\my_regfile|register[15].reg_i|reg32[31].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~113_combout ) # ((\my_regfile|readA_decode|WideAnd0~112_combout  & \my_regfile|register[16].reg_i|reg32[31].dffe_i|q~q 
// )))) # (!\my_regfile|register[15].reg_i|reg32[31].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~112_combout  & (\my_regfile|register[16].reg_i|reg32[31].dffe_i|q~q )))

	.dataa(\my_regfile|register[15].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~112_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~8 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~6 (
// Equation(s):
// \my_regfile|data_readRegA[31]~6_combout  = (\my_regfile|readA_decode|WideAnd0~108_combout  & ((\my_regfile|register[12].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|register[11].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~109_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~108_combout  & (\my_regfile|register[11].reg_i|reg32[31].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~109_combout )))

	.dataa(\my_regfile|readA_decode|WideAnd0~108_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~109_combout ),
	.datad(\my_regfile|register[12].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~6 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~7 (
// Equation(s):
// \my_regfile|data_readRegA[31]~7_combout  = (\my_regfile|readA_decode|WideAnd0~111_combout  & ((\my_regfile|register[13].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|register[14].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~110_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~111_combout  & (\my_regfile|register[14].reg_i|reg32[31].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~110_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~111_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|register[13].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~7 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~9 (
// Equation(s):
// \my_regfile|data_readRegA[31]~9_combout  = (\my_regfile|data_readRegA[31]~5_combout ) # ((\my_regfile|data_readRegA[31]~8_combout ) # ((\my_regfile|data_readRegA[31]~6_combout ) # (\my_regfile|data_readRegA[31]~7_combout )))

	.dataa(\my_regfile|data_readRegA[31]~5_combout ),
	.datab(\my_regfile|data_readRegA[31]~8_combout ),
	.datac(\my_regfile|data_readRegA[31]~6_combout ),
	.datad(\my_regfile|data_readRegA[31]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~9 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~16 (
// Equation(s):
// \my_regfile|data_readRegA[31]~16_combout  = (\my_regfile|readA_decode|WideAnd0~97_combout  & ((\my_regfile|register[27].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~96_combout  & \my_regfile|register[28].reg_i|reg32[31].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~97_combout  & (\my_regfile|readA_decode|WideAnd0~96_combout  & (\my_regfile|register[28].reg_i|reg32[31].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~97_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~96_combout ),
	.datac(\my_regfile|register[28].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|register[27].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~16 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~15 (
// Equation(s):
// \my_regfile|data_readRegA[31]~15_combout  = (\my_regfile|register[25].reg_i|reg32[31].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~122_combout ) # ((\my_regfile|readA_decode|WideAnd0~121_combout  & \my_regfile|register[26].reg_i|reg32[31].dffe_i|q~q 
// )))) # (!\my_regfile|register[25].reg_i|reg32[31].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~121_combout  & (\my_regfile|register[26].reg_i|reg32[31].dffe_i|q~q )))

	.dataa(\my_regfile|register[25].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~121_combout ),
	.datac(\my_regfile|register[26].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~15 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~17 (
// Equation(s):
// \my_regfile|data_readRegA[31]~17_combout  = (\my_regfile|readA_decode|WideAnd0~123_combout  & ((\my_regfile|register[30].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|register[29].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~124_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~123_combout  & (\my_regfile|register[29].reg_i|reg32[31].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~124_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~123_combout ),
	.datab(\my_regfile|register[29].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|register[30].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~17 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~18 (
// Equation(s):
// \my_regfile|data_readRegA[31]~18_combout  = (\my_regfile|data_readRegA[31]~17_combout ) # ((\my_processor|ctrl_readRegA[4]~4_combout  & (\my_regfile|readA_decode|WideAnd0~94_combout  & \my_regfile|register[31].reg_i|reg32[31].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegA[4]~4_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~94_combout ),
	.datac(\my_regfile|register[31].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~18 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegA[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~11 (
// Equation(s):
// \my_regfile|data_readRegA[31]~11_combout  = (\my_regfile|register[19].reg_i|reg32[31].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~116_combout ) # ((\my_regfile|register[20].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~115_combout 
// )))) # (!\my_regfile|register[19].reg_i|reg32[31].dffe_i|q~q  & (\my_regfile|register[20].reg_i|reg32[31].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~115_combout ))))

	.dataa(\my_regfile|register[19].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|register[20].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|readA_decode|WideAnd0~116_combout ),
	.datad(\my_regfile|readA_decode|WideAnd0~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~11 .lut_mask = 16'hECA0;
defparam \my_regfile|data_readRegA[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~13 (
// Equation(s):
// \my_regfile|data_readRegA[31]~13_combout  = (\my_regfile|register[23].reg_i|reg32[31].dffe_i|q~q  & ((\my_regfile|readA_decode|WideAnd0~120_combout ) # ((\my_regfile|readA_decode|WideAnd0~119_combout  & \my_regfile|register[24].reg_i|reg32[31].dffe_i|q~q 
// )))) # (!\my_regfile|register[23].reg_i|reg32[31].dffe_i|q~q  & (\my_regfile|readA_decode|WideAnd0~119_combout  & (\my_regfile|register[24].reg_i|reg32[31].dffe_i|q~q )))

	.dataa(\my_regfile|register[23].reg_i|reg32[31].dffe_i|q~q ),
	.datab(\my_regfile|readA_decode|WideAnd0~119_combout ),
	.datac(\my_regfile|register[24].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~13 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~12 (
// Equation(s):
// \my_regfile|data_readRegA[31]~12_combout  = (\my_regfile|readA_decode|WideAnd0~118_combout  & ((\my_regfile|register[21].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|readA_decode|WideAnd0~117_combout  & \my_regfile|register[22].reg_i|reg32[31].dffe_i|q~q 
// )))) # (!\my_regfile|readA_decode|WideAnd0~118_combout  & (\my_regfile|readA_decode|WideAnd0~117_combout  & (\my_regfile|register[22].reg_i|reg32[31].dffe_i|q~q )))

	.dataa(\my_regfile|readA_decode|WideAnd0~118_combout ),
	.datab(\my_regfile|readA_decode|WideAnd0~117_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|register[21].reg_i|reg32[31].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~12 .lut_mask = 16'hEAC0;
defparam \my_regfile|data_readRegA[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~10 (
// Equation(s):
// \my_regfile|data_readRegA[31]~10_combout  = (\my_regfile|readA_decode|WideAnd0~114_combout  & ((\my_regfile|register[17].reg_i|reg32[31].dffe_i|q~q ) # ((\my_regfile|register[18].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout 
// )))) # (!\my_regfile|readA_decode|WideAnd0~114_combout  & (((\my_regfile|register[18].reg_i|reg32[31].dffe_i|q~q  & \my_regfile|readA_decode|WideAnd0~95_combout ))))

	.dataa(\my_regfile|readA_decode|WideAnd0~114_combout ),
	.datab(\my_regfile|register[17].reg_i|reg32[31].dffe_i|q~q ),
	.datac(\my_regfile|register[18].reg_i|reg32[31].dffe_i|q~q ),
	.datad(\my_regfile|readA_decode|WideAnd0~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~10 .lut_mask = 16'hF888;
defparam \my_regfile|data_readRegA[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~14 (
// Equation(s):
// \my_regfile|data_readRegA[31]~14_combout  = (\my_regfile|data_readRegA[31]~11_combout ) # ((\my_regfile|data_readRegA[31]~13_combout ) # ((\my_regfile|data_readRegA[31]~12_combout ) # (\my_regfile|data_readRegA[31]~10_combout )))

	.dataa(\my_regfile|data_readRegA[31]~11_combout ),
	.datab(\my_regfile|data_readRegA[31]~13_combout ),
	.datac(\my_regfile|data_readRegA[31]~12_combout ),
	.datad(\my_regfile|data_readRegA[31]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~14 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~19 (
// Equation(s):
// \my_regfile|data_readRegA[31]~19_combout  = (\my_regfile|data_readRegA[31]~16_combout ) # ((\my_regfile|data_readRegA[31]~15_combout ) # ((\my_regfile|data_readRegA[31]~18_combout ) # (\my_regfile|data_readRegA[31]~14_combout )))

	.dataa(\my_regfile|data_readRegA[31]~16_combout ),
	.datab(\my_regfile|data_readRegA[31]~15_combout ),
	.datac(\my_regfile|data_readRegA[31]~18_combout ),
	.datad(\my_regfile|data_readRegA[31]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~19 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~20 (
// Equation(s):
// \my_regfile|data_readRegA[31]~20_combout  = (\my_regfile|data_readRegA[31]~4_combout ) # ((\my_regfile|data_readRegA[31]~9_combout ) # (\my_regfile|data_readRegA[31]~19_combout ))

	.dataa(\my_regfile|data_readRegA[31]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~9_combout ),
	.datad(\my_regfile|data_readRegA[31]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~20 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegA[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~64 (
// Equation(s):
// \my_processor|my_alu|Add0~64_combout  = \my_regfile|data_readRegA[31]~20_combout  $ (\my_processor|realInputB[31]~0_combout  $ (!\my_processor|my_alu|Add0~63 ))

	.dataa(\my_regfile|data_readRegA[31]~20_combout ),
	.datab(\my_processor|realInputB[31]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|my_alu|Add0~63 ),
	.combout(\my_processor|my_alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Add0~64 .lut_mask = 16'h6969;
defparam \my_processor|my_alu|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
cycloneive_lcell_comb \my_processor|my_alu|Decoder0~0 (
// Equation(s):
// \my_processor|my_alu|Decoder0~0_combout  = (!\my_processor|ALUop[1]~7_combout  & (!\my_processor|ALUop[2]~6_combout  & (\my_processor|ALUop[0]~8_combout  & !\my_processor|my_alu|Selector0~0_combout )))

	.dataa(\my_processor|ALUop[1]~7_combout ),
	.datab(\my_processor|ALUop[2]~6_combout ),
	.datac(\my_processor|ALUop[0]~8_combout ),
	.datad(\my_processor|my_alu|Selector0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Decoder0~0 .lut_mask = 16'h0010;
defparam \my_processor|my_alu|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~64 (
// Equation(s):
// \my_processor|my_alu|Add1~64_combout  = \my_regfile|data_readRegA[31]~20_combout  $ (\my_processor|my_alu|Add1~63  $ (\my_processor|realInputB[31]~0_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(gnd),
	.datad(\my_processor|realInputB[31]~0_combout ),
	.cin(\my_processor|my_alu|Add1~63 ),
	.combout(\my_processor|my_alu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Add1~64 .lut_mask = 16'hC33C;
defparam \my_processor|my_alu|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector32~0 (
// Equation(s):
// \my_processor|my_alu|Selector32~0_combout  = (\my_processor|my_alu|Decoder0~0_combout  & ((\my_processor|my_alu|Add1~64_combout ))) # (!\my_processor|my_alu|Decoder0~0_combout  & (\my_processor|my_alu|Add0~64_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Add0~64_combout ),
	.datac(\my_processor|my_alu|Decoder0~0_combout ),
	.datad(\my_processor|my_alu|Add1~64_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector32~0 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \my_processor|exception~2 (
// Equation(s):
// \my_processor|exception~2_combout  = (\my_processor|exception~1_combout  & (\my_processor|my_alu|Selector32~0_combout  $ (((\my_processor|my_alu|Selector0~9_combout ) # (\my_processor|my_alu|Selector0~12_combout )))))

	.dataa(\my_processor|exception~1_combout ),
	.datab(\my_processor|my_alu|Selector32~0_combout ),
	.datac(\my_processor|my_alu|Selector0~9_combout ),
	.datad(\my_processor|my_alu|Selector0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|exception~2 .lut_mask = 16'h2228;
defparam \my_processor|exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \my_processor|data_writeReg[11]~48 (
// Equation(s):
// \my_processor|data_writeReg[11]~48_combout  = (\my_processor|data_writeReg[11]~212_combout  & (((!\my_processor|WideOr0~0_combout )))) # (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|WideOr0~0_combout  & 
// ((\my_processor|my_alu|Selector20~4_combout ))) # (!\my_processor|WideOr0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|WideOr0~0_combout ),
	.datad(\my_processor|my_alu|Selector20~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~48 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \my_processor|data_writeReg[11]~49 (
// Equation(s):
// \my_processor|data_writeReg[11]~49_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[11]~48_combout  & ((\my_processor|pc_alu|Add0~22_combout ))) # (!\my_processor|data_writeReg[11]~48_combout  & 
// (\my_dmem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[11]~48_combout ))))

	.dataa(\my_processor|data_writeReg[11]~212_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[11]~48_combout ),
	.datad(\my_processor|pc_alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~49 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[11]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \my_processor|data_writeReg[11]~214 (
// Equation(s):
// \my_processor|data_writeReg[11]~214_combout  = (\my_processor|data_writeReg[11]~49_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|exception~2_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~214 .lut_mask = 16'h7700;
defparam \my_processor|data_writeReg[11]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
cycloneive_lcell_comb \my_regfile|register[18].reg_i|reg32[11].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[18].reg_i|reg32[11].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[11].dffe_i|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].reg_i|reg32[11].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N1
dffeas \my_regfile|register[18].reg_i|reg32[11].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].reg_i|reg32[11].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].reg_i|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].reg_i|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].reg_i|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~421 (
// Equation(s):
// \my_regfile|data_readRegB[11]~421_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[11].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[11].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~421 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~423 (
// Equation(s):
// \my_regfile|data_readRegB[11]~423_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[11].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[11].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|register[4].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~423 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~422 (
// Equation(s):
// \my_regfile|data_readRegB[11]~422_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[11].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[11].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datac(\my_regfile|register[19].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|register[3].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~422 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~420 (
// Equation(s):
// \my_regfile|data_readRegB[11]~420_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[11].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[11].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[17].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|register[1].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~420 .lut_mask = 16'hA280;
defparam \my_regfile|data_readRegB[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~424 (
// Equation(s):
// \my_regfile|data_readRegB[11]~424_combout  = (\my_regfile|data_readRegB[11]~421_combout ) # ((\my_regfile|data_readRegB[11]~423_combout ) # ((\my_regfile|data_readRegB[11]~422_combout ) # (\my_regfile|data_readRegB[11]~420_combout )))

	.dataa(\my_regfile|data_readRegB[11]~421_combout ),
	.datab(\my_regfile|data_readRegB[11]~423_combout ),
	.datac(\my_regfile|data_readRegB[11]~422_combout ),
	.datad(\my_regfile|data_readRegB[11]~420_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~424 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~435 (
// Equation(s):
// \my_regfile|data_readRegB[11]~435_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[11].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[11].dffe_i|q~q )))))

	.dataa(\my_regfile|register[29].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~435 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~436 (
// Equation(s):
// \my_regfile|data_readRegB[11]~436_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[11].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[11].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_regfile|register[30].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|register[14].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~436 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~437 (
// Equation(s):
// \my_regfile|data_readRegB[11]~437_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[11].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_regfile|register[15].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|register[31].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~437 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~438 (
// Equation(s):
// \my_regfile|data_readRegB[11]~438_combout  = (\my_regfile|data_readRegB[11]~437_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|readB_decode|WideAnd0~46_combout  & \my_regfile|register[16].reg_i|reg32[11].dffe_i|q~q )))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|data_readRegB[11]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~438 .lut_mask = 16'hFF80;
defparam \my_regfile|data_readRegB[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~430 (
// Equation(s):
// \my_regfile|data_readRegB[11]~430_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[11].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datad(\my_regfile|register[25].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~430 .lut_mask = 16'hE020;
defparam \my_regfile|data_readRegB[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~432 (
// Equation(s):
// \my_regfile|data_readRegB[11]~432_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[11].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[11].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datab(\my_regfile|register[27].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[11].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~432 .lut_mask = 16'h8A80;
defparam \my_regfile|data_readRegB[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~431 (
// Equation(s):
// \my_regfile|data_readRegB[11]~431_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[11].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|register[26].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~431 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~433 (
// Equation(s):
// \my_regfile|data_readRegB[11]~433_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[28].reg_i|reg32[11].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[12].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_regfile|register[12].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[28].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~433 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~434 (
// Equation(s):
// \my_regfile|data_readRegB[11]~434_combout  = (\my_regfile|data_readRegB[11]~430_combout ) # ((\my_regfile|data_readRegB[11]~432_combout ) # ((\my_regfile|data_readRegB[11]~431_combout ) # (\my_regfile|data_readRegB[11]~433_combout )))

	.dataa(\my_regfile|data_readRegB[11]~430_combout ),
	.datab(\my_regfile|data_readRegB[11]~432_combout ),
	.datac(\my_regfile|data_readRegB[11]~431_combout ),
	.datad(\my_regfile|data_readRegB[11]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~434 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~439 (
// Equation(s):
// \my_regfile|data_readRegB[11]~439_combout  = (\my_regfile|data_readRegB[11]~435_combout ) # ((\my_regfile|data_readRegB[11]~436_combout ) # ((\my_regfile|data_readRegB[11]~438_combout ) # (\my_regfile|data_readRegB[11]~434_combout )))

	.dataa(\my_regfile|data_readRegB[11]~435_combout ),
	.datab(\my_regfile|data_readRegB[11]~436_combout ),
	.datac(\my_regfile|data_readRegB[11]~438_combout ),
	.datad(\my_regfile|data_readRegB[11]~434_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~439 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~426 (
// Equation(s):
// \my_regfile|data_readRegB[11]~426_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[11].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[11].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datac(\my_regfile|register[22].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|register[6].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~426 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~428 (
// Equation(s):
// \my_regfile|data_readRegB[11]~428_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[11].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[8].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|register[24].reg_i|reg32[11].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~428 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~427 (
// Equation(s):
// \my_regfile|data_readRegB[11]~427_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[11].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[11].dffe_i|q~q ),
	.datab(\my_regfile|register[23].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~427 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~425 (
// Equation(s):
// \my_regfile|data_readRegB[11]~425_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[11].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[11].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[5].reg_i|reg32[11].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.datad(\my_regfile|register[21].reg_i|reg32[11].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~425 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~429 (
// Equation(s):
// \my_regfile|data_readRegB[11]~429_combout  = (\my_regfile|data_readRegB[11]~426_combout ) # ((\my_regfile|data_readRegB[11]~428_combout ) # ((\my_regfile|data_readRegB[11]~427_combout ) # (\my_regfile|data_readRegB[11]~425_combout )))

	.dataa(\my_regfile|data_readRegB[11]~426_combout ),
	.datab(\my_regfile|data_readRegB[11]~428_combout ),
	.datac(\my_regfile|data_readRegB[11]~427_combout ),
	.datad(\my_regfile|data_readRegB[11]~425_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~429 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~440 (
// Equation(s):
// \my_regfile|data_readRegB[11]~440_combout  = (\my_regfile|data_readRegB[11]~424_combout ) # ((\my_regfile|data_readRegB[11]~439_combout ) # (\my_regfile|data_readRegB[11]~429_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[11]~424_combout ),
	.datac(\my_regfile|data_readRegB[11]~439_combout ),
	.datad(\my_regfile|data_readRegB[11]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~440 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegB[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \my_processor|pc_next[11]~30 (
// Equation(s):
// \my_processor|pc_next[11]~30_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (((\my_processor|pc_alu|Add0~22_combout  & !\my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|pc_alu|Add0~22_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[11]~30 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_next[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \my_processor|pc_next[11]~31 (
// Equation(s):
// \my_processor|pc_next[11]~31_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[11]~30_combout  & (\my_regfile|data_readRegB[11]~440_combout )) # (!\my_processor|pc_next[11]~30_combout  & 
// ((\my_processor|pcPlusN|Add0~22_combout ))))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[11]~30_combout ))))

	.dataa(\my_regfile|data_readRegB[11]~440_combout ),
	.datab(\my_processor|pcPlusN|Add0~22_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[11]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[11]~31 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_next[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \my_processor|pc|reg32[11].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[11]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[11].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[11].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[11].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N6
cycloneive_lcell_comb \my_processor|pc_next[10]~28 (
// Equation(s):
// \my_processor|pc_next[10]~28_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// (\my_processor|pcPlusN|Add0~20_combout )) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_alu|Add0~20_combout )))))

	.dataa(\my_processor|pcPlusN|Add0~20_combout ),
	.datab(\my_processor|pc_alu|Add0~20_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[10]~28 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_next[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
cycloneive_lcell_comb \my_processor|pc_next[10]~29 (
// Equation(s):
// \my_processor|pc_next[10]~29_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[10]~28_combout  & ((\my_regfile|data_readRegB[10]~461_combout ))) # (!\my_processor|pc_next[10]~28_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [10])))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[10]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|data_readRegB[10]~461_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[10]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[10]~29 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N13
dffeas \my_processor|pc|reg32[10].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[10].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[10].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[10].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000FC;
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \my_processor|pc_next[9]~26 (
// Equation(s):
// \my_processor|pc_next[9]~26_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (\my_processor|pc_alu|Add0~18_combout  & ((!\my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_processor|pc_alu|Add0~18_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[9]~26 .lut_mask = 16'hF0CA;
defparam \my_processor|pc_next[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \my_processor|pc_next[9]~27 (
// Equation(s):
// \my_processor|pc_next[9]~27_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[9]~26_combout  & ((\my_regfile|data_readRegB[9]~482_combout ))) # (!\my_processor|pc_next[9]~26_combout  & 
// (\my_processor|pcPlusN|Add0~18_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[9]~26_combout ))))

	.dataa(\my_processor|pcPlusN|Add0~18_combout ),
	.datab(\my_regfile|data_readRegB[9]~482_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[9]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[9]~27 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N17
dffeas \my_processor|pc|reg32[9].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[9].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[9].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[9].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneive_lcell_comb \my_processor|pc_next[8]~24 (
// Equation(s):
// \my_processor|pc_next[8]~24_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~16_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~16_combout ))))

	.dataa(\my_processor|pc_alu|Add0~16_combout ),
	.datab(\my_processor|pcPlusN|Add0~16_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[8]~24 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_next[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneive_lcell_comb \my_processor|pc_next[8]~25 (
// Equation(s):
// \my_processor|pc_next[8]~25_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[8]~24_combout  & ((\my_regfile|data_readRegB[8]~503_combout ))) # (!\my_processor|pc_next[8]~24_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [8])))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[8]~24_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegB[8]~503_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[8]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[8]~25 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N13
dffeas \my_processor|pc|reg32[8].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[8].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[8].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[8].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \my_processor|pc_next[7]~22 (
// Equation(s):
// \my_processor|pc_next[7]~22_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [7]) # ((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (((\my_processor|pc_alu|Add0~14_combout  & !\my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|pc_alu|Add0~14_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[7]~22 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_next[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \my_processor|pc_next[7]~23 (
// Equation(s):
// \my_processor|pc_next[7]~23_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[7]~22_combout  & ((\my_regfile|data_readRegB[7]~524_combout ))) # (!\my_processor|pc_next[7]~22_combout  & 
// (\my_processor|pcPlusN|Add0~14_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[7]~22_combout ))))

	.dataa(\my_processor|pcPlusN|Add0~14_combout ),
	.datab(\my_regfile|data_readRegB[7]~524_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[7]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[7]~23 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N15
dffeas \my_processor|pc|reg32[7].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[7].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[7].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[7].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C03005500;
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~29 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~29_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// \my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~29 .lut_mask = 16'h4000;
defparam \my_regfile|readB_decode|WideAnd0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N8
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~30 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [13] & (\my_imem|altsyncram_component|auto_generated|q_a [12] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~30 .lut_mask = 16'hA000;
defparam \my_regfile|readB_decode|WideAnd0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~31 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~31_combout  = (\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~29_combout )) # (!\my_processor|WideOr2~combout  & (((!\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// \my_regfile|readB_decode|WideAnd0~30_combout ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|readB_decode|WideAnd0~30_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~31 .lut_mask = 16'hAA30;
defparam \my_regfile|readB_decode|WideAnd0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~537 (
// Equation(s):
// \my_regfile|data_readRegB[6]~537_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[6].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[6].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datac(\my_regfile|register[27].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|register[11].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~537 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~538 (
// Equation(s):
// \my_regfile|data_readRegB[6]~538_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[6].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[6].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.datac(\my_regfile|register[12].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~538 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~536 (
// Equation(s):
// \my_regfile|data_readRegB[6]~536_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[6].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_regfile|register[10].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[26].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~536 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~535 (
// Equation(s):
// \my_regfile|data_readRegB[6]~535_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[6].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[6].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[25].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[9].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~535 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~539 (
// Equation(s):
// \my_regfile|data_readRegB[6]~539_combout  = (\my_regfile|data_readRegB[6]~537_combout ) # ((\my_regfile|data_readRegB[6]~538_combout ) # ((\my_regfile|data_readRegB[6]~536_combout ) # (\my_regfile|data_readRegB[6]~535_combout )))

	.dataa(\my_regfile|data_readRegB[6]~537_combout ),
	.datab(\my_regfile|data_readRegB[6]~538_combout ),
	.datac(\my_regfile|data_readRegB[6]~536_combout ),
	.datad(\my_regfile|data_readRegB[6]~535_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~539 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~528 (
// Equation(s):
// \my_regfile|data_readRegB[6]~528_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[20].reg_i|reg32[6].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[4].reg_i|reg32[6].dffe_i|q~q )))))

	.dataa(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datab(\my_regfile|register[20].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[4].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~528 .lut_mask = 16'h88A0;
defparam \my_regfile|data_readRegB[6]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~525 (
// Equation(s):
// \my_regfile|data_readRegB[6]~525_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[17].reg_i|reg32[6].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[1].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_regfile|register[1].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[17].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~525 .lut_mask = 16'hC808;
defparam \my_regfile|data_readRegB[6]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~527 (
// Equation(s):
// \my_regfile|data_readRegB[6]~527_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[6].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_regfile|register[3].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|register[19].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~527 .lut_mask = 16'hC0A0;
defparam \my_regfile|data_readRegB[6]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~526 (
// Equation(s):
// \my_regfile|data_readRegB[6]~526_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[6].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[6].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[18].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|register[2].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~526 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[6]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~529 (
// Equation(s):
// \my_regfile|data_readRegB[6]~529_combout  = (\my_regfile|data_readRegB[6]~528_combout ) # ((\my_regfile|data_readRegB[6]~525_combout ) # ((\my_regfile|data_readRegB[6]~527_combout ) # (\my_regfile|data_readRegB[6]~526_combout )))

	.dataa(\my_regfile|data_readRegB[6]~528_combout ),
	.datab(\my_regfile|data_readRegB[6]~525_combout ),
	.datac(\my_regfile|data_readRegB[6]~527_combout ),
	.datad(\my_regfile|data_readRegB[6]~526_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~529 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[6]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~543 (
// Equation(s):
// \my_regfile|data_readRegB[6]~543_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[6].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[6].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[31].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datad(\my_regfile|register[15].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~543 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~541 (
// Equation(s):
// \my_regfile|data_readRegB[6]~541_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[30].reg_i|reg32[6].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[14].reg_i|reg32[6].dffe_i|q~q )))))

	.dataa(\my_regfile|register[30].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[14].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~541 .lut_mask = 16'h8C80;
defparam \my_regfile|data_readRegB[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~540 (
// Equation(s):
// \my_regfile|data_readRegB[6]~540_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[6].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[13].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datad(\my_regfile|register[29].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~540 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~542 (
// Equation(s):
// \my_regfile|data_readRegB[6]~542_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[6].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[16].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~542 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~544 (
// Equation(s):
// \my_regfile|data_readRegB[6]~544_combout  = (\my_regfile|data_readRegB[6]~543_combout ) # ((\my_regfile|data_readRegB[6]~541_combout ) # ((\my_regfile|data_readRegB[6]~540_combout ) # (\my_regfile|data_readRegB[6]~542_combout )))

	.dataa(\my_regfile|data_readRegB[6]~543_combout ),
	.datab(\my_regfile|data_readRegB[6]~541_combout ),
	.datac(\my_regfile|data_readRegB[6]~540_combout ),
	.datad(\my_regfile|data_readRegB[6]~542_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~544 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~530 (
// Equation(s):
// \my_regfile|data_readRegB[6]~530_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[6].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|register[21].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~530 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[6]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~532 (
// Equation(s):
// \my_regfile|data_readRegB[6]~532_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[6].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[23].reg_i|reg32[6].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~532 .lut_mask = 16'hC808;
defparam \my_regfile|data_readRegB[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~531 (
// Equation(s):
// \my_regfile|data_readRegB[6]~531_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[6].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[6].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[6].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~531 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[6]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~533 (
// Equation(s):
// \my_regfile|data_readRegB[6]~533_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[6].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[6].dffe_i|q~q ))))

	.dataa(\my_regfile|register[8].reg_i|reg32[6].dffe_i|q~q ),
	.datab(\my_regfile|register[24].reg_i|reg32[6].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~533 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~534 (
// Equation(s):
// \my_regfile|data_readRegB[6]~534_combout  = (\my_regfile|data_readRegB[6]~530_combout ) # ((\my_regfile|data_readRegB[6]~532_combout ) # ((\my_regfile|data_readRegB[6]~531_combout ) # (\my_regfile|data_readRegB[6]~533_combout )))

	.dataa(\my_regfile|data_readRegB[6]~530_combout ),
	.datab(\my_regfile|data_readRegB[6]~532_combout ),
	.datac(\my_regfile|data_readRegB[6]~531_combout ),
	.datad(\my_regfile|data_readRegB[6]~533_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~534 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~545 (
// Equation(s):
// \my_regfile|data_readRegB[6]~545_combout  = (\my_regfile|data_readRegB[6]~539_combout ) # ((\my_regfile|data_readRegB[6]~529_combout ) # ((\my_regfile|data_readRegB[6]~544_combout ) # (\my_regfile|data_readRegB[6]~534_combout )))

	.dataa(\my_regfile|data_readRegB[6]~539_combout ),
	.datab(\my_regfile|data_readRegB[6]~529_combout ),
	.datac(\my_regfile|data_readRegB[6]~544_combout ),
	.datad(\my_regfile|data_readRegB[6]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~545 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N0
cycloneive_lcell_comb \my_processor|pc_next[6]~20 (
// Equation(s):
// \my_processor|pc_next[6]~20_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~12_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~12_combout ))))

	.dataa(\my_processor|pc_alu|Add0~12_combout ),
	.datab(\my_processor|pcPlusN|Add0~12_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[6]~20 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_next[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N14
cycloneive_lcell_comb \my_processor|pc_next[6]~21 (
// Equation(s):
// \my_processor|pc_next[6]~21_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[6]~20_combout  & (\my_regfile|data_readRegB[6]~545_combout )) # (!\my_processor|pc_next[6]~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [6]))))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[6]~20_combout ))))

	.dataa(\my_regfile|data_readRegB[6]~545_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[6]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[6]~21 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_next[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N15
dffeas \my_processor|pc|reg32[6].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[6].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[6].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[6].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \my_processor|pc_next[5]~18 (
// Equation(s):
// \my_processor|pc_next[5]~18_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [5]) # (\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (\my_processor|pc_alu|Add0~10_combout  & ((!\my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_processor|pc_alu|Add0~10_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[5]~18 .lut_mask = 16'hF0CA;
defparam \my_processor|pc_next[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \my_processor|pc_next[5]~19 (
// Equation(s):
// \my_processor|pc_next[5]~19_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[5]~18_combout  & ((\my_regfile|data_readRegB[5]~566_combout ))) # (!\my_processor|pc_next[5]~18_combout  & 
// (\my_processor|pcPlusN|Add0~10_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[5]~18_combout ))))

	.dataa(\my_processor|pcPlusN|Add0~10_combout ),
	.datab(\my_regfile|data_readRegB[5]~566_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[5]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[5]~19 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N5
dffeas \my_processor|pc|reg32[5].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[5].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[5].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[5].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneive_lcell_comb \my_processor|mydecoder|WideAnd1~0 (
// Equation(s):
// \my_processor|mydecoder|WideAnd1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// \my_imem|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|mydecoder|WideAnd1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mydecoder|WideAnd1~0 .lut_mask = 16'h1000;
defparam \my_processor|mydecoder|WideAnd1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneive_lcell_comb \my_processor|WideOr0~0 (
// Equation(s):
// \my_processor|WideOr0~0_combout  = (\my_processor|mydecoder|WideAnd1~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & ((!\my_processor|mydecoder|WideAnd6~0_combout ) # (!\my_processor|mydecoder|WideAnd2~0_combout )))) # 
// (!\my_processor|mydecoder|WideAnd1~0_combout  & (((!\my_processor|mydecoder|WideAnd6~0_combout )) # (!\my_processor|mydecoder|WideAnd2~0_combout )))

	.dataa(\my_processor|mydecoder|WideAnd1~0_combout ),
	.datab(\my_processor|mydecoder|WideAnd2~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|mydecoder|WideAnd6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WideOr0~0 .lut_mask = 16'h135F;
defparam \my_processor|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
cycloneive_lcell_comb \my_processor|data_writeReg[4]~28 (
// Equation(s):
// \my_processor|data_writeReg[4]~28_combout  = (\my_processor|WideOr0~0_combout  & (!\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|my_alu|Selector27~5_combout )))) # (!\my_processor|WideOr0~0_combout  & 
// ((\my_processor|data_writeReg[11]~212_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|my_alu|Selector27~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~28 .lut_mask = 16'h7654;
defparam \my_processor|data_writeReg[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N18
cycloneive_lcell_comb \my_processor|data_writeReg[4]~29 (
// Equation(s):
// \my_processor|data_writeReg[4]~29_combout  = (\my_processor|data_writeReg[11]~212_combout  & ((\my_processor|data_writeReg[4]~28_combout  & (\my_processor|pc_alu|Add0~8_combout )) # (!\my_processor|data_writeReg[4]~28_combout  & 
// ((\my_dmem|altsyncram_component|auto_generated|q_a [4]))))) # (!\my_processor|data_writeReg[11]~212_combout  & (((\my_processor|data_writeReg[4]~28_combout ))))

	.dataa(\my_processor|pc_alu|Add0~8_combout ),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|data_writeReg[4]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~29 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
cycloneive_lcell_comb \my_processor|data_writeReg[4]~30 (
// Equation(s):
// \my_processor|data_writeReg[4]~30_combout  = (\my_processor|data_writeReg[4]~29_combout  & ((!\my_processor|exception~2_combout ) # (!\my_processor|WideOr0~0_combout )))

	.dataa(\my_processor|WideOr0~0_combout ),
	.datab(\my_processor|exception~2_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~30 .lut_mask = 16'h7700;
defparam \my_processor|data_writeReg[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
cycloneive_lcell_comb \my_regfile|register[7].reg_i|reg32[4].dffe_i|q~feeder (
// Equation(s):
// \my_regfile|register[7].reg_i|reg32[4].dffe_i|q~feeder_combout  = \my_processor|data_writeReg[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[7].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[4].dffe_i|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[7].reg_i|reg32[4].dffe_i|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N27
dffeas \my_regfile|register[7].reg_i|reg32[4].dffe_i|q (
	.clk(!\cd2|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].reg_i|reg32[4].dffe_i|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write_decode|WideAnd1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].reg_i|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].reg_i|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].reg_i|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~574 (
// Equation(s):
// \my_regfile|data_readRegB[4]~574_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[4].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|register[7].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[23].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~574 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~575 (
// Equation(s):
// \my_regfile|data_readRegB[4]~575_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[24].reg_i|reg32[4].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[8].reg_i|reg32[4].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[24].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[8].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~575 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~573 (
// Equation(s):
// \my_regfile|data_readRegB[4]~573_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[22].reg_i|reg32[4].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[6].reg_i|reg32[4].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[22].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[6].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~573 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[4]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~572 (
// Equation(s):
// \my_regfile|data_readRegB[4]~572_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[21].reg_i|reg32[4].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[5].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|register[5].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[21].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~572 .lut_mask = 16'hE200;
defparam \my_regfile|data_readRegB[4]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~576 (
// Equation(s):
// \my_regfile|data_readRegB[4]~576_combout  = (\my_regfile|data_readRegB[4]~574_combout ) # ((\my_regfile|data_readRegB[4]~575_combout ) # ((\my_regfile|data_readRegB[4]~573_combout ) # (\my_regfile|data_readRegB[4]~572_combout )))

	.dataa(\my_regfile|data_readRegB[4]~574_combout ),
	.datab(\my_regfile|data_readRegB[4]~575_combout ),
	.datac(\my_regfile|data_readRegB[4]~573_combout ),
	.datad(\my_regfile|data_readRegB[4]~572_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~576 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~567 (
// Equation(s):
// \my_regfile|data_readRegB[4]~567_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[4].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[4].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[17].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datad(\my_regfile|register[1].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~567 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~568 (
// Equation(s):
// \my_regfile|data_readRegB[4]~568_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[4].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[4].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~568 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~569 (
// Equation(s):
// \my_regfile|data_readRegB[4]~569_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[19].reg_i|reg32[4].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[3].reg_i|reg32[4].dffe_i|q~q )))))

	.dataa(\my_regfile|register[19].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[3].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~569 .lut_mask = 16'hB080;
defparam \my_regfile|data_readRegB[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~570 (
// Equation(s):
// \my_regfile|data_readRegB[4]~570_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[4].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[4].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|register[20].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~570 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~571 (
// Equation(s):
// \my_regfile|data_readRegB[4]~571_combout  = (\my_regfile|data_readRegB[4]~567_combout ) # ((\my_regfile|data_readRegB[4]~568_combout ) # ((\my_regfile|data_readRegB[4]~569_combout ) # (\my_regfile|data_readRegB[4]~570_combout )))

	.dataa(\my_regfile|data_readRegB[4]~567_combout ),
	.datab(\my_regfile|data_readRegB[4]~568_combout ),
	.datac(\my_regfile|data_readRegB[4]~569_combout ),
	.datad(\my_regfile|data_readRegB[4]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~571 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[4]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~582 (
// Equation(s):
// \my_regfile|data_readRegB[4]~582_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[29].reg_i|reg32[4].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[13].reg_i|reg32[4].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datac(\my_regfile|register[29].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|register[13].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~582 .lut_mask = 16'hC480;
defparam \my_regfile|data_readRegB[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~584 (
// Equation(s):
// \my_regfile|data_readRegB[4]~584_combout  = (\my_regfile|readB_decode|WideAnd0~46_combout  & (\my_regfile|register[16].reg_i|reg32[4].dffe_i|q~q  & \my_processor|ctrl_readRegB[4]~0_combout ))

	.dataa(gnd),
	.datab(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~584 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~585 (
// Equation(s):
// \my_regfile|data_readRegB[4]~585_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[31].reg_i|reg32[4].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[15].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.datab(\my_regfile|register[15].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|register[31].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~585 .lut_mask = 16'hA808;
defparam \my_regfile|data_readRegB[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~583 (
// Equation(s):
// \my_regfile|data_readRegB[4]~583_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[4].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[14].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|register[30].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~583 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~586 (
// Equation(s):
// \my_regfile|data_readRegB[4]~586_combout  = (\my_regfile|data_readRegB[4]~582_combout ) # ((\my_regfile|data_readRegB[4]~584_combout ) # ((\my_regfile|data_readRegB[4]~585_combout ) # (\my_regfile|data_readRegB[4]~583_combout )))

	.dataa(\my_regfile|data_readRegB[4]~582_combout ),
	.datab(\my_regfile|data_readRegB[4]~584_combout ),
	.datac(\my_regfile|data_readRegB[4]~585_combout ),
	.datad(\my_regfile|data_readRegB[4]~583_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~586 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~580 (
// Equation(s):
// \my_regfile|data_readRegB[4]~580_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[4].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[4].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_regfile|register[12].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~580 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~579 (
// Equation(s):
// \my_regfile|data_readRegB[4]~579_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[4].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[11].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|register[27].reg_i|reg32[4].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~579 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~578 (
// Equation(s):
// \my_regfile|data_readRegB[4]~578_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[26].reg_i|reg32[4].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[10].reg_i|reg32[4].dffe_i|q~q )))))

	.dataa(\my_regfile|register[26].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[4].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~578 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~577 (
// Equation(s):
// \my_regfile|data_readRegB[4]~577_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[4].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[4].dffe_i|q~q ))))

	.dataa(\my_regfile|register[9].reg_i|reg32[4].dffe_i|q~q ),
	.datab(\my_regfile|register[25].reg_i|reg32[4].dffe_i|q~q ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~577 .lut_mask = 16'hCA00;
defparam \my_regfile|data_readRegB[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~581 (
// Equation(s):
// \my_regfile|data_readRegB[4]~581_combout  = (\my_regfile|data_readRegB[4]~580_combout ) # ((\my_regfile|data_readRegB[4]~579_combout ) # ((\my_regfile|data_readRegB[4]~578_combout ) # (\my_regfile|data_readRegB[4]~577_combout )))

	.dataa(\my_regfile|data_readRegB[4]~580_combout ),
	.datab(\my_regfile|data_readRegB[4]~579_combout ),
	.datac(\my_regfile|data_readRegB[4]~578_combout ),
	.datad(\my_regfile|data_readRegB[4]~577_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~581 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~587 (
// Equation(s):
// \my_regfile|data_readRegB[4]~587_combout  = (\my_regfile|data_readRegB[4]~576_combout ) # ((\my_regfile|data_readRegB[4]~571_combout ) # ((\my_regfile|data_readRegB[4]~586_combout ) # (\my_regfile|data_readRegB[4]~581_combout )))

	.dataa(\my_regfile|data_readRegB[4]~576_combout ),
	.datab(\my_regfile|data_readRegB[4]~571_combout ),
	.datac(\my_regfile|data_readRegB[4]~586_combout ),
	.datad(\my_regfile|data_readRegB[4]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~587 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N6
cycloneive_lcell_comb \my_processor|pc_next[4]~16 (
// Equation(s):
// \my_processor|pc_next[4]~16_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~8_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~8_combout ))))

	.dataa(\my_processor|pc_alu|Add0~8_combout ),
	.datab(\my_processor|pcPlusN|Add0~8_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[4]~16 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_next[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N28
cycloneive_lcell_comb \my_processor|pc_next[4]~17 (
// Equation(s):
// \my_processor|pc_next[4]~17_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[4]~16_combout  & (\my_regfile|data_readRegB[4]~587_combout )) # (!\my_processor|pc_next[4]~16_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [4]))))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[4]~16_combout ))))

	.dataa(\my_regfile|data_readRegB[4]~587_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[4]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[4]~17 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_next[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N29
dffeas \my_processor|pc|reg32[4].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[4].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[4].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[4].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \my_processor|pc_next[3]~14 (
// Equation(s):
// \my_processor|pc_next[3]~14_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [3]) # (\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (\my_processor|pc_alu|Add0~6_combout  & ((!\my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_processor|pc_alu|Add0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[3]~14 .lut_mask = 16'hF0CA;
defparam \my_processor|pc_next[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \my_processor|pc_next[3]~15 (
// Equation(s):
// \my_processor|pc_next[3]~15_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[3]~14_combout  & ((\my_regfile|data_readRegB[3]~608_combout ))) # (!\my_processor|pc_next[3]~14_combout  & 
// (\my_processor|pcPlusN|Add0~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[3]~14_combout ))))

	.dataa(\my_processor|pcPlusN|Add0~6_combout ),
	.datab(\my_regfile|data_readRegB[3]~608_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[3]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[3]~15 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_next[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N23
dffeas \my_processor|pc|reg32[3].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[3].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[3].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[3].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc|reg32[11].dffe_i|q~q ,\my_processor|pc|reg32[10].dffe_i|q~q ,\my_processor|pc|reg32[9].dffe_i|q~q ,\my_processor|pc|reg32[8].dffe_i|q~q ,\my_processor|pc|reg32[7].dffe_i|q~q ,\my_processor|pc|reg32[6].dffe_i|q~q ,
\my_processor|pc|reg32[5].dffe_i|q~q ,\my_processor|pc|reg32[4].dffe_i|q~q ,\my_processor|pc|reg32[3].dffe_i|q~q ,\my_processor|pc|reg32[2].dffe_i|q~q ,\my_processor|pc|reg32[1].dffe_i|q~q ,\my_processor|pc|reg32[0].dffe_i|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "E:/intelFPGA_lite/17.0/ECE550/Cp4/mif_outputs/test_j.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EE882246CC;
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \my_processor|pc|reg32[16].dffe_i|q~5 (
// Equation(s):
// \my_processor|pc|reg32[16].dffe_i|q~5_combout  = (\my_processor|WideOr4~1_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|mydecoder|WideAnd7~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|mydecoder|WideAnd7~0_combout ),
	.datac(gnd),
	.datad(\my_processor|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc|reg32[16].dffe_i|q~5 .lut_mask = 16'hFF88;
defparam \my_processor|pc|reg32[16].dffe_i|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
cycloneive_lcell_comb \my_processor|pc_next[2]~12 (
// Equation(s):
// \my_processor|pc_next[2]~12_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pcPlusN|Add0~4_combout ) # ((\my_processor|pc|reg32[16].dffe_i|q~5_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// (((\my_processor|pc_alu|Add0~4_combout  & !\my_processor|pc|reg32[16].dffe_i|q~5_combout ))))

	.dataa(\my_processor|pcPlusN|Add0~4_combout ),
	.datab(\my_processor|pc_alu|Add0~4_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[2]~12 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_next[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
cycloneive_lcell_comb \my_processor|pc_next[2]~13 (
// Equation(s):
// \my_processor|pc_next[2]~13_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[2]~12_combout  & ((\my_regfile|data_readRegB[2]~629_combout ))) # (!\my_processor|pc_next[2]~12_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[2]~12_combout ))))

	.dataa(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_regfile|data_readRegB[2]~629_combout ),
	.datad(\my_processor|pc_next[2]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[2]~13 .lut_mask = 16'hF588;
defparam \my_processor|pc_next[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N9
dffeas \my_processor|pc|reg32[2].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[2].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[2].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[2].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~0_combout  = (\my_processor|WideOr2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|WideOr2~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~0 .lut_mask = 16'hCCF0;
defparam \my_processor|ctrl_readRegB[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~637 (
// Equation(s):
// \my_regfile|data_readRegB[1]~637_combout  = (\my_regfile|readB_decode|WideAnd0~19_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[23].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[7].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~19_combout ),
	.datac(\my_regfile|register[7].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|register[23].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~637 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[1]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~636 (
// Equation(s):
// \my_regfile|data_readRegB[1]~636_combout  = (\my_regfile|readB_decode|WideAnd0~16_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[22].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[6].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~16_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[6].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|register[22].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~636 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[1]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~635 (
// Equation(s):
// \my_regfile|data_readRegB[1]~635_combout  = (\my_regfile|readB_decode|WideAnd0~14_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[21].reg_i|reg32[1].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[5].reg_i|reg32[1].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[21].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|register[5].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~635 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[1]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~638 (
// Equation(s):
// \my_regfile|data_readRegB[1]~638_combout  = (\my_regfile|readB_decode|WideAnd0~22_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[24].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[8].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~22_combout ),
	.datac(\my_regfile|register[8].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|register[24].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~638 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[1]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~639 (
// Equation(s):
// \my_regfile|data_readRegB[1]~639_combout  = (\my_regfile|data_readRegB[1]~637_combout ) # ((\my_regfile|data_readRegB[1]~636_combout ) # ((\my_regfile|data_readRegB[1]~635_combout ) # (\my_regfile|data_readRegB[1]~638_combout )))

	.dataa(\my_regfile|data_readRegB[1]~637_combout ),
	.datab(\my_regfile|data_readRegB[1]~636_combout ),
	.datac(\my_regfile|data_readRegB[1]~635_combout ),
	.datad(\my_regfile|data_readRegB[1]~638_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~639 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[1]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~633 (
// Equation(s):
// \my_regfile|data_readRegB[1]~633_combout  = (\my_regfile|readB_decode|WideAnd0~11_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[20].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[4].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[4].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~11_combout ),
	.datad(\my_regfile|register[20].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~633 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[1]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~630 (
// Equation(s):
// \my_regfile|data_readRegB[1]~630_combout  = (\my_regfile|readB_decode|WideAnd0~2_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[17].reg_i|reg32[1].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[1].reg_i|reg32[1].dffe_i|q~q )))))

	.dataa(\my_regfile|register[17].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~2_combout ),
	.datac(\my_regfile|register[1].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~630 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[1]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~631 (
// Equation(s):
// \my_regfile|data_readRegB[1]~631_combout  = (\my_regfile|readB_decode|WideAnd0~5_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[18].reg_i|reg32[1].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[2].reg_i|reg32[1].dffe_i|q~q )))))

	.dataa(\my_regfile|register[18].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~5_combout ),
	.datac(\my_regfile|register[2].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~631 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[1]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~632 (
// Equation(s):
// \my_regfile|data_readRegB[1]~632_combout  = (\my_regfile|readB_decode|WideAnd0~8_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[19].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[3].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[3].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~8_combout ),
	.datad(\my_regfile|register[19].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~632 .lut_mask = 16'hE040;
defparam \my_regfile|data_readRegB[1]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~634 (
// Equation(s):
// \my_regfile|data_readRegB[1]~634_combout  = (\my_regfile|data_readRegB[1]~633_combout ) # ((\my_regfile|data_readRegB[1]~630_combout ) # ((\my_regfile|data_readRegB[1]~631_combout ) # (\my_regfile|data_readRegB[1]~632_combout )))

	.dataa(\my_regfile|data_readRegB[1]~633_combout ),
	.datab(\my_regfile|data_readRegB[1]~630_combout ),
	.datac(\my_regfile|data_readRegB[1]~631_combout ),
	.datad(\my_regfile|data_readRegB[1]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~634 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[1]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~640 (
// Equation(s):
// \my_regfile|data_readRegB[1]~640_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[25].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[9].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|register[25].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~640 .lut_mask = 16'hC840;
defparam \my_regfile|data_readRegB[1]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~641 (
// Equation(s):
// \my_regfile|data_readRegB[1]~641_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~641 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[1]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~642 (
// Equation(s):
// \my_regfile|data_readRegB[1]~642_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[27].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[11].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[11].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|register[27].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~642 .lut_mask = 16'hE400;
defparam \my_regfile|data_readRegB[1]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~643 (
// Equation(s):
// \my_regfile|data_readRegB[1]~643_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[1].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[1].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[28].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.datad(\my_regfile|register[12].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~643 .lut_mask = 16'hD080;
defparam \my_regfile|data_readRegB[1]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~644 (
// Equation(s):
// \my_regfile|data_readRegB[1]~644_combout  = (\my_regfile|data_readRegB[1]~640_combout ) # ((\my_regfile|data_readRegB[1]~641_combout ) # ((\my_regfile|data_readRegB[1]~642_combout ) # (\my_regfile|data_readRegB[1]~643_combout )))

	.dataa(\my_regfile|data_readRegB[1]~640_combout ),
	.datab(\my_regfile|data_readRegB[1]~641_combout ),
	.datac(\my_regfile|data_readRegB[1]~642_combout ),
	.datad(\my_regfile|data_readRegB[1]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~644 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[1]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~648 (
// Equation(s):
// \my_regfile|data_readRegB[1]~648_combout  = (\my_regfile|readB_decode|WideAnd0~43_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[31].reg_i|reg32[1].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[15].reg_i|reg32[1].dffe_i|q~q )))))

	.dataa(\my_regfile|register[31].reg_i|reg32[1].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[15].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~648 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~647 (
// Equation(s):
// \my_regfile|data_readRegB[1]~647_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[16].reg_i|reg32[1].dffe_i|q~q  & \my_regfile|readB_decode|WideAnd0~46_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[16].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~647 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[1]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~645 (
// Equation(s):
// \my_regfile|data_readRegB[1]~645_combout  = (\my_regfile|readB_decode|WideAnd0~37_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[29].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[13].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~37_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[13].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_regfile|register[29].reg_i|reg32[1].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~645 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[1]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~646 (
// Equation(s):
// \my_regfile|data_readRegB[1]~646_combout  = (\my_regfile|readB_decode|WideAnd0~40_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[30].reg_i|reg32[1].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[14].reg_i|reg32[1].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~40_combout ),
	.datab(\my_regfile|register[14].reg_i|reg32[1].dffe_i|q~q ),
	.datac(\my_regfile|register[30].reg_i|reg32[1].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~646 .lut_mask = 16'hA088;
defparam \my_regfile|data_readRegB[1]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~649 (
// Equation(s):
// \my_regfile|data_readRegB[1]~649_combout  = (\my_regfile|data_readRegB[1]~648_combout ) # ((\my_regfile|data_readRegB[1]~647_combout ) # ((\my_regfile|data_readRegB[1]~645_combout ) # (\my_regfile|data_readRegB[1]~646_combout )))

	.dataa(\my_regfile|data_readRegB[1]~648_combout ),
	.datab(\my_regfile|data_readRegB[1]~647_combout ),
	.datac(\my_regfile|data_readRegB[1]~645_combout ),
	.datad(\my_regfile|data_readRegB[1]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~649 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~650 (
// Equation(s):
// \my_regfile|data_readRegB[1]~650_combout  = (\my_regfile|data_readRegB[1]~639_combout ) # ((\my_regfile|data_readRegB[1]~634_combout ) # ((\my_regfile|data_readRegB[1]~644_combout ) # (\my_regfile|data_readRegB[1]~649_combout )))

	.dataa(\my_regfile|data_readRegB[1]~639_combout ),
	.datab(\my_regfile|data_readRegB[1]~634_combout ),
	.datac(\my_regfile|data_readRegB[1]~644_combout ),
	.datad(\my_regfile|data_readRegB[1]~649_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~650 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \my_processor|pc_next[1]~10 (
// Equation(s):
// \my_processor|pc_next[1]~10_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1]) # ((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & 
// (((\my_processor|pc_alu|Add0~2_combout  & !\my_processor|pc|reg32[16].dffe_i|q~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_processor|pc_alu|Add0~2_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[1]~10 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_next[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \my_processor|pc_next[1]~11 (
// Equation(s):
// \my_processor|pc_next[1]~11_combout  = (\my_processor|pc|reg32[16].dffe_i|q~6_combout  & ((\my_processor|pc_next[1]~10_combout  & (\my_regfile|data_readRegB[1]~650_combout )) # (!\my_processor|pc_next[1]~10_combout  & 
// ((\my_processor|pcPlusN|Add0~2_combout ))))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (((\my_processor|pc_next[1]~10_combout ))))

	.dataa(\my_regfile|data_readRegB[1]~650_combout ),
	.datab(\my_processor|pcPlusN|Add0~2_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.datad(\my_processor|pc_next[1]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[1]~11 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_next[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \my_processor|pc|reg32[1].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[1].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[1].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[1].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N12
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~26 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~26_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~26 .lut_mask = 16'h1000;
defparam \my_regfile|readB_decode|WideAnd0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N14
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~27 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~27_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [12] & (\my_imem|altsyncram_component|auto_generated|q_a [15] & \my_imem|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~27 .lut_mask = 16'h5000;
defparam \my_regfile|readB_decode|WideAnd0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N20
cycloneive_lcell_comb \my_regfile|readB_decode|WideAnd0~28 (
// Equation(s):
// \my_regfile|readB_decode|WideAnd0~28_combout  = (\my_processor|WideOr2~combout  & (\my_regfile|readB_decode|WideAnd0~26_combout )) # (!\my_processor|WideOr2~combout  & (((!\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// \my_regfile|readB_decode|WideAnd0~27_combout ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_regfile|readB_decode|WideAnd0~27_combout ),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|readB_decode|WideAnd0~28 .lut_mask = 16'hAA30;
defparam \my_regfile|readB_decode|WideAnd0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~662 (
// Equation(s):
// \my_regfile|data_readRegB[0]~662_combout  = (\my_regfile|readB_decode|WideAnd0~28_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|register[26].reg_i|reg32[0].dffe_i|q~q ))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|register[10].reg_i|reg32[0].dffe_i|q~q ))))

	.dataa(\my_regfile|readB_decode|WideAnd0~28_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[10].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|register[26].reg_i|reg32[0].dffe_i|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~662 .lut_mask = 16'hA820;
defparam \my_regfile|data_readRegB[0]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~664 (
// Equation(s):
// \my_regfile|data_readRegB[0]~664_combout  = (\my_regfile|readB_decode|WideAnd0~34_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[28].reg_i|reg32[0].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[12].reg_i|reg32[0].dffe_i|q~q )))))

	.dataa(\my_regfile|register[28].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|register[12].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~664 .lut_mask = 16'hB800;
defparam \my_regfile|data_readRegB[0]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~663 (
// Equation(s):
// \my_regfile|data_readRegB[0]~663_combout  = (\my_regfile|readB_decode|WideAnd0~31_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[27].reg_i|reg32[0].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[11].reg_i|reg32[0].dffe_i|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|register[27].reg_i|reg32[0].dffe_i|q~q ),
	.datac(\my_regfile|register[11].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_regfile|readB_decode|WideAnd0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~663 .lut_mask = 16'hD800;
defparam \my_regfile|data_readRegB[0]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~661 (
// Equation(s):
// \my_regfile|data_readRegB[0]~661_combout  = (\my_regfile|readB_decode|WideAnd0~25_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|register[25].reg_i|reg32[0].dffe_i|q~q )) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((\my_regfile|register[9].reg_i|reg32[0].dffe_i|q~q )))))

	.dataa(\my_regfile|register[25].reg_i|reg32[0].dffe_i|q~q ),
	.datab(\my_regfile|readB_decode|WideAnd0~25_combout ),
	.datac(\my_regfile|register[9].reg_i|reg32[0].dffe_i|q~q ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~661 .lut_mask = 16'h88C0;
defparam \my_regfile|data_readRegB[0]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~665 (
// Equation(s):
// \my_regfile|data_readRegB[0]~665_combout  = (\my_regfile|data_readRegB[0]~662_combout ) # ((\my_regfile|data_readRegB[0]~664_combout ) # ((\my_regfile|data_readRegB[0]~663_combout ) # (\my_regfile|data_readRegB[0]~661_combout )))

	.dataa(\my_regfile|data_readRegB[0]~662_combout ),
	.datab(\my_regfile|data_readRegB[0]~664_combout ),
	.datac(\my_regfile|data_readRegB[0]~663_combout ),
	.datad(\my_regfile|data_readRegB[0]~661_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~665 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[0]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~671 (
// Equation(s):
// \my_regfile|data_readRegB[0]~671_combout  = (\my_regfile|data_readRegB[0]~665_combout ) # ((\my_regfile|data_readRegB[0]~655_combout ) # ((\my_regfile|data_readRegB[0]~660_combout ) # (\my_regfile|data_readRegB[0]~670_combout )))

	.dataa(\my_regfile|data_readRegB[0]~665_combout ),
	.datab(\my_regfile|data_readRegB[0]~655_combout ),
	.datac(\my_regfile|data_readRegB[0]~660_combout ),
	.datad(\my_regfile|data_readRegB[0]~670_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~671 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[0]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneive_lcell_comb \my_processor|pc_next[0]~8 (
// Equation(s):
// \my_processor|pc_next[0]~8_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc|reg32[16].dffe_i|q~6_combout )))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc|reg32[16].dffe_i|q~6_combout  & 
// ((\my_processor|pcPlusN|Add0~0_combout ))) # (!\my_processor|pc|reg32[16].dffe_i|q~6_combout  & (\my_processor|pc_alu|Add0~0_combout ))))

	.dataa(\my_processor|pc_alu|Add0~0_combout ),
	.datab(\my_processor|pcPlusN|Add0~0_combout ),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc|reg32[16].dffe_i|q~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[0]~8 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_next[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneive_lcell_comb \my_processor|pc_next[0]~9 (
// Equation(s):
// \my_processor|pc_next[0]~9_combout  = (\my_processor|pc|reg32[16].dffe_i|q~5_combout  & ((\my_processor|pc_next[0]~8_combout  & (\my_regfile|data_readRegB[0]~671_combout )) # (!\my_processor|pc_next[0]~8_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [0]))))) # (!\my_processor|pc|reg32[16].dffe_i|q~5_combout  & (((\my_processor|pc_next[0]~8_combout ))))

	.dataa(\my_regfile|data_readRegB[0]~671_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|pc|reg32[16].dffe_i|q~5_combout ),
	.datad(\my_processor|pc_next[0]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_next[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_next[0]~9 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_next[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N25
dffeas \my_processor|pc|reg32[0].dffe_i|q (
	.clk(!\cd1|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_next[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc|reg32[0].dffe_i|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc|reg32[0].dffe_i|q .is_wysiwyg = "true";
defparam \my_processor|pc|reg32[0].dffe_i|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~1_combout  = (\my_processor|WideOr2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_processor|WideOr2~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\my_processor|WideOr2~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~1 .lut_mask = 16'hDD88;
defparam \my_processor|ctrl_readRegB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~2_combout  = (\my_processor|WideOr2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_processor|WideOr2~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\my_processor|WideOr2~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~2 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N24
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~3_combout  = (\my_processor|WideOr2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|WideOr2~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|WideOr2~combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~3 .lut_mask = 16'hBB88;
defparam \my_processor|ctrl_readRegB[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N24
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~4_combout  = (\my_processor|WideOr2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|WideOr2~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\my_processor|WideOr2~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~4 .lut_mask = 16'hDD88;
defparam \my_processor|ctrl_readRegB[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign r1[0] = \r1[0]~output_o ;

assign r1[1] = \r1[1]~output_o ;

assign r1[2] = \r1[2]~output_o ;

assign r1[3] = \r1[3]~output_o ;

assign r1[4] = \r1[4]~output_o ;

assign r1[5] = \r1[5]~output_o ;

assign r1[6] = \r1[6]~output_o ;

assign r1[7] = \r1[7]~output_o ;

assign r1[8] = \r1[8]~output_o ;

assign r1[9] = \r1[9]~output_o ;

assign r1[10] = \r1[10]~output_o ;

assign r1[11] = \r1[11]~output_o ;

assign r1[12] = \r1[12]~output_o ;

assign r1[13] = \r1[13]~output_o ;

assign r1[14] = \r1[14]~output_o ;

assign r1[15] = \r1[15]~output_o ;

assign r1[16] = \r1[16]~output_o ;

assign r1[17] = \r1[17]~output_o ;

assign r1[18] = \r1[18]~output_o ;

assign r1[19] = \r1[19]~output_o ;

assign r1[20] = \r1[20]~output_o ;

assign r1[21] = \r1[21]~output_o ;

assign r1[22] = \r1[22]~output_o ;

assign r1[23] = \r1[23]~output_o ;

assign r1[24] = \r1[24]~output_o ;

assign r1[25] = \r1[25]~output_o ;

assign r1[26] = \r1[26]~output_o ;

assign r1[27] = \r1[27]~output_o ;

assign r1[28] = \r1[28]~output_o ;

assign r1[29] = \r1[29]~output_o ;

assign r1[30] = \r1[30]~output_o ;

assign r1[31] = \r1[31]~output_o ;

assign r30[0] = \r30[0]~output_o ;

assign r30[1] = \r30[1]~output_o ;

assign r30[2] = \r30[2]~output_o ;

assign r30[3] = \r30[3]~output_o ;

assign r30[4] = \r30[4]~output_o ;

assign r30[5] = \r30[5]~output_o ;

assign r30[6] = \r30[6]~output_o ;

assign r30[7] = \r30[7]~output_o ;

assign r30[8] = \r30[8]~output_o ;

assign r30[9] = \r30[9]~output_o ;

assign r30[10] = \r30[10]~output_o ;

assign r30[11] = \r30[11]~output_o ;

assign r30[12] = \r30[12]~output_o ;

assign r30[13] = \r30[13]~output_o ;

assign r30[14] = \r30[14]~output_o ;

assign r30[15] = \r30[15]~output_o ;

assign r30[16] = \r30[16]~output_o ;

assign r30[17] = \r30[17]~output_o ;

assign r30[18] = \r30[18]~output_o ;

assign r30[19] = \r30[19]~output_o ;

assign r30[20] = \r30[20]~output_o ;

assign r30[21] = \r30[21]~output_o ;

assign r30[22] = \r30[22]~output_o ;

assign r30[23] = \r30[23]~output_o ;

assign r30[24] = \r30[24]~output_o ;

assign r30[25] = \r30[25]~output_o ;

assign r30[26] = \r30[26]~output_o ;

assign r30[27] = \r30[27]~output_o ;

assign r30[28] = \r30[28]~output_o ;

assign r30[29] = \r30[29]~output_o ;

assign r30[30] = \r30[30]~output_o ;

assign r30[31] = \r30[31]~output_o ;

assign r31[0] = \r31[0]~output_o ;

assign r31[1] = \r31[1]~output_o ;

assign r31[2] = \r31[2]~output_o ;

assign r31[3] = \r31[3]~output_o ;

assign r31[4] = \r31[4]~output_o ;

assign r31[5] = \r31[5]~output_o ;

assign r31[6] = \r31[6]~output_o ;

assign r31[7] = \r31[7]~output_o ;

assign r31[8] = \r31[8]~output_o ;

assign r31[9] = \r31[9]~output_o ;

assign r31[10] = \r31[10]~output_o ;

assign r31[11] = \r31[11]~output_o ;

assign r31[12] = \r31[12]~output_o ;

assign r31[13] = \r31[13]~output_o ;

assign r31[14] = \r31[14]~output_o ;

assign r31[15] = \r31[15]~output_o ;

assign r31[16] = \r31[16]~output_o ;

assign r31[17] = \r31[17]~output_o ;

assign r31[18] = \r31[18]~output_o ;

assign r31[19] = \r31[19]~output_o ;

assign r31[20] = \r31[20]~output_o ;

assign r31[21] = \r31[21]~output_o ;

assign r31[22] = \r31[22]~output_o ;

assign r31[23] = \r31[23]~output_o ;

assign r31[24] = \r31[24]~output_o ;

assign r31[25] = \r31[25]~output_o ;

assign r31[26] = \r31[26]~output_o ;

assign r31[27] = \r31[27]~output_o ;

assign r31[28] = \r31[28]~output_o ;

assign r31[29] = \r31[29]~output_o ;

assign r31[30] = \r31[30]~output_o ;

assign r31[31] = \r31[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
