|CPU_FPGA
3a <= display-7segment-binary:inst6.a
CLOCK_PINO => inst5.IN0
CLOCK_PINO => debouncer:inst3.input_key
CLOCK_FPGA => debouncer:inst3.clk_fpga
3b <= display-7segment-binary:inst6.b
3c <= display-7segment-binary:inst6.c
3d <= display-7segment-binary:inst6.d
3e <= display-7segment-binary:inst6.e
3f <= display-7segment-binary:inst6.f
3g <= display-7segment-binary:inst6.g
2a <= display-7segment-binary:inst7.a
2b <= display-7segment-binary:inst7.b
2c <= display-7segment-binary:inst7.c
2d <= display-7segment-binary:inst7.d
2e <= display-7segment-binary:inst7.e
2f <= display-7segment-binary:inst7.f
2g <= display-7segment-binary:inst7.g
1a <= display-7segment-binary:inst8.a
1b <= display-7segment-binary:inst8.b
1c <= display-7segment-binary:inst8.c
1d <= display-7segment-binary:inst8.d
1e <= display-7segment-binary:inst8.e
1f <= display-7segment-binary:inst8.f
1g <= display-7segment-binary:inst8.g
0a <= display-7segment-binary:inst9.a
0b <= display-7segment-binary:inst9.b
0c <= display-7segment-binary:inst9.c
0d <= display-7segment-binary:inst9.d
0e <= display-7segment-binary:inst9.e
0f <= display-7segment-binary:inst9.f
0g <= display-7segment-binary:inst9.g
LED0 <= B_address_cont[0].DB_MAX_OUTPUT_PORT_TYPE
LED1 <= B_address_cont[1].DB_MAX_OUTPUT_PORT_TYPE
LED2 <= B_address_cont[2].DB_MAX_OUTPUT_PORT_TYPE
LED3 <= B_address_cont[3].DB_MAX_OUTPUT_PORT_TYPE
LED4 <= B_address_cont[4].DB_MAX_OUTPUT_PORT_TYPE
LED5 <= B_address_cont[5].DB_MAX_OUTPUT_PORT_TYPE
LED6 <= B_address_cont[6].DB_MAX_OUTPUT_PORT_TYPE
LED7 <= B_address_cont[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_FPGA|display-7segment-binary:inst6
a <= inst76.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst3.IN0
D2 => inst6.IN0
D2 => inst10.IN0
D2 => inst13.IN0
D2 => inst15.IN0
D2 => inst16.IN1
D2 => inst27.IN0
D2 => inst26.IN0
D2 => inst38.IN0
D2 => inst35.IN0
D2 => inst39.IN0
D2 => inst41.IN0
D2 => inst43.IN1
D2 => inst45.IN0
D2 => inst51.IN0
D2 => inst53.IN0
D2 => inst57.IN0
D2 => inst63.IN0
D2 => inst64.IN0
D2 => inst69.IN0
D0 => inst3.IN1
D0 => inst8.IN0
D0 => inst10.IN1
D0 => inst15.IN1
D0 => inst17.IN2
D0 => inst19.IN1
D0 => inst20.IN1
D0 => inst23.IN1
D0 => inst30.IN0
D0 => inst37.IN1
D0 => inst35.IN1
D0 => inst40.IN0
D0 => inst41.IN1
D0 => inst45.IN1
D0 => inst47.IN0
D0 => inst49.IN1
D0 => inst52.IN0
D0 => inst60.IN0
D0 => inst61.IN1
D1 => inst6.IN1
D1 => inst4.IN0
D1 => inst12.IN0
D1 => inst18.IN0
D1 => inst19.IN0
D1 => inst20.IN0
D1 => inst24.IN0
D1 => inst29.IN1
D1 => inst34.IN0
D1 => inst37.IN0
D1 => inst36.IN0
D1 => inst39.IN1
D1 => inst46.IN0
D1 => inst44.IN1
D1 => inst49.IN0
D1 => inst50.IN1
D1 => inst55.IN0
D1 => inst59.IN0
D1 => inst66.IN0
D1 => inst67.IN0
D3 => inst5.IN0
D3 => inst7.IN0
D3 => inst9.IN0
D3 => inst11.IN0
D3 => inst17.IN0
D3 => inst16.IN0
D3 => inst19.IN2
D3 => inst21.IN0
D3 => inst28.IN0
D3 => inst25.IN0
D3 => inst29.IN0
D3 => inst31.IN0
D3 => inst33.IN0
D3 => inst41.IN2
D3 => inst43.IN0
D3 => inst44.IN0
D3 => inst50.IN0
D3 => inst54.IN0
D3 => inst56.IN0
D3 => inst62.IN0
D3 => inst61.IN0
D3 => inst65.IN0
D3 => inst68.IN0
b <= inst75.DB_MAX_OUTPUT_PORT_TYPE
c <= inst74.DB_MAX_OUTPUT_PORT_TYPE
d <= inst73.DB_MAX_OUTPUT_PORT_TYPE
e <= inst72.DB_MAX_OUTPUT_PORT_TYPE
f <= inst71.DB_MAX_OUTPUT_PORT_TYPE
g <= inst70.DB_MAX_OUTPUT_PORT_TYPE


|CPU_FPGA|ROM_CPU:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU_FPGA|ROM_CPU:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vcg1:auto_generated.address_a[0]
address_a[1] => altsyncram_vcg1:auto_generated.address_a[1]
address_a[2] => altsyncram_vcg1:auto_generated.address_a[2]
address_a[3] => altsyncram_vcg1:auto_generated.address_a[3]
address_a[4] => altsyncram_vcg1:auto_generated.address_a[4]
address_a[5] => altsyncram_vcg1:auto_generated.address_a[5]
address_a[6] => altsyncram_vcg1:auto_generated.address_a[6]
address_a[7] => altsyncram_vcg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vcg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vcg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vcg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vcg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vcg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vcg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vcg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vcg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vcg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vcg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vcg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vcg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vcg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vcg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vcg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vcg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vcg1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_FPGA|ROM_CPU:inst|altsyncram:altsyncram_component|altsyncram_vcg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|CPU_FPGA|Cont8Bits:inst2
Q0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst8.CLK
CLOCK => inst9.CLK
CLOCK => inst10.CLK
Q1 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|CPU_FPGA|debouncer:inst3
clk_fpga => counter[0].CLK
clk_fpga => counter[1].CLK
clk_fpga => counter[2].CLK
clk_fpga => counter[3].CLK
clk_fpga => counter[4].CLK
clk_fpga => counter[5].CLK
clk_fpga => counter[6].CLK
clk_fpga => counter[7].CLK
clk_fpga => counter[8].CLK
clk_fpga => counter[9].CLK
clk_fpga => counter[10].CLK
clk_fpga => counter[11].CLK
clk_fpga => counter[12].CLK
clk_fpga => counter[13].CLK
clk_fpga => counter[14].CLK
clk_fpga => counter[15].CLK
clk_fpga => out_key~reg0.CLK
clk_fpga => intermediate.CLK
rst_debouncer => counter[0].ACLR
rst_debouncer => counter[1].ACLR
rst_debouncer => counter[2].ACLR
rst_debouncer => counter[3].ACLR
rst_debouncer => counter[4].ACLR
rst_debouncer => counter[5].ACLR
rst_debouncer => counter[6].ACLR
rst_debouncer => counter[7].ACLR
rst_debouncer => counter[8].ACLR
rst_debouncer => counter[9].ACLR
rst_debouncer => counter[10].ACLR
rst_debouncer => counter[11].ACLR
rst_debouncer => counter[12].ACLR
rst_debouncer => counter[13].ACLR
rst_debouncer => counter[14].ACLR
rst_debouncer => counter[15].ACLR
rst_debouncer => out_key~reg0.ALOAD
rst_debouncer => intermediate.ALOAD
input_key => always0.IN1
input_key => out_key~reg0.ADATA
input_key => intermediate.ADATA
input_key => intermediate.DATAIN
out_key <= out_key~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_FPGA|display-7segment-binary:inst7
a <= inst76.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst3.IN0
D2 => inst6.IN0
D2 => inst10.IN0
D2 => inst13.IN0
D2 => inst15.IN0
D2 => inst16.IN1
D2 => inst27.IN0
D2 => inst26.IN0
D2 => inst38.IN0
D2 => inst35.IN0
D2 => inst39.IN0
D2 => inst41.IN0
D2 => inst43.IN1
D2 => inst45.IN0
D2 => inst51.IN0
D2 => inst53.IN0
D2 => inst57.IN0
D2 => inst63.IN0
D2 => inst64.IN0
D2 => inst69.IN0
D0 => inst3.IN1
D0 => inst8.IN0
D0 => inst10.IN1
D0 => inst15.IN1
D0 => inst17.IN2
D0 => inst19.IN1
D0 => inst20.IN1
D0 => inst23.IN1
D0 => inst30.IN0
D0 => inst37.IN1
D0 => inst35.IN1
D0 => inst40.IN0
D0 => inst41.IN1
D0 => inst45.IN1
D0 => inst47.IN0
D0 => inst49.IN1
D0 => inst52.IN0
D0 => inst60.IN0
D0 => inst61.IN1
D1 => inst6.IN1
D1 => inst4.IN0
D1 => inst12.IN0
D1 => inst18.IN0
D1 => inst19.IN0
D1 => inst20.IN0
D1 => inst24.IN0
D1 => inst29.IN1
D1 => inst34.IN0
D1 => inst37.IN0
D1 => inst36.IN0
D1 => inst39.IN1
D1 => inst46.IN0
D1 => inst44.IN1
D1 => inst49.IN0
D1 => inst50.IN1
D1 => inst55.IN0
D1 => inst59.IN0
D1 => inst66.IN0
D1 => inst67.IN0
D3 => inst5.IN0
D3 => inst7.IN0
D3 => inst9.IN0
D3 => inst11.IN0
D3 => inst17.IN0
D3 => inst16.IN0
D3 => inst19.IN2
D3 => inst21.IN0
D3 => inst28.IN0
D3 => inst25.IN0
D3 => inst29.IN0
D3 => inst31.IN0
D3 => inst33.IN0
D3 => inst41.IN2
D3 => inst43.IN0
D3 => inst44.IN0
D3 => inst50.IN0
D3 => inst54.IN0
D3 => inst56.IN0
D3 => inst62.IN0
D3 => inst61.IN0
D3 => inst65.IN0
D3 => inst68.IN0
b <= inst75.DB_MAX_OUTPUT_PORT_TYPE
c <= inst74.DB_MAX_OUTPUT_PORT_TYPE
d <= inst73.DB_MAX_OUTPUT_PORT_TYPE
e <= inst72.DB_MAX_OUTPUT_PORT_TYPE
f <= inst71.DB_MAX_OUTPUT_PORT_TYPE
g <= inst70.DB_MAX_OUTPUT_PORT_TYPE


|CPU_FPGA|display-7segment-binary:inst8
a <= inst76.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst3.IN0
D2 => inst6.IN0
D2 => inst10.IN0
D2 => inst13.IN0
D2 => inst15.IN0
D2 => inst16.IN1
D2 => inst27.IN0
D2 => inst26.IN0
D2 => inst38.IN0
D2 => inst35.IN0
D2 => inst39.IN0
D2 => inst41.IN0
D2 => inst43.IN1
D2 => inst45.IN0
D2 => inst51.IN0
D2 => inst53.IN0
D2 => inst57.IN0
D2 => inst63.IN0
D2 => inst64.IN0
D2 => inst69.IN0
D0 => inst3.IN1
D0 => inst8.IN0
D0 => inst10.IN1
D0 => inst15.IN1
D0 => inst17.IN2
D0 => inst19.IN1
D0 => inst20.IN1
D0 => inst23.IN1
D0 => inst30.IN0
D0 => inst37.IN1
D0 => inst35.IN1
D0 => inst40.IN0
D0 => inst41.IN1
D0 => inst45.IN1
D0 => inst47.IN0
D0 => inst49.IN1
D0 => inst52.IN0
D0 => inst60.IN0
D0 => inst61.IN1
D1 => inst6.IN1
D1 => inst4.IN0
D1 => inst12.IN0
D1 => inst18.IN0
D1 => inst19.IN0
D1 => inst20.IN0
D1 => inst24.IN0
D1 => inst29.IN1
D1 => inst34.IN0
D1 => inst37.IN0
D1 => inst36.IN0
D1 => inst39.IN1
D1 => inst46.IN0
D1 => inst44.IN1
D1 => inst49.IN0
D1 => inst50.IN1
D1 => inst55.IN0
D1 => inst59.IN0
D1 => inst66.IN0
D1 => inst67.IN0
D3 => inst5.IN0
D3 => inst7.IN0
D3 => inst9.IN0
D3 => inst11.IN0
D3 => inst17.IN0
D3 => inst16.IN0
D3 => inst19.IN2
D3 => inst21.IN0
D3 => inst28.IN0
D3 => inst25.IN0
D3 => inst29.IN0
D3 => inst31.IN0
D3 => inst33.IN0
D3 => inst41.IN2
D3 => inst43.IN0
D3 => inst44.IN0
D3 => inst50.IN0
D3 => inst54.IN0
D3 => inst56.IN0
D3 => inst62.IN0
D3 => inst61.IN0
D3 => inst65.IN0
D3 => inst68.IN0
b <= inst75.DB_MAX_OUTPUT_PORT_TYPE
c <= inst74.DB_MAX_OUTPUT_PORT_TYPE
d <= inst73.DB_MAX_OUTPUT_PORT_TYPE
e <= inst72.DB_MAX_OUTPUT_PORT_TYPE
f <= inst71.DB_MAX_OUTPUT_PORT_TYPE
g <= inst70.DB_MAX_OUTPUT_PORT_TYPE


|CPU_FPGA|display-7segment-binary:inst9
a <= inst76.DB_MAX_OUTPUT_PORT_TYPE
D2 => inst3.IN0
D2 => inst6.IN0
D2 => inst10.IN0
D2 => inst13.IN0
D2 => inst15.IN0
D2 => inst16.IN1
D2 => inst27.IN0
D2 => inst26.IN0
D2 => inst38.IN0
D2 => inst35.IN0
D2 => inst39.IN0
D2 => inst41.IN0
D2 => inst43.IN1
D2 => inst45.IN0
D2 => inst51.IN0
D2 => inst53.IN0
D2 => inst57.IN0
D2 => inst63.IN0
D2 => inst64.IN0
D2 => inst69.IN0
D0 => inst3.IN1
D0 => inst8.IN0
D0 => inst10.IN1
D0 => inst15.IN1
D0 => inst17.IN2
D0 => inst19.IN1
D0 => inst20.IN1
D0 => inst23.IN1
D0 => inst30.IN0
D0 => inst37.IN1
D0 => inst35.IN1
D0 => inst40.IN0
D0 => inst41.IN1
D0 => inst45.IN1
D0 => inst47.IN0
D0 => inst49.IN1
D0 => inst52.IN0
D0 => inst60.IN0
D0 => inst61.IN1
D1 => inst6.IN1
D1 => inst4.IN0
D1 => inst12.IN0
D1 => inst18.IN0
D1 => inst19.IN0
D1 => inst20.IN0
D1 => inst24.IN0
D1 => inst29.IN1
D1 => inst34.IN0
D1 => inst37.IN0
D1 => inst36.IN0
D1 => inst39.IN1
D1 => inst46.IN0
D1 => inst44.IN1
D1 => inst49.IN0
D1 => inst50.IN1
D1 => inst55.IN0
D1 => inst59.IN0
D1 => inst66.IN0
D1 => inst67.IN0
D3 => inst5.IN0
D3 => inst7.IN0
D3 => inst9.IN0
D3 => inst11.IN0
D3 => inst17.IN0
D3 => inst16.IN0
D3 => inst19.IN2
D3 => inst21.IN0
D3 => inst28.IN0
D3 => inst25.IN0
D3 => inst29.IN0
D3 => inst31.IN0
D3 => inst33.IN0
D3 => inst41.IN2
D3 => inst43.IN0
D3 => inst44.IN0
D3 => inst50.IN0
D3 => inst54.IN0
D3 => inst56.IN0
D3 => inst62.IN0
D3 => inst61.IN0
D3 => inst65.IN0
D3 => inst68.IN0
b <= inst75.DB_MAX_OUTPUT_PORT_TYPE
c <= inst74.DB_MAX_OUTPUT_PORT_TYPE
d <= inst73.DB_MAX_OUTPUT_PORT_TYPE
e <= inst72.DB_MAX_OUTPUT_PORT_TYPE
f <= inst71.DB_MAX_OUTPUT_PORT_TYPE
g <= inst70.DB_MAX_OUTPUT_PORT_TYPE


