# Nand2Tetris-Course-Project

# Week 1
Wrote the logic in the supplied HDL language and tested the logic for the following 16 basic logic gates in the given order, starting with the primitive NAND gate for building the following gates:-
<ul>
  <li>Not</li>
  <li>And</li>
  <li>Or</li>
  <li>Xor</li>
  <li>Mux (multiplexor gate)</li>
  <li>Dmux (demultiplexor gate)</li>
  <li>Not16 (16-bit Not)</li>
  <li>And16 (16-bit And)</li>
  <li>Or16 (16-bit Or)</li>
  <li>Mux16 (16-bit multiplexor)</li>
  <li>Or8Way (Or's 8 bits)</li>
  <li>Mux4Way16 (16-bit/4-way mux)</li>
  <li>Mux8Way16 (16-bit/8-way mux)</li>
  <li>DMux4Way (4-way demultiplexor)</li>
  <li>DMux8Way (8-way demultiplexor)</li>
</ul>

# Week 2
Wrote the logic and tested the logic for the following chips in the given order and ultimately built the logic for the HACK ALU :-
<ul>
  <li>HalfAdder</li>
  <li>FullAdder</li>
  <li>Add16 (16-bit Adder)</li>
  <li>Inc16 (16-bit incrementer)</li>
  <li>ALU without status outputs</li>
  <li>Complete ALU with status outputs</li>
</ul>
