Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.53 secs
 
--> Reading design: union.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "union.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "union"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : union
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Acer\Desktop\Arquitectura\p7\registro\registro.vhd" into library work
Parsing entity <registro>.
Parsing architecture <Behavioral> of entity <registro>.
Parsing VHDL file "C:\Users\Acer\Desktop\Arquitectura\p7\mux\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "C:\Users\Acer\Desktop\Arquitectura\p7\divFrecuencia\divFrecuencia.vhd" into library work
Parsing entity <divFrecuencia>.
Parsing architecture <Behavioral> of entity <divfrecuencia>.
Parsing VHDL file "C:\Users\Acer\Desktop\Arquitectura\p7\deco\deco.vhd" into library work
Parsing entity <deco>.
Parsing architecture <Behavioral> of entity <deco>.
Parsing VHDL file "C:\Users\Acer\Desktop\Arquitectura\p7\control\control.vhd" into library work
Parsing entity <control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "C:\Users\Acer\Desktop\Arquitectura\p7\contador\contador.vhd" into library work
Parsing entity <contador>.
Parsing architecture <Behavioral> of entity <contador>.
Parsing VHDL file "C:\Users\Acer\Desktop\Arquitectura\p7\union\union.vhd" into library work
Parsing entity <union>.
Parsing architecture <Behavioral> of entity <union>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <union> (architecture <Behavioral>) from library <work>.

Elaborating entity <divFrecuencia> (architecture <Behavioral>) from library <work>.

Elaborating entity <registro> (architecture <Behavioral>) from library <work>.

Elaborating entity <control> (architecture <Behavioral>) from library <work>.

Elaborating entity <contador> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) from library <work>.

Elaborating entity <deco> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <union>.
    Related source file is "C:\Users\Acer\Desktop\Arquitectura\p7\union\union.vhd".
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal a may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <union> synthesized.

Synthesizing Unit <divFrecuencia>.
    Related source file is "C:\Users\Acer\Desktop\Arquitectura\p7\divFrecuencia\divFrecuencia.vhd".
    Found 24-bit register for signal <cont>.
    Found 24-bit adder for signal <cont[23]_GND_6_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <divFrecuencia> synthesized.

Synthesizing Unit <registro>.
    Related source file is "C:\Users\Acer\Desktop\Arquitectura\p7\registro\registro.vhd".
    Found 9-bit register for signal <datoSalida>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <registro> synthesized.

Synthesizing Unit <control>.
    Related source file is "C:\Users\Acer\Desktop\Arquitectura\p7\control\control.vhd".
    Found 2-bit register for signal <edo_act>.
    Found finite state machine <FSM_0> for signal <edo_act>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | e1                                             |
    | Power Up State     | e1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control> synthesized.

Synthesizing Unit <contador>.
    Related source file is "C:\Users\Acer\Desktop\Arquitectura\p7\contador\contador.vhd".
    Found 4-bit register for signal <dataOut>.
    Found 4-bit adder for signal <dataOut[3]_GND_10_o_add_0_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <contador> synthesized.

Synthesizing Unit <mux>.
    Related source file is "C:\Users\Acer\Desktop\Arquitectura\p7\mux\mux.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <deco>.
    Related source file is "C:\Users\Acer\Desktop\Arquitectura\p7\deco\deco.vhd".
    Found 16x7-bit Read Only RAM for signal <display>
    Summary:
	inferred   1 RAM(s).
Unit <deco> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 3
 24-bit register                                       : 1
 4-bit register                                        : 1
 9-bit register                                        : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <contador>.
The following registers are absorbed into counter <dataOut>: 1 register on signal <dataOut>.
Unit <contador> synthesized (advanced).

Synthesizing (advanced) Unit <deco>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_display> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <display>       |          |
    -----------------------------------------------------------------------
Unit <deco> synthesized (advanced).

Synthesizing (advanced) Unit <divFrecuencia>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
Unit <divFrecuencia> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 12
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <edo_act[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 e1    | 00
 e2    | 01
 e3    | 11
-------------------

Optimizing unit <union> ...

Optimizing unit <registro> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block union, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : union.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 99
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 23
#      LUT2                        : 1
#      LUT3                        : 4
#      LUT4                        : 4
#      LUT5                        : 16
#      LUT6                        : 1
#      MUXCY                       : 23
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 39
#      FDC                         : 26
#      FDCE                        : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 11
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of  126800     0%  
 Number of Slice LUTs:                   50  out of  63400     0%  
    Number used as Logic:                50  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     50
   Number with an unused Flip Flop:      11  out of     50    22%  
   Number with an unused LUT:             0  out of     50     0%  
   Number of fully used LUT-FF pairs:    39  out of     50    78%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    210    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk                                | BUFGP                          | 24    |
divisor1/cont_23                   | NONE(control1/edo_act_FSM_FFd2)| 15    |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.990ns (Maximum Frequency: 502.437MHz)
   Minimum input arrival time before clock: 0.939ns
   Maximum output required time after clock: 1.508ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.990ns (frequency: 502.437MHz)
  Total number of paths / destination ports: 300 / 24
-------------------------------------------------------------------------
Delay:               1.990ns (Levels of Logic = 25)
  Source:            divisor1/cont_0 (FF)
  Destination:       divisor1/cont_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divisor1/cont_0 to divisor1/cont_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  divisor1/cont_0 (divisor1/cont_0)
     INV:I->O              1   0.113   0.000  divisor1/Mcount_cont_lut<0>_INV_0 (divisor1/Mcount_cont_lut<0>)
     MUXCY:S->O            1   0.353   0.000  divisor1/Mcount_cont_cy<0> (divisor1/Mcount_cont_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<1> (divisor1/Mcount_cont_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<2> (divisor1/Mcount_cont_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<3> (divisor1/Mcount_cont_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<4> (divisor1/Mcount_cont_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<5> (divisor1/Mcount_cont_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<6> (divisor1/Mcount_cont_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<7> (divisor1/Mcount_cont_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<8> (divisor1/Mcount_cont_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<9> (divisor1/Mcount_cont_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<10> (divisor1/Mcount_cont_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<11> (divisor1/Mcount_cont_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<12> (divisor1/Mcount_cont_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<13> (divisor1/Mcount_cont_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<14> (divisor1/Mcount_cont_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<15> (divisor1/Mcount_cont_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<16> (divisor1/Mcount_cont_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<17> (divisor1/Mcount_cont_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<18> (divisor1/Mcount_cont_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<19> (divisor1/Mcount_cont_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<20> (divisor1/Mcount_cont_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  divisor1/Mcount_cont_cy<21> (divisor1/Mcount_cont_cy<21>)
     MUXCY:CI->O           0   0.023   0.000  divisor1/Mcount_cont_cy<22> (divisor1/Mcount_cont_cy<22>)
     XORCY:CI->O           1   0.370   0.000  divisor1/Mcount_cont_xor<23> (Result<23>)
     FDC:D                     0.008          divisor1/cont_23
    ----------------------------------------
    Total                      1.990ns (1.711ns logic, 0.279ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisor1/cont_23'
  Clock period: 1.561ns (frequency: 640.451MHz)
  Total number of paths / destination ports: 83 / 28
-------------------------------------------------------------------------
Delay:               1.561ns (Levels of Logic = 2)
  Source:            registro1/datoSalida_0 (FF)
  Destination:       control1/edo_act_FSM_FFd1 (FF)
  Source Clock:      divisor1/cont_23 rising
  Destination Clock: divisor1/cont_23 rising

  Data Path: registro1/datoSalida_0 to control1/edo_act_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.703  registro1/datoSalida_0 (registro1/datoSalida_0)
     LUT6:I0->O            1   0.097   0.295  control1/edo_act_FSM_FFd1-In1 (control1/edo_act_FSM_FFd1-In1)
     LUT4:I3->O            1   0.097   0.000  control1/edo_act_FSM_FFd1-In3 (control1/edo_act_FSM_FFd1-In)
     FDC:D                     0.008          control1/edo_act_FSM_FFd1
    ----------------------------------------
    Total                      1.561ns (0.563ns logic, 0.998ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       divisor1/cont_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to divisor1/cont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.001   0.387  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.349          divisor1/cont_0
    ----------------------------------------
    Total                      0.737ns (0.350ns logic, 0.387ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divisor1/cont_23'
  Total number of paths / destination ports: 44 / 35
-------------------------------------------------------------------------
Offset:              0.939ns (Levels of Logic = 2)
  Source:            ini2 (PAD)
  Destination:       registro1/datoSalida_8 (FF)
  Destination Clock: divisor1/cont_23 rising

  Data Path: ini2 to registro1/datoSalida_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.430  ini2_IBUF (ini2_IBUF)
     LUT3:I1->O            9   0.097   0.316  registro1/_n0015_inv1 (registro1/_n0015_inv)
     FDCE:CE                   0.095          registro1/datoSalida_0
    ----------------------------------------
    Total                      0.939ns (0.193ns logic, 0.746ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisor1/cont_23'
  Total number of paths / destination ports: 44 / 16
-------------------------------------------------------------------------
Offset:              1.508ns (Levels of Logic = 2)
  Source:            control1/edo_act_FSM_FFd1 (FF)
  Destination:       display2<6> (PAD)
  Source Clock:      divisor1/cont_23 rising

  Data Path: control1/edo_act_FSM_FFd1 to display2<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.361   0.771  control1/edo_act_FSM_FFd1 (control1/edo_act_FSM_FFd1)
     LUT5:I0->O            1   0.097   0.279  deco1/Mram_display61 (display2_6_OBUF)
     OBUF:I->O                 0.000          display2_6_OBUF (display2<6>)
    ----------------------------------------
    Total                      1.508ns (0.458ns logic, 1.050ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 1)
  Source:            divisor1/cont_23 (FF)
  Destination:       clk_out (PAD)
  Source Clock:      clk rising

  Data Path: divisor1/cont_23 to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.361   0.353  divisor1/cont_23 (divisor1/cont_23)
     OBUF:I->O                 0.000          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      0.714ns (0.361ns logic, 0.353ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.990|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divisor1/cont_23
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
divisor1/cont_23|    1.561|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 44.10 secs
 
--> 

Total memory usage is 350400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

