# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 11.0 Build 208 07/03/2011 Service Pack 1.10 SJ Full Version
# Date created = 12:48:21  September 28, 2011
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ddr3_s4_uniphy_example_sim_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY STRATIXIV
set_global_assignment -name DEVICE EP4SGX70HF35C2
set_global_assignment -name TOP_LEVEL_ENTITY ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.0 SP1.10"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:48:21  SEPTEMBER 28, 2011"
set_global_assignment -name LAST_QUARTUS_VERSION "11.0 SP1.10"
set_global_assignment -name TEXT_FILE ../params.txt
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_d0.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_reset_controller.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_c0.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_clock_pair_generator.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_pll_memphy.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_dll_memphy.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_oct_control.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_controller_phy.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_memphy_top.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_read_valid_selector.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_addr_cmd_datapath.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_reset.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_addr_cmd_pads.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_memphy.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_reset_sync.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_afi_mux.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_new_io_pads.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_fr_cycle_shifter.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_read_datapath.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_write_datapath.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_hr_to_fr.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_sequencer_mux_bridge.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_phy_csr.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_iss_probe.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_flop_mem.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_nios_sequencer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_altdqdqs.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altdq_dqs2_abstract.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altdq_dqs2_cal_delays.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_merlin_traffic_limiter.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_sequencer_ram.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_addr_router.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_addr_router_001.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_dm_decoder.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_write_decoder.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_lfsr72.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_di_buffer_wrap.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_sysclk.v
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_sequencer_rom.hex
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_lfsr36.v
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_a.mif
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_sequencer_rom.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_phy_mgr.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_ddr3.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_datamux.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_siii_wrapper.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_avalon_st_pipeline_base.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_data_decoder.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_id_router.sv
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_ociram_default_contents.mif
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_rsp_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_irq_mapper.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_inst_ROM_no_ifdef_params.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_lfsr12.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_siii_phase_decode.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_b.mif
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_ac_ROM_no_ifdef_params.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_reg_file.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_generic.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_jumplogic.v
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_b.hex
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cmd_xbar_demux_001.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_ram_csr.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_di_buffer.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_data_mgr.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_data_broadcast.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_rsp_xbar_mux_001.sv
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_ociram_default_contents.hex
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_pattern_fifo.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_bitcheck.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_rsp_xbar_demux.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_read_datapath.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper.v
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_a.hex
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_sv_wrapper.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_test_bench.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_tck.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_merlin_master_agent.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_ac_ROM_reg.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_inst_ROM_reg.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_ram.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_oci_test_bench.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_id_router_002.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_sv_phase_decode.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_ptr_mgr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rw_manager_core.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_mgr.sv
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_sequencer_rom.hex
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_AC_ROM.hex
set_global_assignment -name SOURCE_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_inst_ROM.hex
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/driver_definitions.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/addr_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/burst_boundary_addr_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/lfsr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/lfsr_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rand_addr_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rand_burstcount_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rand_num_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/rand_seq_addr_gen.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/reset_sync.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/scfifo_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/seq_addr_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/template_addr_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/template_stage.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/driver_avl_use_be_avl_use_burstbegin.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_addr_cmd.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_addr_cmd_wrap.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ddr2_odt_gen.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ddr3_odt_gen.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_odt_gen.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_rdwr_data_tmg.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_arbiter.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_burst_gen.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_cmd_gen.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_csr.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_buffer.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_buffer_manager.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_burst_tracking.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_dataid_manager.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_fifo.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_list.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_rdata_path.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_wdata_path.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_decoder.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_encoder.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_input_if.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_rank_timer.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_sideband.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_tbp.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_timing_param.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_controller.v
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_controller_st_top.v
set_global_assignment -name SYSTEMVERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv
set_global_assignment -name VERILOG_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_mm_st_converter.v
set_global_assignment -name EDA_TEST_BENCH_FILE ddr3_s4_uniphy_example_sim_tb.v -section_id uniphy_rtl_simulation -hdl_version SystemVerilog_2005
set_global_assignment -name EDA_TEST_BENCH_FILE ddr3_s4_uniphy_example_sim/ddr3_s4_uniphy_example_sim.v -section_id uniphy_rtl_simulation -hdl_version SystemVerilog_2005
set_global_assignment -name EDA_TEST_BENCH_FILE ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim.v -section_id uniphy_rtl_simulation -hdl_version SystemVerilog_2005
set_global_assignment -name EDA_TEST_BENCH_FILE ddr3_s4_uniphy_example_sim/submodules/status_checker.sv -section_id uniphy_rtl_simulation -hdl_version SystemVerilog_2005
set_global_assignment -name EDA_TEST_BENCH_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv -section_id uniphy_rtl_simulation -hdl_version SystemVerilog_2005
set_global_assignment -name EDA_TEST_BENCH_FILE ddr3_s4_uniphy_example_sim/submodules/alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv -section_id uniphy_rtl_simulation -hdl_version SystemVerilog_2005
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME uniphy_rtl_simulation -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME dut -section_id uniphy_rtl_simulation
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ddr3_s4_uniphy_example_sim_tb -section_id uniphy_rtl_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH uniphy_rtl_simulation -section_id eda_simulation
set_global_assignment -name EDA_MAP_ILLEGAL_CHARACTERS ON -section_id eda_simulation
set_global_assignment -name EDA_ENABLE_GLITCH_FILTERING ON -section_id eda_simulation
set_global_assignment -name EDA_WRITE_NODES_FOR_POWER_ESTIMATION ALL_NODES -section_id eda_simulation
# Enable the following line when using Modelsim in order to add some useful UniPHY signals to the wave viewer automatically
#set_global_assignment -name EDA_NATIVELINK_SIMULATION_SETUP_SCRIPT ddr3_s4_uniphy_example_sim_wave.do -section_id eda_simulation
