{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593658973010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593658973015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 10:02:52 2020 " "Processing started: Thu Jul 02 10:02:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593658973015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658973015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658973015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593658973408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593658973408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_code_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file morse_code_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_code_ver2 " "Found entity 1: morse_code_ver2" {  } { { "morse_code_ver2.v" "" { Text "C:/intelFPGA_lite/lab5/morse_code_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_morse.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_morse.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_morse " "Found entity 1: interface_morse" {  } { { "interface_morse.v" "" { Text "C:/intelFPGA_lite/lab5/interface_morse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/lab5/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onehotfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file onehotfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 onehotfsm " "Found entity 1: onehotfsm" {  } { { "onehotfsm.v" "" { Text "C:/intelFPGA_lite/lab5/onehotfsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_one_zero_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_one_zero_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_one_zero_detector " "Found entity 1: zero_one_zero_detector" {  } { { "zero_one_zero_detector.v" "" { Text "C:/intelFPGA_lite/lab5/zero_one_zero_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_2 " "Found entity 1: testbench_2" {  } { { "testbench_2.v" "" { Text "C:/intelFPGA_lite/lab5/testbench_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_onehot.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_onehot.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_onehot " "Found entity 1: interface_onehot" {  } { { "interface_onehot.v" "" { Text "C:/intelFPGA_lite/lab5/interface_onehot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_010_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_010_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_010_detector " "Found entity 1: interface_010_detector" {  } { { "interface_010_detector.v" "" { Text "C:/intelFPGA_lite/lab5/interface_010_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mealy_010_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mealy_010_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_010_detector " "Found entity 1: mealy_010_detector" {  } { { "output_files/mealy_010_detector.v" "" { Text "C:/intelFPGA_lite/lab5/output_files/mealy_010_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_mealy.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_mealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_mealy " "Found entity 1: interface_mealy" {  } { { "interface_mealy.v" "" { Text "C:/intelFPGA_lite/lab5/interface_mealy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mealy_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_testbench " "Found entity 1: mealy_testbench" {  } { { "mealy_testbench.v" "" { Text "C:/intelFPGA_lite/lab5/mealy_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593658982381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982381 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "SW interface_onehot.v(4) " "Verilog HDL Module Declaration error at interface_onehot.v(4): top module port \"SW\" is not found in the port list" {  } { { "interface_onehot.v" "" { Text "C:/intelFPGA_lite/lab5/interface_onehot.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1593658982382 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593658982511 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 02 10:03:02 2020 " "Processing ended: Thu Jul 02 10:03:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593658982511 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593658982511 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593658982511 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658982511 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593658983119 ""}
