<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_1417333'>
<a name="inst_tag_1417333"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1039.html#tag_urg_inst_1417333" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417333_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475083" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_553.html#inst_tag_611185" id="tag_urg_inst_611185">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_553.html#inst_tag_611186" id="tag_urg_inst_611186">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_553.html#inst_tag_611187" id="tag_urg_inst_611187">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417334'>
<a name="inst_tag_1417334"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1040.html#tag_urg_inst_1417334" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417334_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475084" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_553.html#inst_tag_611263" id="tag_urg_inst_611263">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_553.html#inst_tag_611264" id="tag_urg_inst_611264">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_553.html#inst_tag_611265" id="tag_urg_inst_611265">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417335'>
<a name="inst_tag_1417335"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1041.html#tag_urg_inst_1417335" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417335_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475085" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_554.html#inst_tag_611341" id="tag_urg_inst_611341">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_554.html#inst_tag_611342" id="tag_urg_inst_611342">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_554.html#inst_tag_611343" id="tag_urg_inst_611343">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417336'>
<a name="inst_tag_1417336"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1042.html#tag_urg_inst_1417336" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417336_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475086" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_554.html#inst_tag_611419" id="tag_urg_inst_611419">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_554.html#inst_tag_611420" id="tag_urg_inst_611420">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_554.html#inst_tag_611421" id="tag_urg_inst_611421">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417337'>
<a name="inst_tag_1417337"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1043.html#tag_urg_inst_1417337" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417337_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475087" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611497" id="tag_urg_inst_611497">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611498" id="tag_urg_inst_611498">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611499" id="tag_urg_inst_611499">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417338'>
<a name="inst_tag_1417338"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1044.html#tag_urg_inst_1417338" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417338_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475088" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611575" id="tag_urg_inst_611575">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611576" id="tag_urg_inst_611576">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611577" id="tag_urg_inst_611577">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417339'>
<a name="inst_tag_1417339"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1045.html#tag_urg_inst_1417339" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417339_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475089" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611653" id="tag_urg_inst_611653">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611654" id="tag_urg_inst_611654">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_555.html#inst_tag_611655" id="tag_urg_inst_611655">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417340'>
<a name="inst_tag_1417340"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1046.html#tag_urg_inst_1417340" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417340_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475090" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_556.html#inst_tag_611731" id="tag_urg_inst_611731">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_556.html#inst_tag_611732" id="tag_urg_inst_611732">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_556.html#inst_tag_611733" id="tag_urg_inst_611733">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417341'>
<a name="inst_tag_1417341"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1047.html#tag_urg_inst_1417341" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417341_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475091" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_556.html#inst_tag_611809" id="tag_urg_inst_611809">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_556.html#inst_tag_611810" id="tag_urg_inst_611810">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_556.html#inst_tag_611811" id="tag_urg_inst_611811">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417342'>
<a name="inst_tag_1417342"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1048.html#tag_urg_inst_1417342" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417342_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475092" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_557.html#inst_tag_611887" id="tag_urg_inst_611887">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_557.html#inst_tag_611888" id="tag_urg_inst_611888">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_557.html#inst_tag_611889" id="tag_urg_inst_611889">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417343'>
<a name="inst_tag_1417343"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1050.html#tag_urg_inst_1417343" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417343_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.13</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.13</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475093" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_559.html#inst_tag_612297" id="tag_urg_inst_612297">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_559.html#inst_tag_612298" id="tag_urg_inst_612298">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_559.html#inst_tag_612299" id="tag_urg_inst_612299">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417344'>
<a name="inst_tag_1417344"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1051.html#tag_urg_inst_1417344" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417344_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475094" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_559.html#inst_tag_612375" id="tag_urg_inst_612375">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_559.html#inst_tag_612376" id="tag_urg_inst_612376">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_559.html#inst_tag_612377" id="tag_urg_inst_612377">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417345'>
<a name="inst_tag_1417345"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1052.html#tag_urg_inst_1417345" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417345_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475095" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612453" id="tag_urg_inst_612453">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612454" id="tag_urg_inst_612454">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612455" id="tag_urg_inst_612455">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417346'>
<a name="inst_tag_1417346"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1053.html#tag_urg_inst_1417346" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417346_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475096" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612531" id="tag_urg_inst_612531">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612532" id="tag_urg_inst_612532">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612533" id="tag_urg_inst_612533">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417347'>
<a name="inst_tag_1417347"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1054.html#tag_urg_inst_1417347" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417347_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475097" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612609" id="tag_urg_inst_612609">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612610" id="tag_urg_inst_612610">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_560.html#inst_tag_612611" id="tag_urg_inst_612611">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417348'>
<a name="inst_tag_1417348"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1055.html#tag_urg_inst_1417348" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417348_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475098" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_561.html#inst_tag_612687" id="tag_urg_inst_612687">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_561.html#inst_tag_612688" id="tag_urg_inst_612688">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_561.html#inst_tag_612689" id="tag_urg_inst_612689">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417349'>
<a name="inst_tag_1417349"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1056.html#tag_urg_inst_1417349" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417349_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.13</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.13</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475099" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_561.html#inst_tag_612765" id="tag_urg_inst_612765">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_561.html#inst_tag_612766" id="tag_urg_inst_612766">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_561.html#inst_tag_612767" id="tag_urg_inst_612767">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417350'>
<a name="inst_tag_1417350"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1057.html#tag_urg_inst_1417350" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417350_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475100" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_562.html#inst_tag_612843" id="tag_urg_inst_612843">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_562.html#inst_tag_612844" id="tag_urg_inst_612844">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_562.html#inst_tag_612845" id="tag_urg_inst_612845">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417351'>
<a name="inst_tag_1417351"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1058.html#tag_urg_inst_1417351" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417351_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475101" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_562.html#inst_tag_612921" id="tag_urg_inst_612921">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_562.html#inst_tag_612922" id="tag_urg_inst_612922">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_562.html#inst_tag_612923" id="tag_urg_inst_612923">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417352'>
<a name="inst_tag_1417352"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1059.html#tag_urg_inst_1417352" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417352_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475102" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_563.html#inst_tag_612999" id="tag_urg_inst_612999">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_563.html#inst_tag_613000" id="tag_urg_inst_613000">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_563.html#inst_tag_613001" id="tag_urg_inst_613001">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417353'>
<a name="inst_tag_1417353"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1061.html#tag_urg_inst_1417353" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417353_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.80</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.80</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475103" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_565.html#inst_tag_613409" id="tag_urg_inst_613409">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_565.html#inst_tag_613410" id="tag_urg_inst_613410">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_565.html#inst_tag_613411" id="tag_urg_inst_613411">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417354'>
<a name="inst_tag_1417354"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1062.html#tag_urg_inst_1417354" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417354_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.94</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.94</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475104" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_565.html#inst_tag_613487" id="tag_urg_inst_613487">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_565.html#inst_tag_613488" id="tag_urg_inst_613488">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_565.html#inst_tag_613489" id="tag_urg_inst_613489">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417355'>
<a name="inst_tag_1417355"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1063.html#tag_urg_inst_1417355" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417355_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475105" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613565" id="tag_urg_inst_613565">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613566" id="tag_urg_inst_613566">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613567" id="tag_urg_inst_613567">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417356'>
<a name="inst_tag_1417356"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1064.html#tag_urg_inst_1417356" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417356_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.75</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475106" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613643" id="tag_urg_inst_613643">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613644" id="tag_urg_inst_613644">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613645" id="tag_urg_inst_613645">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417357'>
<a name="inst_tag_1417357"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1065.html#tag_urg_inst_1417357" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417357_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475107" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613721" id="tag_urg_inst_613721">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613722" id="tag_urg_inst_613722">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_566.html#inst_tag_613723" id="tag_urg_inst_613723">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417358'>
<a name="inst_tag_1417358"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1066.html#tag_urg_inst_1417358" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417358_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475108" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_567.html#inst_tag_613799" id="tag_urg_inst_613799">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_567.html#inst_tag_613800" id="tag_urg_inst_613800">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_567.html#inst_tag_613801" id="tag_urg_inst_613801">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417359'>
<a name="inst_tag_1417359"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1067.html#tag_urg_inst_1417359" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417359_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.94</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.94</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475109" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_567.html#inst_tag_613877" id="tag_urg_inst_613877">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_567.html#inst_tag_613878" id="tag_urg_inst_613878">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_567.html#inst_tag_613879" id="tag_urg_inst_613879">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417360'>
<a name="inst_tag_1417360"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1068.html#tag_urg_inst_1417360" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417360_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475110" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_613955" id="tag_urg_inst_613955">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_613956" id="tag_urg_inst_613956">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_613957" id="tag_urg_inst_613957">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417361'>
<a name="inst_tag_1417361"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1069.html#tag_urg_inst_1417361" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417361_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475111" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_614033" id="tag_urg_inst_614033">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_614034" id="tag_urg_inst_614034">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_614035" id="tag_urg_inst_614035">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417362'>
<a name="inst_tag_1417362"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1070.html#tag_urg_inst_1417362" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417362_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475112" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_614111" id="tag_urg_inst_614111">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_614112" id="tag_urg_inst_614112">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_568.html#inst_tag_614113" id="tag_urg_inst_614113">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417363'>
<a name="inst_tag_1417363"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1072.html#tag_urg_inst_1417363" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417363_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475113" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614521" id="tag_urg_inst_614521">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614522" id="tag_urg_inst_614522">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614523" id="tag_urg_inst_614523">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417364'>
<a name="inst_tag_1417364"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1073.html#tag_urg_inst_1417364" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417364_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475114" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614599" id="tag_urg_inst_614599">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614600" id="tag_urg_inst_614600">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614601" id="tag_urg_inst_614601">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417365'>
<a name="inst_tag_1417365"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1074.html#tag_urg_inst_1417365" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417365_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475115" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614677" id="tag_urg_inst_614677">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614678" id="tag_urg_inst_614678">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_571.html#inst_tag_614679" id="tag_urg_inst_614679">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417366'>
<a name="inst_tag_1417366"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1075.html#tag_urg_inst_1417366" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417366_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475116" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_572.html#inst_tag_614755" id="tag_urg_inst_614755">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_572.html#inst_tag_614756" id="tag_urg_inst_614756">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_572.html#inst_tag_614757" id="tag_urg_inst_614757">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417367'>
<a name="inst_tag_1417367"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1076.html#tag_urg_inst_1417367" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417367_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475117" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_572.html#inst_tag_614833" id="tag_urg_inst_614833">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_572.html#inst_tag_614834" id="tag_urg_inst_614834">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_572.html#inst_tag_614835" id="tag_urg_inst_614835">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417368'>
<a name="inst_tag_1417368"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1077.html#tag_urg_inst_1417368" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417368_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475118" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_614911" id="tag_urg_inst_614911">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_614912" id="tag_urg_inst_614912">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_614913" id="tag_urg_inst_614913">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417369'>
<a name="inst_tag_1417369"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1078.html#tag_urg_inst_1417369" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417369_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475119" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_614989" id="tag_urg_inst_614989">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_614990" id="tag_urg_inst_614990">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_614991" id="tag_urg_inst_614991">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417370'>
<a name="inst_tag_1417370"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1079.html#tag_urg_inst_1417370" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417370_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475120" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_615067" id="tag_urg_inst_615067">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_615068" id="tag_urg_inst_615068">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_573.html#inst_tag_615069" id="tag_urg_inst_615069">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417371'>
<a name="inst_tag_1417371"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1080.html#tag_urg_inst_1417371" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417371_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475121" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_574.html#inst_tag_615145" id="tag_urg_inst_615145">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_574.html#inst_tag_615146" id="tag_urg_inst_615146">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_574.html#inst_tag_615147" id="tag_urg_inst_615147">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417372'>
<a name="inst_tag_1417372"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1081.html#tag_urg_inst_1417372" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417372_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475122" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_574.html#inst_tag_615223" id="tag_urg_inst_615223">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_574.html#inst_tag_615224" id="tag_urg_inst_615224">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_574.html#inst_tag_615225" id="tag_urg_inst_615225">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417373'>
<a name="inst_tag_1417373"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1083.html#tag_urg_inst_1417373" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417373_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475123" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_576.html#inst_tag_615633" id="tag_urg_inst_615633">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_576.html#inst_tag_615634" id="tag_urg_inst_615634">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_576.html#inst_tag_615635" id="tag_urg_inst_615635">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417374'>
<a name="inst_tag_1417374"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1084.html#tag_urg_inst_1417374" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417374_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475124" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_577.html#inst_tag_615711" id="tag_urg_inst_615711">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_577.html#inst_tag_615712" id="tag_urg_inst_615712">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_577.html#inst_tag_615713" id="tag_urg_inst_615713">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417375'>
<a name="inst_tag_1417375"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1085.html#tag_urg_inst_1417375" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417375_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475125" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_577.html#inst_tag_615789" id="tag_urg_inst_615789">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_577.html#inst_tag_615790" id="tag_urg_inst_615790">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_577.html#inst_tag_615791" id="tag_urg_inst_615791">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417376'>
<a name="inst_tag_1417376"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1086.html#tag_urg_inst_1417376" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417376_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475126" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_578.html#inst_tag_615867" id="tag_urg_inst_615867">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_578.html#inst_tag_615868" id="tag_urg_inst_615868">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_578.html#inst_tag_615869" id="tag_urg_inst_615869">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417377'>
<a name="inst_tag_1417377"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1087.html#tag_urg_inst_1417377" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417377_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475127" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_578.html#inst_tag_615945" id="tag_urg_inst_615945">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_578.html#inst_tag_615946" id="tag_urg_inst_615946">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_578.html#inst_tag_615947" id="tag_urg_inst_615947">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417378'>
<a name="inst_tag_1417378"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1088.html#tag_urg_inst_1417378" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417378_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475128" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616023" id="tag_urg_inst_616023">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616024" id="tag_urg_inst_616024">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616025" id="tag_urg_inst_616025">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417379'>
<a name="inst_tag_1417379"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1089.html#tag_urg_inst_1417379" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417379_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475129" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616101" id="tag_urg_inst_616101">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616102" id="tag_urg_inst_616102">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616103" id="tag_urg_inst_616103">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417380'>
<a name="inst_tag_1417380"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1090.html#tag_urg_inst_1417380" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417380_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475130" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616179" id="tag_urg_inst_616179">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616180" id="tag_urg_inst_616180">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_579.html#inst_tag_616181" id="tag_urg_inst_616181">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417381'>
<a name="inst_tag_1417381"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1091.html#tag_urg_inst_1417381" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417381_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475131" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_580.html#inst_tag_616257" id="tag_urg_inst_616257">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_580.html#inst_tag_616258" id="tag_urg_inst_616258">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_580.html#inst_tag_616259" id="tag_urg_inst_616259">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417382'>
<a name="inst_tag_1417382"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1092.html#tag_urg_inst_1417382" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417382_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_5.html#inst_tag_475132" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_580.html#inst_tag_616335" id="tag_urg_inst_616335">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_580.html#inst_tag_616336" id="tag_urg_inst_616336">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_580.html#inst_tag_616337" id="tag_urg_inst_616337">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417383'>
<a name="inst_tag_1417383"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1094.html#tag_urg_inst_1417383" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417383_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475133" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_582.html#inst_tag_616745" id="tag_urg_inst_616745">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_582.html#inst_tag_616746" id="tag_urg_inst_616746">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_582.html#inst_tag_616747" id="tag_urg_inst_616747">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417384'>
<a name="inst_tag_1417384"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1095.html#tag_urg_inst_1417384" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417384_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475134" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_583.html#inst_tag_616823" id="tag_urg_inst_616823">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_583.html#inst_tag_616824" id="tag_urg_inst_616824">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_583.html#inst_tag_616825" id="tag_urg_inst_616825">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417385'>
<a name="inst_tag_1417385"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1096.html#tag_urg_inst_1417385" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417385_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475135" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_583.html#inst_tag_616901" id="tag_urg_inst_616901">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_583.html#inst_tag_616902" id="tag_urg_inst_616902">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_583.html#inst_tag_616903" id="tag_urg_inst_616903">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417386'>
<a name="inst_tag_1417386"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1097.html#tag_urg_inst_1417386" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417386_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475136" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_616979" id="tag_urg_inst_616979">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_616980" id="tag_urg_inst_616980">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_616981" id="tag_urg_inst_616981">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417387'>
<a name="inst_tag_1417387"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1098.html#tag_urg_inst_1417387" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417387_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475137" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_617057" id="tag_urg_inst_617057">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_617058" id="tag_urg_inst_617058">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_617059" id="tag_urg_inst_617059">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417388'>
<a name="inst_tag_1417388"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1099.html#tag_urg_inst_1417388" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417388_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475138" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_617135" id="tag_urg_inst_617135">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_617136" id="tag_urg_inst_617136">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_584.html#inst_tag_617137" id="tag_urg_inst_617137">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417389'>
<a name="inst_tag_1417389"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1100.html#tag_urg_inst_1417389" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417389_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475139" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_585.html#inst_tag_617213" id="tag_urg_inst_617213">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_585.html#inst_tag_617214" id="tag_urg_inst_617214">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_585.html#inst_tag_617215" id="tag_urg_inst_617215">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417390'>
<a name="inst_tag_1417390"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1101.html#tag_urg_inst_1417390" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417390_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475140" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_585.html#inst_tag_617291" id="tag_urg_inst_617291">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_585.html#inst_tag_617292" id="tag_urg_inst_617292">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_585.html#inst_tag_617293" id="tag_urg_inst_617293">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417391'>
<a name="inst_tag_1417391"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1102.html#tag_urg_inst_1417391" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417391_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475141" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_586.html#inst_tag_617369" id="tag_urg_inst_617369">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_586.html#inst_tag_617370" id="tag_urg_inst_617370">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_586.html#inst_tag_617371" id="tag_urg_inst_617371">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417392'>
<a name="inst_tag_1417392"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1103.html#tag_urg_inst_1417392" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417392_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475142" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_586.html#inst_tag_617447" id="tag_urg_inst_617447">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_586.html#inst_tag_617448" id="tag_urg_inst_617448">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_586.html#inst_tag_617449" id="tag_urg_inst_617449">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417393'>
<a name="inst_tag_1417393"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1105.html#tag_urg_inst_1417393" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417393_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475143" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_588.html#inst_tag_617857" id="tag_urg_inst_617857">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_588.html#inst_tag_617858" id="tag_urg_inst_617858">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_588.html#inst_tag_617859" id="tag_urg_inst_617859">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417394'>
<a name="inst_tag_1417394"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1106.html#tag_urg_inst_1417394" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417394_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475144" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_617935" id="tag_urg_inst_617935">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_617936" id="tag_urg_inst_617936">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_617937" id="tag_urg_inst_617937">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417395'>
<a name="inst_tag_1417395"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1107.html#tag_urg_inst_1417395" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417395_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475145" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_618013" id="tag_urg_inst_618013">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_618014" id="tag_urg_inst_618014">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_618015" id="tag_urg_inst_618015">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417396'>
<a name="inst_tag_1417396"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1108.html#tag_urg_inst_1417396" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417396_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475146" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_618091" id="tag_urg_inst_618091">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_618092" id="tag_urg_inst_618092">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_589.html#inst_tag_618093" id="tag_urg_inst_618093">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417397'>
<a name="inst_tag_1417397"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1109.html#tag_urg_inst_1417397" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417397_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475147" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_590.html#inst_tag_618169" id="tag_urg_inst_618169">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_590.html#inst_tag_618170" id="tag_urg_inst_618170">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_590.html#inst_tag_618171" id="tag_urg_inst_618171">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417398'>
<a name="inst_tag_1417398"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1110.html#tag_urg_inst_1417398" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417398_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475148" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_590.html#inst_tag_618247" id="tag_urg_inst_618247">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_590.html#inst_tag_618248" id="tag_urg_inst_618248">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_590.html#inst_tag_618249" id="tag_urg_inst_618249">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417399'>
<a name="inst_tag_1417399"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1111.html#tag_urg_inst_1417399" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417399_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475149" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_591.html#inst_tag_618325" id="tag_urg_inst_618325">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_591.html#inst_tag_618326" id="tag_urg_inst_618326">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_591.html#inst_tag_618327" id="tag_urg_inst_618327">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417400'>
<a name="inst_tag_1417400"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1112.html#tag_urg_inst_1417400" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417400_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475150" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_591.html#inst_tag_618403" id="tag_urg_inst_618403">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_591.html#inst_tag_618404" id="tag_urg_inst_618404">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_591.html#inst_tag_618405" id="tag_urg_inst_618405">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417401'>
<a name="inst_tag_1417401"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1113.html#tag_urg_inst_1417401" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417401_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475151" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_592.html#inst_tag_618481" id="tag_urg_inst_618481">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_592.html#inst_tag_618482" id="tag_urg_inst_618482">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_592.html#inst_tag_618483" id="tag_urg_inst_618483">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417402'>
<a name="inst_tag_1417402"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1114.html#tag_urg_inst_1417402" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417402_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475152" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_592.html#inst_tag_618559" id="tag_urg_inst_618559">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_592.html#inst_tag_618560" id="tag_urg_inst_618560">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_592.html#inst_tag_618561" id="tag_urg_inst_618561">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417403'>
<a name="inst_tag_1417403"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1116.html#tag_urg_inst_1417403" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417403_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475153" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_594.html#inst_tag_618969" id="tag_urg_inst_618969">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_594.html#inst_tag_618970" id="tag_urg_inst_618970">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_594.html#inst_tag_618971" id="tag_urg_inst_618971">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417404'>
<a name="inst_tag_1417404"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1117.html#tag_urg_inst_1417404" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417404_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475154" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619047" id="tag_urg_inst_619047">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619048" id="tag_urg_inst_619048">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619049" id="tag_urg_inst_619049">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417405'>
<a name="inst_tag_1417405"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1118.html#tag_urg_inst_1417405" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417405_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475155" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619125" id="tag_urg_inst_619125">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619126" id="tag_urg_inst_619126">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619127" id="tag_urg_inst_619127">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417406'>
<a name="inst_tag_1417406"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1119.html#tag_urg_inst_1417406" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417406_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475156" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619203" id="tag_urg_inst_619203">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619204" id="tag_urg_inst_619204">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_595.html#inst_tag_619205" id="tag_urg_inst_619205">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417407'>
<a name="inst_tag_1417407"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1120.html#tag_urg_inst_1417407" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417407_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475157" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_596.html#inst_tag_619281" id="tag_urg_inst_619281">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_596.html#inst_tag_619282" id="tag_urg_inst_619282">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_596.html#inst_tag_619283" id="tag_urg_inst_619283">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417408'>
<a name="inst_tag_1417408"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1121.html#tag_urg_inst_1417408" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417408_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475158" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_596.html#inst_tag_619359" id="tag_urg_inst_619359">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_596.html#inst_tag_619360" id="tag_urg_inst_619360">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_596.html#inst_tag_619361" id="tag_urg_inst_619361">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417409'>
<a name="inst_tag_1417409"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1122.html#tag_urg_inst_1417409" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417409_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475159" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619437" id="tag_urg_inst_619437">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619438" id="tag_urg_inst_619438">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619439" id="tag_urg_inst_619439">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417410'>
<a name="inst_tag_1417410"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1123.html#tag_urg_inst_1417410" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417410_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475160" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619515" id="tag_urg_inst_619515">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619516" id="tag_urg_inst_619516">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619517" id="tag_urg_inst_619517">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417411'>
<a name="inst_tag_1417411"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1124.html#tag_urg_inst_1417411" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417411_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475161" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619593" id="tag_urg_inst_619593">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619594" id="tag_urg_inst_619594">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_597.html#inst_tag_619595" id="tag_urg_inst_619595">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417412'>
<a name="inst_tag_1417412"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1125.html#tag_urg_inst_1417412" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417412_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475162" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_598.html#inst_tag_619671" id="tag_urg_inst_619671">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_598.html#inst_tag_619672" id="tag_urg_inst_619672">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_598.html#inst_tag_619673" id="tag_urg_inst_619673">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417413'>
<a name="inst_tag_1417413"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1127.html#tag_urg_inst_1417413" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417413_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475163" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_600.html#inst_tag_620081" id="tag_urg_inst_620081">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_600.html#inst_tag_620082" id="tag_urg_inst_620082">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_600.html#inst_tag_620083" id="tag_urg_inst_620083">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417414'>
<a name="inst_tag_1417414"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1128.html#tag_urg_inst_1417414" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417414_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475164" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_600.html#inst_tag_620159" id="tag_urg_inst_620159">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_600.html#inst_tag_620160" id="tag_urg_inst_620160">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_600.html#inst_tag_620161" id="tag_urg_inst_620161">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417415'>
<a name="inst_tag_1417415"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1129.html#tag_urg_inst_1417415" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417415_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475165" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_601.html#inst_tag_620237" id="tag_urg_inst_620237">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_601.html#inst_tag_620238" id="tag_urg_inst_620238">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_601.html#inst_tag_620239" id="tag_urg_inst_620239">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417416'>
<a name="inst_tag_1417416"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1130.html#tag_urg_inst_1417416" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417416_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475166" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_601.html#inst_tag_620315" id="tag_urg_inst_620315">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_601.html#inst_tag_620316" id="tag_urg_inst_620316">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_601.html#inst_tag_620317" id="tag_urg_inst_620317">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417417'>
<a name="inst_tag_1417417"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1131.html#tag_urg_inst_1417417" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417417_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475167" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620393" id="tag_urg_inst_620393">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620394" id="tag_urg_inst_620394">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620395" id="tag_urg_inst_620395">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417418'>
<a name="inst_tag_1417418"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1132.html#tag_urg_inst_1417418" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417418_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475168" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620471" id="tag_urg_inst_620471">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620472" id="tag_urg_inst_620472">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620473" id="tag_urg_inst_620473">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417419'>
<a name="inst_tag_1417419"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1133.html#tag_urg_inst_1417419" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417419_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475169" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620549" id="tag_urg_inst_620549">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620550" id="tag_urg_inst_620550">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_602.html#inst_tag_620551" id="tag_urg_inst_620551">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417420'>
<a name="inst_tag_1417420"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1134.html#tag_urg_inst_1417420" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417420_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475170" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_603.html#inst_tag_620627" id="tag_urg_inst_620627">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_603.html#inst_tag_620628" id="tag_urg_inst_620628">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_603.html#inst_tag_620629" id="tag_urg_inst_620629">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417421'>
<a name="inst_tag_1417421"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1135.html#tag_urg_inst_1417421" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417421_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475171" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_603.html#inst_tag_620705" id="tag_urg_inst_620705">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_603.html#inst_tag_620706" id="tag_urg_inst_620706">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_603.html#inst_tag_620707" id="tag_urg_inst_620707">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417422'>
<a name="inst_tag_1417422"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1136.html#tag_urg_inst_1417422" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417422_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475172" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_604.html#inst_tag_620783" id="tag_urg_inst_620783">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_604.html#inst_tag_620784" id="tag_urg_inst_620784">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_604.html#inst_tag_620785" id="tag_urg_inst_620785">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417423'>
<a name="inst_tag_1417423"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1138.html#tag_urg_inst_1417423" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417423_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475173" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_606.html#inst_tag_621193" id="tag_urg_inst_621193">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_606.html#inst_tag_621194" id="tag_urg_inst_621194">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_606.html#inst_tag_621195" id="tag_urg_inst_621195">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417424'>
<a name="inst_tag_1417424"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1139.html#tag_urg_inst_1417424" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417424_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475174" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_606.html#inst_tag_621271" id="tag_urg_inst_621271">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_606.html#inst_tag_621272" id="tag_urg_inst_621272">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_606.html#inst_tag_621273" id="tag_urg_inst_621273">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417425'>
<a name="inst_tag_1417425"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1140.html#tag_urg_inst_1417425" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417425_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475175" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_607.html#inst_tag_621349" id="tag_urg_inst_621349">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_607.html#inst_tag_621350" id="tag_urg_inst_621350">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_607.html#inst_tag_621351" id="tag_urg_inst_621351">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417426'>
<a name="inst_tag_1417426"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1141.html#tag_urg_inst_1417426" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417426_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475176" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_607.html#inst_tag_621427" id="tag_urg_inst_621427">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_607.html#inst_tag_621428" id="tag_urg_inst_621428">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_607.html#inst_tag_621429" id="tag_urg_inst_621429">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417427'>
<a name="inst_tag_1417427"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1142.html#tag_urg_inst_1417427" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417427_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475177" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621505" id="tag_urg_inst_621505">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621506" id="tag_urg_inst_621506">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621507" id="tag_urg_inst_621507">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417428'>
<a name="inst_tag_1417428"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1143.html#tag_urg_inst_1417428" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417428_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475178" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621583" id="tag_urg_inst_621583">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621584" id="tag_urg_inst_621584">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621585" id="tag_urg_inst_621585">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417429'>
<a name="inst_tag_1417429"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1144.html#tag_urg_inst_1417429" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417429_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475179" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621661" id="tag_urg_inst_621661">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621662" id="tag_urg_inst_621662">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_608.html#inst_tag_621663" id="tag_urg_inst_621663">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417430'>
<a name="inst_tag_1417430"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1145.html#tag_urg_inst_1417430" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417430_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475180" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_609.html#inst_tag_621739" id="tag_urg_inst_621739">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_609.html#inst_tag_621740" id="tag_urg_inst_621740">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_609.html#inst_tag_621741" id="tag_urg_inst_621741">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417431'>
<a name="inst_tag_1417431"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1146.html#tag_urg_inst_1417431" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417431_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475181" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_609.html#inst_tag_621817" id="tag_urg_inst_621817">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_609.html#inst_tag_621818" id="tag_urg_inst_621818">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_609.html#inst_tag_621819" id="tag_urg_inst_621819">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417432'>
<a name="inst_tag_1417432"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1147.html#tag_urg_inst_1417432" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417432_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475182" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_610.html#inst_tag_621895" id="tag_urg_inst_621895">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_610.html#inst_tag_621896" id="tag_urg_inst_621896">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_610.html#inst_tag_621897" id="tag_urg_inst_621897">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417433'>
<a name="inst_tag_1417433"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1149.html#tag_urg_inst_1417433" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417433_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475183" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_612.html#inst_tag_622305" id="tag_urg_inst_622305">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_612.html#inst_tag_622306" id="tag_urg_inst_622306">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_612.html#inst_tag_622307" id="tag_urg_inst_622307">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417434'>
<a name="inst_tag_1417434"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1150.html#tag_urg_inst_1417434" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417434_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475184" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_612.html#inst_tag_622383" id="tag_urg_inst_622383">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_612.html#inst_tag_622384" id="tag_urg_inst_622384">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_612.html#inst_tag_622385" id="tag_urg_inst_622385">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417435'>
<a name="inst_tag_1417435"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1151.html#tag_urg_inst_1417435" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417435_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475185" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622461" id="tag_urg_inst_622461">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622462" id="tag_urg_inst_622462">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622463" id="tag_urg_inst_622463">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417436'>
<a name="inst_tag_1417436"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1152.html#tag_urg_inst_1417436" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417436_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475186" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622539" id="tag_urg_inst_622539">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622540" id="tag_urg_inst_622540">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622541" id="tag_urg_inst_622541">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417437'>
<a name="inst_tag_1417437"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1153.html#tag_urg_inst_1417437" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417437_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475187" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622617" id="tag_urg_inst_622617">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622618" id="tag_urg_inst_622618">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_613.html#inst_tag_622619" id="tag_urg_inst_622619">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417438'>
<a name="inst_tag_1417438"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1154.html#tag_urg_inst_1417438" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417438_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475188" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_614.html#inst_tag_622695" id="tag_urg_inst_622695">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_614.html#inst_tag_622696" id="tag_urg_inst_622696">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_614.html#inst_tag_622697" id="tag_urg_inst_622697">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417439'>
<a name="inst_tag_1417439"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1155.html#tag_urg_inst_1417439" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417439_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475189" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_614.html#inst_tag_622773" id="tag_urg_inst_622773">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_614.html#inst_tag_622774" id="tag_urg_inst_622774">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_614.html#inst_tag_622775" id="tag_urg_inst_622775">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417440'>
<a name="inst_tag_1417440"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1156.html#tag_urg_inst_1417440" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417440_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475190" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_622851" id="tag_urg_inst_622851">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_622852" id="tag_urg_inst_622852">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_622853" id="tag_urg_inst_622853">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417441'>
<a name="inst_tag_1417441"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1157.html#tag_urg_inst_1417441" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417441_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475191" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_622929" id="tag_urg_inst_622929">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_622930" id="tag_urg_inst_622930">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_622931" id="tag_urg_inst_622931">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417442'>
<a name="inst_tag_1417442"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1158.html#tag_urg_inst_1417442" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417442_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475192" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_623007" id="tag_urg_inst_623007">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_623008" id="tag_urg_inst_623008">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_615.html#inst_tag_623009" id="tag_urg_inst_623009">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417443'>
<a name="inst_tag_1417443"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1160.html#tag_urg_inst_1417443" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417443_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475193" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623417" id="tag_urg_inst_623417">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623418" id="tag_urg_inst_623418">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623419" id="tag_urg_inst_623419">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417444'>
<a name="inst_tag_1417444"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1161.html#tag_urg_inst_1417444" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417444_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475194" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623495" id="tag_urg_inst_623495">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623496" id="tag_urg_inst_623496">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623497" id="tag_urg_inst_623497">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417445'>
<a name="inst_tag_1417445"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1162.html#tag_urg_inst_1417445" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417445_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475195" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623573" id="tag_urg_inst_623573">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623574" id="tag_urg_inst_623574">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_618.html#inst_tag_623575" id="tag_urg_inst_623575">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417446'>
<a name="inst_tag_1417446"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1163.html#tag_urg_inst_1417446" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417446_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475196" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_619.html#inst_tag_623651" id="tag_urg_inst_623651">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_619.html#inst_tag_623652" id="tag_urg_inst_623652">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_619.html#inst_tag_623653" id="tag_urg_inst_623653">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417447'>
<a name="inst_tag_1417447"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1164.html#tag_urg_inst_1417447" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417447_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475197" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_619.html#inst_tag_623729" id="tag_urg_inst_623729">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_619.html#inst_tag_623730" id="tag_urg_inst_623730">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_619.html#inst_tag_623731" id="tag_urg_inst_623731">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417448'>
<a name="inst_tag_1417448"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1165.html#tag_urg_inst_1417448" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417448_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475198" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_620.html#inst_tag_623807" id="tag_urg_inst_623807">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_620.html#inst_tag_623808" id="tag_urg_inst_623808">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_620.html#inst_tag_623809" id="tag_urg_inst_623809">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417449'>
<a name="inst_tag_1417449"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1166.html#tag_urg_inst_1417449" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417449_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475199" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_620.html#inst_tag_623885" id="tag_urg_inst_623885">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_620.html#inst_tag_623886" id="tag_urg_inst_623886">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_620.html#inst_tag_623887" id="tag_urg_inst_623887">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417450'>
<a name="inst_tag_1417450"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1167.html#tag_urg_inst_1417450" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417450_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475200" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_623963" id="tag_urg_inst_623963">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_623964" id="tag_urg_inst_623964">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_623965" id="tag_urg_inst_623965">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417451'>
<a name="inst_tag_1417451"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1168.html#tag_urg_inst_1417451" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417451_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475201" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_624041" id="tag_urg_inst_624041">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_624042" id="tag_urg_inst_624042">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_624043" id="tag_urg_inst_624043">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417452'>
<a name="inst_tag_1417452"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1169.html#tag_urg_inst_1417452" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417452_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.45</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475202" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_624119" id="tag_urg_inst_624119">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_624120" id="tag_urg_inst_624120">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_621.html#inst_tag_624121" id="tag_urg_inst_624121">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417453'>
<a name="inst_tag_1417453"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1171.html#tag_urg_inst_1417453" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417453_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.56</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475203" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624529" id="tag_urg_inst_624529">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624530" id="tag_urg_inst_624530">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624531" id="tag_urg_inst_624531">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417454'>
<a name="inst_tag_1417454"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1172.html#tag_urg_inst_1417454" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417454_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475204" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624607" id="tag_urg_inst_624607">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624608" id="tag_urg_inst_624608">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624609" id="tag_urg_inst_624609">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417455'>
<a name="inst_tag_1417455"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1173.html#tag_urg_inst_1417455" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417455_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475205" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624685" id="tag_urg_inst_624685">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624686" id="tag_urg_inst_624686">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_624.html#inst_tag_624687" id="tag_urg_inst_624687">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417456'>
<a name="inst_tag_1417456"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1174.html#tag_urg_inst_1417456" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417456_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475206" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_625.html#inst_tag_624763" id="tag_urg_inst_624763">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_625.html#inst_tag_624764" id="tag_urg_inst_624764">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_625.html#inst_tag_624765" id="tag_urg_inst_624765">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417457'>
<a name="inst_tag_1417457"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1175.html#tag_urg_inst_1417457" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417457_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475207" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_625.html#inst_tag_624841" id="tag_urg_inst_624841">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_625.html#inst_tag_624842" id="tag_urg_inst_624842">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_625.html#inst_tag_624843" id="tag_urg_inst_624843">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417458'>
<a name="inst_tag_1417458"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1176.html#tag_urg_inst_1417458" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417458_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475208" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_624919" id="tag_urg_inst_624919">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_624920" id="tag_urg_inst_624920">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_624921" id="tag_urg_inst_624921">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417459'>
<a name="inst_tag_1417459"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1177.html#tag_urg_inst_1417459" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417459_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.32</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475209" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_624997" id="tag_urg_inst_624997">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_624998" id="tag_urg_inst_624998">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_624999" id="tag_urg_inst_624999">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417460'>
<a name="inst_tag_1417460"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1178.html#tag_urg_inst_1417460" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417460_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.27</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475210" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_625075" id="tag_urg_inst_625075">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_625076" id="tag_urg_inst_625076">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_626.html#inst_tag_625077" id="tag_urg_inst_625077">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417461'>
<a name="inst_tag_1417461"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1179.html#tag_urg_inst_1417461" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417461_Toggle" > 56.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.27</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475211" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_627.html#inst_tag_625153" id="tag_urg_inst_625153">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_627.html#inst_tag_625154" id="tag_urg_inst_625154">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_627.html#inst_tag_625155" id="tag_urg_inst_625155">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417462'>
<a name="inst_tag_1417462"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1180.html#tag_urg_inst_1417462" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417462_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.70</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475212" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_627.html#inst_tag_625231" id="tag_urg_inst_625231">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_627.html#inst_tag_625232" id="tag_urg_inst_625232">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_627.html#inst_tag_625233" id="tag_urg_inst_625233">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417463'>
<a name="inst_tag_1417463"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1182.html#tag_urg_inst_1417463" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417463_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.29</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475213" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_629.html#inst_tag_625641" id="tag_urg_inst_625641">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_629.html#inst_tag_625642" id="tag_urg_inst_625642">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_629.html#inst_tag_625643" id="tag_urg_inst_625643">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417464'>
<a name="inst_tag_1417464"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1183.html#tag_urg_inst_1417464" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417464_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.37</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.37</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475214" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_630.html#inst_tag_625719" id="tag_urg_inst_625719">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_630.html#inst_tag_625720" id="tag_urg_inst_625720">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_630.html#inst_tag_625721" id="tag_urg_inst_625721">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417465'>
<a name="inst_tag_1417465"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1184.html#tag_urg_inst_1417465" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417465_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.56</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475215" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_630.html#inst_tag_625797" id="tag_urg_inst_625797">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_630.html#inst_tag_625798" id="tag_urg_inst_625798">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_630.html#inst_tag_625799" id="tag_urg_inst_625799">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417466'>
<a name="inst_tag_1417466"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1185.html#tag_urg_inst_1417466" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417466_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.86</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.86</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475216" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_625875" id="tag_urg_inst_625875">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_625876" id="tag_urg_inst_625876">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_625877" id="tag_urg_inst_625877">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417467'>
<a name="inst_tag_1417467"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1186.html#tag_urg_inst_1417467" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417467_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.15</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475217" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_625953" id="tag_urg_inst_625953">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_625954" id="tag_urg_inst_625954">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_625955" id="tag_urg_inst_625955">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417468'>
<a name="inst_tag_1417468"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1187.html#tag_urg_inst_1417468" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417468_Toggle" > 53.12</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.20</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.94</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.94</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475218" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_626031" id="tag_urg_inst_626031">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_626032" id="tag_urg_inst_626032">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_631.html#inst_tag_626033" id="tag_urg_inst_626033">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417469'>
<a name="inst_tag_1417469"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1188.html#tag_urg_inst_1417469" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417469_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.61</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475219" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_632.html#inst_tag_626109" id="tag_urg_inst_626109">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_632.html#inst_tag_626110" id="tag_urg_inst_626110">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_632.html#inst_tag_626111" id="tag_urg_inst_626111">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417470'>
<a name="inst_tag_1417470"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1189.html#tag_urg_inst_1417470" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417470_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475220" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_632.html#inst_tag_626187" id="tag_urg_inst_626187">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_632.html#inst_tag_626188" id="tag_urg_inst_626188">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_632.html#inst_tag_626189" id="tag_urg_inst_626189">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417471'>
<a name="inst_tag_1417471"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1190.html#tag_urg_inst_1417471" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1229_5.html#inst_tag_1417471_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.39</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475221" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_633.html#inst_tag_626265" id="tag_urg_inst_626265">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_633.html#inst_tag_626266" id="tag_urg_inst_626266">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_633.html#inst_tag_626267" id="tag_urg_inst_626267">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1417472'>
<a name="inst_tag_1417472"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1191.html#tag_urg_inst_1417472" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 59.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1229_5.html#inst_tag_1417472_Toggle" > 59.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 82.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.08</td>
<td class="wht cl rt"></td>
<td><a href="mod644_6.html#inst_tag_475222" >logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod715_633.html#inst_tag_626343" id="tag_urg_inst_626343">QL_CCFF_0_</a></td>
<td class="s8 cl rt"> 81.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_633.html#inst_tag_626344" id="tag_urg_inst_626344">QL_CCFF_1_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod715_633.html#inst_tag_626345" id="tag_urg_inst_626345">QL_CCFF_2_</a></td>
<td class="s8 cl rt"> 84.24</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod1229.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_1417333"  onclick="showContent('inst_tag_1417333')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417334"  onclick="showContent('inst_tag_1417334')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417335"  onclick="showContent('inst_tag_1417335')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417336"  onclick="showContent('inst_tag_1417336')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417337"  onclick="showContent('inst_tag_1417337')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417338"  onclick="showContent('inst_tag_1417338')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417339"  onclick="showContent('inst_tag_1417339')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417340"  onclick="showContent('inst_tag_1417340')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417341"  onclick="showContent('inst_tag_1417341')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417342"  onclick="showContent('inst_tag_1417342')">tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417343"  onclick="showContent('inst_tag_1417343')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417344"  onclick="showContent('inst_tag_1417344')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417345"  onclick="showContent('inst_tag_1417345')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417346"  onclick="showContent('inst_tag_1417346')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417347"  onclick="showContent('inst_tag_1417347')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417348"  onclick="showContent('inst_tag_1417348')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417349"  onclick="showContent('inst_tag_1417349')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417350"  onclick="showContent('inst_tag_1417350')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417351"  onclick="showContent('inst_tag_1417351')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417352"  onclick="showContent('inst_tag_1417352')">tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417353"  onclick="showContent('inst_tag_1417353')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417354"  onclick="showContent('inst_tag_1417354')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417355"  onclick="showContent('inst_tag_1417355')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417356"  onclick="showContent('inst_tag_1417356')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417357"  onclick="showContent('inst_tag_1417357')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417358"  onclick="showContent('inst_tag_1417358')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417359"  onclick="showContent('inst_tag_1417359')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417360"  onclick="showContent('inst_tag_1417360')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417361"  onclick="showContent('inst_tag_1417361')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417362"  onclick="showContent('inst_tag_1417362')">tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417363"  onclick="showContent('inst_tag_1417363')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417364"  onclick="showContent('inst_tag_1417364')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417365"  onclick="showContent('inst_tag_1417365')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417366"  onclick="showContent('inst_tag_1417366')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417367"  onclick="showContent('inst_tag_1417367')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417368"  onclick="showContent('inst_tag_1417368')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417369"  onclick="showContent('inst_tag_1417369')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417370"  onclick="showContent('inst_tag_1417370')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417371"  onclick="showContent('inst_tag_1417371')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417372"  onclick="showContent('inst_tag_1417372')">tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417373"  onclick="showContent('inst_tag_1417373')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417374"  onclick="showContent('inst_tag_1417374')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417375"  onclick="showContent('inst_tag_1417375')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417376"  onclick="showContent('inst_tag_1417376')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417377"  onclick="showContent('inst_tag_1417377')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417378"  onclick="showContent('inst_tag_1417378')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417379"  onclick="showContent('inst_tag_1417379')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417380"  onclick="showContent('inst_tag_1417380')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417381"  onclick="showContent('inst_tag_1417381')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417382"  onclick="showContent('inst_tag_1417382')">tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417383"  onclick="showContent('inst_tag_1417383')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417384"  onclick="showContent('inst_tag_1417384')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417385"  onclick="showContent('inst_tag_1417385')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417386"  onclick="showContent('inst_tag_1417386')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417387"  onclick="showContent('inst_tag_1417387')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417388"  onclick="showContent('inst_tag_1417388')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417389"  onclick="showContent('inst_tag_1417389')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417390"  onclick="showContent('inst_tag_1417390')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417391"  onclick="showContent('inst_tag_1417391')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417392"  onclick="showContent('inst_tag_1417392')">tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417393"  onclick="showContent('inst_tag_1417393')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417394"  onclick="showContent('inst_tag_1417394')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417395"  onclick="showContent('inst_tag_1417395')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417396"  onclick="showContent('inst_tag_1417396')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417397"  onclick="showContent('inst_tag_1417397')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417398"  onclick="showContent('inst_tag_1417398')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417399"  onclick="showContent('inst_tag_1417399')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417400"  onclick="showContent('inst_tag_1417400')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417401"  onclick="showContent('inst_tag_1417401')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417402"  onclick="showContent('inst_tag_1417402')">tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417403"  onclick="showContent('inst_tag_1417403')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417404"  onclick="showContent('inst_tag_1417404')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417405"  onclick="showContent('inst_tag_1417405')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417406"  onclick="showContent('inst_tag_1417406')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417407"  onclick="showContent('inst_tag_1417407')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417408"  onclick="showContent('inst_tag_1417408')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417409"  onclick="showContent('inst_tag_1417409')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417410"  onclick="showContent('inst_tag_1417410')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417411"  onclick="showContent('inst_tag_1417411')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417412"  onclick="showContent('inst_tag_1417412')">tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417413"  onclick="showContent('inst_tag_1417413')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417414"  onclick="showContent('inst_tag_1417414')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417415"  onclick="showContent('inst_tag_1417415')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417416"  onclick="showContent('inst_tag_1417416')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417417"  onclick="showContent('inst_tag_1417417')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417418"  onclick="showContent('inst_tag_1417418')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417419"  onclick="showContent('inst_tag_1417419')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417420"  onclick="showContent('inst_tag_1417420')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417421"  onclick="showContent('inst_tag_1417421')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417422"  onclick="showContent('inst_tag_1417422')">tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417423"  onclick="showContent('inst_tag_1417423')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417424"  onclick="showContent('inst_tag_1417424')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417425"  onclick="showContent('inst_tag_1417425')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417426"  onclick="showContent('inst_tag_1417426')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417427"  onclick="showContent('inst_tag_1417427')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417428"  onclick="showContent('inst_tag_1417428')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417429"  onclick="showContent('inst_tag_1417429')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417430"  onclick="showContent('inst_tag_1417430')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417431"  onclick="showContent('inst_tag_1417431')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417432"  onclick="showContent('inst_tag_1417432')">tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417433"  onclick="showContent('inst_tag_1417433')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417434"  onclick="showContent('inst_tag_1417434')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417435"  onclick="showContent('inst_tag_1417435')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417436"  onclick="showContent('inst_tag_1417436')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417437"  onclick="showContent('inst_tag_1417437')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417438"  onclick="showContent('inst_tag_1417438')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417439"  onclick="showContent('inst_tag_1417439')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417440"  onclick="showContent('inst_tag_1417440')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417441"  onclick="showContent('inst_tag_1417441')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417442"  onclick="showContent('inst_tag_1417442')">tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417443"  onclick="showContent('inst_tag_1417443')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417444"  onclick="showContent('inst_tag_1417444')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417445"  onclick="showContent('inst_tag_1417445')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417446"  onclick="showContent('inst_tag_1417446')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417447"  onclick="showContent('inst_tag_1417447')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417448"  onclick="showContent('inst_tag_1417448')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417449"  onclick="showContent('inst_tag_1417449')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417450"  onclick="showContent('inst_tag_1417450')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417451"  onclick="showContent('inst_tag_1417451')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417452"  onclick="showContent('inst_tag_1417452')">tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417453"  onclick="showContent('inst_tag_1417453')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417454"  onclick="showContent('inst_tag_1417454')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417455"  onclick="showContent('inst_tag_1417455')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417456"  onclick="showContent('inst_tag_1417456')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417457"  onclick="showContent('inst_tag_1417457')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417458"  onclick="showContent('inst_tag_1417458')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417459"  onclick="showContent('inst_tag_1417459')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417460"  onclick="showContent('inst_tag_1417460')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417461"  onclick="showContent('inst_tag_1417461')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417462"  onclick="showContent('inst_tag_1417462')">tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417463"  onclick="showContent('inst_tag_1417463')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417464"  onclick="showContent('inst_tag_1417464')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417465"  onclick="showContent('inst_tag_1417465')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417466"  onclick="showContent('inst_tag_1417466')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417467"  onclick="showContent('inst_tag_1417467')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417468"  onclick="showContent('inst_tag_1417468')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417469"  onclick="showContent('inst_tag_1417469')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417470"  onclick="showContent('inst_tag_1417470')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417471"  onclick="showContent('inst_tag_1417471')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
<a href="#inst_tag_1417472"  onclick="showContent('inst_tag_1417472')">tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_1417333'>
<a name="inst_tag_1417333_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417333" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417334'>
<a name="inst_tag_1417334_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417334" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417335'>
<a name="inst_tag_1417335_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417335" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417336'>
<a name="inst_tag_1417336_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417336" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417337'>
<a name="inst_tag_1417337_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417337" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417338'>
<a name="inst_tag_1417338_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417338" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417339'>
<a name="inst_tag_1417339_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417339" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417340'>
<a name="inst_tag_1417340_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417340" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417341'>
<a name="inst_tag_1417341_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417341" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417342'>
<a name="inst_tag_1417342_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417342" >tb_top.dut.i_openfpga_top.grid_clb_11__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417343'>
<a name="inst_tag_1417343_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417343" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417344'>
<a name="inst_tag_1417344_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417344" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417345'>
<a name="inst_tag_1417345_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417345" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417346'>
<a name="inst_tag_1417346_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417346" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417347'>
<a name="inst_tag_1417347_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417347" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417348'>
<a name="inst_tag_1417348_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417348" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417349'>
<a name="inst_tag_1417349_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417349" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417350'>
<a name="inst_tag_1417350_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417350" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417351'>
<a name="inst_tag_1417351_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417351" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417352'>
<a name="inst_tag_1417352_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417352" >tb_top.dut.i_openfpga_top.grid_clb_11__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417353'>
<a name="inst_tag_1417353_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417353" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417354'>
<a name="inst_tag_1417354_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417354" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417355'>
<a name="inst_tag_1417355_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417355" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417356'>
<a name="inst_tag_1417356_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417356" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417357'>
<a name="inst_tag_1417357_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417357" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417358'>
<a name="inst_tag_1417358_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417358" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417359'>
<a name="inst_tag_1417359_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417359" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417360'>
<a name="inst_tag_1417360_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417360" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417361'>
<a name="inst_tag_1417361_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417361" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417362'>
<a name="inst_tag_1417362_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417362" >tb_top.dut.i_openfpga_top.grid_clb_12__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417363'>
<a name="inst_tag_1417363_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417363" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417364'>
<a name="inst_tag_1417364_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417364" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417365'>
<a name="inst_tag_1417365_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417365" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417366'>
<a name="inst_tag_1417366_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417366" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417367'>
<a name="inst_tag_1417367_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417367" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417368'>
<a name="inst_tag_1417368_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417368" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417369'>
<a name="inst_tag_1417369_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417369" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417370'>
<a name="inst_tag_1417370_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417370" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417371'>
<a name="inst_tag_1417371_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417371" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417372'>
<a name="inst_tag_1417372_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417372" >tb_top.dut.i_openfpga_top.grid_clb_12__2_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417373'>
<a name="inst_tag_1417373_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417373" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417374'>
<a name="inst_tag_1417374_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417374" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417375'>
<a name="inst_tag_1417375_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417375" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417376'>
<a name="inst_tag_1417376_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417376" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417377'>
<a name="inst_tag_1417377_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417377" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417378'>
<a name="inst_tag_1417378_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417378" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417379'>
<a name="inst_tag_1417379_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417379" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417380'>
<a name="inst_tag_1417380_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417380" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417381'>
<a name="inst_tag_1417381_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417381" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417382'>
<a name="inst_tag_1417382_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417382" >tb_top.dut.i_openfpga_top.grid_clb_12__3_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417383'>
<a name="inst_tag_1417383_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417383" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417384'>
<a name="inst_tag_1417384_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417384" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417385'>
<a name="inst_tag_1417385_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417385" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417386'>
<a name="inst_tag_1417386_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417386" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417387'>
<a name="inst_tag_1417387_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417387" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417388'>
<a name="inst_tag_1417388_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417388" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417389'>
<a name="inst_tag_1417389_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417389" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417390'>
<a name="inst_tag_1417390_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417390" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417391'>
<a name="inst_tag_1417391_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417391" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417392'>
<a name="inst_tag_1417392_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417392" >tb_top.dut.i_openfpga_top.grid_clb_12__4_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417393'>
<a name="inst_tag_1417393_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417393" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417394'>
<a name="inst_tag_1417394_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417394" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417395'>
<a name="inst_tag_1417395_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417395" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417396'>
<a name="inst_tag_1417396_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417396" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417397'>
<a name="inst_tag_1417397_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417397" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417398'>
<a name="inst_tag_1417398_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417398" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417399'>
<a name="inst_tag_1417399_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417399" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417400'>
<a name="inst_tag_1417400_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417400" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417401'>
<a name="inst_tag_1417401_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417401" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417402'>
<a name="inst_tag_1417402_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417402" >tb_top.dut.i_openfpga_top.grid_clb_12__5_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417403'>
<a name="inst_tag_1417403_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417403" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417404'>
<a name="inst_tag_1417404_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417404" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417405'>
<a name="inst_tag_1417405_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417405" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417406'>
<a name="inst_tag_1417406_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417406" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417407'>
<a name="inst_tag_1417407_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417407" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417408'>
<a name="inst_tag_1417408_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417408" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417409'>
<a name="inst_tag_1417409_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417409" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417410'>
<a name="inst_tag_1417410_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417410" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417411'>
<a name="inst_tag_1417411_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417411" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417412'>
<a name="inst_tag_1417412_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417412" >tb_top.dut.i_openfpga_top.grid_clb_12__6_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417413'>
<a name="inst_tag_1417413_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417413" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417414'>
<a name="inst_tag_1417414_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417414" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417415'>
<a name="inst_tag_1417415_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417415" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417416'>
<a name="inst_tag_1417416_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417416" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417417'>
<a name="inst_tag_1417417_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417417" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417418'>
<a name="inst_tag_1417418_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417418" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417419'>
<a name="inst_tag_1417419_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417419" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417420'>
<a name="inst_tag_1417420_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417420" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417421'>
<a name="inst_tag_1417421_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417421" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417422'>
<a name="inst_tag_1417422_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417422" >tb_top.dut.i_openfpga_top.grid_clb_12__7_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417423'>
<a name="inst_tag_1417423_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417423" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417424'>
<a name="inst_tag_1417424_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417424" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417425'>
<a name="inst_tag_1417425_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417425" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417426'>
<a name="inst_tag_1417426_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417426" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417427'>
<a name="inst_tag_1417427_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417427" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417428'>
<a name="inst_tag_1417428_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417428" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417429'>
<a name="inst_tag_1417429_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417429" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417430'>
<a name="inst_tag_1417430_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417430" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417431'>
<a name="inst_tag_1417431_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417431" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417432'>
<a name="inst_tag_1417432_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417432" >tb_top.dut.i_openfpga_top.grid_clb_12__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417433'>
<a name="inst_tag_1417433_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417433" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417434'>
<a name="inst_tag_1417434_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417434" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417435'>
<a name="inst_tag_1417435_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417435" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417436'>
<a name="inst_tag_1417436_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417436" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417437'>
<a name="inst_tag_1417437_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417437" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417438'>
<a name="inst_tag_1417438_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417438" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417439'>
<a name="inst_tag_1417439_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417439" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417440'>
<a name="inst_tag_1417440_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417440" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417441'>
<a name="inst_tag_1417441_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417441" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417442'>
<a name="inst_tag_1417442_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417442" >tb_top.dut.i_openfpga_top.grid_clb_12__9_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417443'>
<a name="inst_tag_1417443_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417443" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417444'>
<a name="inst_tag_1417444_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417444" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417445'>
<a name="inst_tag_1417445_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417445" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417446'>
<a name="inst_tag_1417446_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417446" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417447'>
<a name="inst_tag_1417447_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417447" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417448'>
<a name="inst_tag_1417448_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417448" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417449'>
<a name="inst_tag_1417449_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417449" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417450'>
<a name="inst_tag_1417450_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417450" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417451'>
<a name="inst_tag_1417451_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417451" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417452'>
<a name="inst_tag_1417452_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417452" >tb_top.dut.i_openfpga_top.grid_clb_12__10_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417453'>
<a name="inst_tag_1417453_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417453" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417454'>
<a name="inst_tag_1417454_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417454" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417455'>
<a name="inst_tag_1417455_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417455" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417456'>
<a name="inst_tag_1417456_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417456" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417457'>
<a name="inst_tag_1417457_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417457" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417458'>
<a name="inst_tag_1417458_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417458" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417459'>
<a name="inst_tag_1417459_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417459" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417460'>
<a name="inst_tag_1417460_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417460" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417461'>
<a name="inst_tag_1417461_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417461" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417462'>
<a name="inst_tag_1417462_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417462" >tb_top.dut.i_openfpga_top.grid_clb_12__11_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417463'>
<a name="inst_tag_1417463_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417463" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417464'>
<a name="inst_tag_1417464_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417464" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417465'>
<a name="inst_tag_1417465_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417465" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417466'>
<a name="inst_tag_1417466_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417466" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417467'>
<a name="inst_tag_1417467_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417467" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417468'>
<a name="inst_tag_1417468_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417468" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417469'>
<a name="inst_tag_1417469_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417469" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417470'>
<a name="inst_tag_1417470_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417470" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417471'>
<a name="inst_tag_1417471_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417471" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1417472'>
<a name="inst_tag_1417472_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1229_5.html#inst_tag_1417472" >tb_top.dut.i_openfpga_top.grid_clb_12__12_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">56.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>prst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wl[0:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlr[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_out[1:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_out[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_outb[0:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1417333">
    <li>
      <a href="#inst_tag_1417333_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417334">
    <li>
      <a href="#inst_tag_1417334_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417335">
    <li>
      <a href="#inst_tag_1417335_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417336">
    <li>
      <a href="#inst_tag_1417336_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417337">
    <li>
      <a href="#inst_tag_1417337_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417338">
    <li>
      <a href="#inst_tag_1417338_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417339">
    <li>
      <a href="#inst_tag_1417339_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417340">
    <li>
      <a href="#inst_tag_1417340_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417341">
    <li>
      <a href="#inst_tag_1417341_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417342">
    <li>
      <a href="#inst_tag_1417342_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417343">
    <li>
      <a href="#inst_tag_1417343_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417344">
    <li>
      <a href="#inst_tag_1417344_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417345">
    <li>
      <a href="#inst_tag_1417345_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417346">
    <li>
      <a href="#inst_tag_1417346_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417347">
    <li>
      <a href="#inst_tag_1417347_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417348">
    <li>
      <a href="#inst_tag_1417348_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417349">
    <li>
      <a href="#inst_tag_1417349_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417350">
    <li>
      <a href="#inst_tag_1417350_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417351">
    <li>
      <a href="#inst_tag_1417351_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417352">
    <li>
      <a href="#inst_tag_1417352_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417353">
    <li>
      <a href="#inst_tag_1417353_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417354">
    <li>
      <a href="#inst_tag_1417354_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417355">
    <li>
      <a href="#inst_tag_1417355_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417356">
    <li>
      <a href="#inst_tag_1417356_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417357">
    <li>
      <a href="#inst_tag_1417357_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417358">
    <li>
      <a href="#inst_tag_1417358_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417359">
    <li>
      <a href="#inst_tag_1417359_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417360">
    <li>
      <a href="#inst_tag_1417360_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417361">
    <li>
      <a href="#inst_tag_1417361_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417362">
    <li>
      <a href="#inst_tag_1417362_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417363">
    <li>
      <a href="#inst_tag_1417363_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417364">
    <li>
      <a href="#inst_tag_1417364_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417365">
    <li>
      <a href="#inst_tag_1417365_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417366">
    <li>
      <a href="#inst_tag_1417366_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417367">
    <li>
      <a href="#inst_tag_1417367_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417368">
    <li>
      <a href="#inst_tag_1417368_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417369">
    <li>
      <a href="#inst_tag_1417369_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417370">
    <li>
      <a href="#inst_tag_1417370_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417371">
    <li>
      <a href="#inst_tag_1417371_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417372">
    <li>
      <a href="#inst_tag_1417372_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417373">
    <li>
      <a href="#inst_tag_1417373_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417374">
    <li>
      <a href="#inst_tag_1417374_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417375">
    <li>
      <a href="#inst_tag_1417375_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417376">
    <li>
      <a href="#inst_tag_1417376_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417377">
    <li>
      <a href="#inst_tag_1417377_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417378">
    <li>
      <a href="#inst_tag_1417378_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417379">
    <li>
      <a href="#inst_tag_1417379_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417380">
    <li>
      <a href="#inst_tag_1417380_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417381">
    <li>
      <a href="#inst_tag_1417381_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417382">
    <li>
      <a href="#inst_tag_1417382_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417383">
    <li>
      <a href="#inst_tag_1417383_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417384">
    <li>
      <a href="#inst_tag_1417384_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417385">
    <li>
      <a href="#inst_tag_1417385_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417386">
    <li>
      <a href="#inst_tag_1417386_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417387">
    <li>
      <a href="#inst_tag_1417387_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417388">
    <li>
      <a href="#inst_tag_1417388_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417389">
    <li>
      <a href="#inst_tag_1417389_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417390">
    <li>
      <a href="#inst_tag_1417390_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417391">
    <li>
      <a href="#inst_tag_1417391_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417392">
    <li>
      <a href="#inst_tag_1417392_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417393">
    <li>
      <a href="#inst_tag_1417393_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417394">
    <li>
      <a href="#inst_tag_1417394_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417395">
    <li>
      <a href="#inst_tag_1417395_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417396">
    <li>
      <a href="#inst_tag_1417396_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417397">
    <li>
      <a href="#inst_tag_1417397_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417398">
    <li>
      <a href="#inst_tag_1417398_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417399">
    <li>
      <a href="#inst_tag_1417399_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417400">
    <li>
      <a href="#inst_tag_1417400_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417401">
    <li>
      <a href="#inst_tag_1417401_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417402">
    <li>
      <a href="#inst_tag_1417402_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417403">
    <li>
      <a href="#inst_tag_1417403_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417404">
    <li>
      <a href="#inst_tag_1417404_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417405">
    <li>
      <a href="#inst_tag_1417405_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417406">
    <li>
      <a href="#inst_tag_1417406_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417407">
    <li>
      <a href="#inst_tag_1417407_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417408">
    <li>
      <a href="#inst_tag_1417408_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417409">
    <li>
      <a href="#inst_tag_1417409_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417410">
    <li>
      <a href="#inst_tag_1417410_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417411">
    <li>
      <a href="#inst_tag_1417411_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417412">
    <li>
      <a href="#inst_tag_1417412_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417413">
    <li>
      <a href="#inst_tag_1417413_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417414">
    <li>
      <a href="#inst_tag_1417414_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417415">
    <li>
      <a href="#inst_tag_1417415_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417416">
    <li>
      <a href="#inst_tag_1417416_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417417">
    <li>
      <a href="#inst_tag_1417417_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417418">
    <li>
      <a href="#inst_tag_1417418_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417419">
    <li>
      <a href="#inst_tag_1417419_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417420">
    <li>
      <a href="#inst_tag_1417420_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417421">
    <li>
      <a href="#inst_tag_1417421_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417422">
    <li>
      <a href="#inst_tag_1417422_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417423">
    <li>
      <a href="#inst_tag_1417423_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417424">
    <li>
      <a href="#inst_tag_1417424_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417425">
    <li>
      <a href="#inst_tag_1417425_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417426">
    <li>
      <a href="#inst_tag_1417426_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417427">
    <li>
      <a href="#inst_tag_1417427_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417428">
    <li>
      <a href="#inst_tag_1417428_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417429">
    <li>
      <a href="#inst_tag_1417429_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417430">
    <li>
      <a href="#inst_tag_1417430_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417431">
    <li>
      <a href="#inst_tag_1417431_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417432">
    <li>
      <a href="#inst_tag_1417432_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417433">
    <li>
      <a href="#inst_tag_1417433_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417434">
    <li>
      <a href="#inst_tag_1417434_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417435">
    <li>
      <a href="#inst_tag_1417435_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417436">
    <li>
      <a href="#inst_tag_1417436_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417437">
    <li>
      <a href="#inst_tag_1417437_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417438">
    <li>
      <a href="#inst_tag_1417438_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417439">
    <li>
      <a href="#inst_tag_1417439_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417440">
    <li>
      <a href="#inst_tag_1417440_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417441">
    <li>
      <a href="#inst_tag_1417441_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417442">
    <li>
      <a href="#inst_tag_1417442_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417443">
    <li>
      <a href="#inst_tag_1417443_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417444">
    <li>
      <a href="#inst_tag_1417444_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417445">
    <li>
      <a href="#inst_tag_1417445_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417446">
    <li>
      <a href="#inst_tag_1417446_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417447">
    <li>
      <a href="#inst_tag_1417447_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417448">
    <li>
      <a href="#inst_tag_1417448_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417449">
    <li>
      <a href="#inst_tag_1417449_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417450">
    <li>
      <a href="#inst_tag_1417450_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417451">
    <li>
      <a href="#inst_tag_1417451_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417452">
    <li>
      <a href="#inst_tag_1417452_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417453">
    <li>
      <a href="#inst_tag_1417453_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417454">
    <li>
      <a href="#inst_tag_1417454_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417455">
    <li>
      <a href="#inst_tag_1417455_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417456">
    <li>
      <a href="#inst_tag_1417456_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417457">
    <li>
      <a href="#inst_tag_1417457_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417458">
    <li>
      <a href="#inst_tag_1417458_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417459">
    <li>
      <a href="#inst_tag_1417459_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417460">
    <li>
      <a href="#inst_tag_1417460_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417461">
    <li>
      <a href="#inst_tag_1417461_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417462">
    <li>
      <a href="#inst_tag_1417462_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417463">
    <li>
      <a href="#inst_tag_1417463_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417464">
    <li>
      <a href="#inst_tag_1417464_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417465">
    <li>
      <a href="#inst_tag_1417465_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417466">
    <li>
      <a href="#inst_tag_1417466_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417467">
    <li>
      <a href="#inst_tag_1417467_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417468">
    <li>
      <a href="#inst_tag_1417468_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417469">
    <li>
      <a href="#inst_tag_1417469_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417470">
    <li>
      <a href="#inst_tag_1417470_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417471">
    <li>
      <a href="#inst_tag_1417471_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_1417472">
    <li>
      <a href="#inst_tag_1417472_Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
