<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>python2verilog.convert &#8212; python2verilog  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=b3523f8e" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=039e1c02" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=b3ba4146"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <h1>Source code for python2verilog.convert</h1><div class="highlight"><pre>
<span></span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">To run the basic conversion as a CLI script</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">import</span> <span class="nn">argparse</span>
<span class="kn">import</span> <span class="nn">os</span>
<span class="kn">import</span> <span class="nn">ast</span>
<span class="kn">import</span> <span class="nn">warnings</span>
<span class="kn">from</span> <span class="nn">typing</span> <span class="kn">import</span> <span class="n">Optional</span>
<span class="kn">from</span> <span class="nn">.frontend</span> <span class="kn">import</span> <span class="n">Generator2List</span><span class="p">,</span> <span class="n">Generator2Graph</span>
<span class="kn">from</span> <span class="nn">.backend.verilog</span> <span class="kn">import</span> <span class="n">CodeGen</span>
<span class="kn">from</span> <span class="nn">.optimizer</span> <span class="kn">import</span> <span class="n">basic</span><span class="p">,</span> <span class="n">OptimizeGraph</span>


<div class="viewcode-block" id="convert_list"><a class="viewcode-back" href="../../python2verilog.html#python2verilog.convert.convert_list">[docs]</a><span class="k">def</span> <span class="nf">convert_list</span><span class="p">(</span><span class="n">func</span><span class="p">:</span> <span class="n">ast</span><span class="o">.</span><span class="n">FunctionDef</span><span class="p">,</span> <span class="n">optimization_level</span><span class="p">:</span> <span class="nb">int</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Wrapper for common Python to Verilog conversion</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">ir_root</span><span class="p">,</span> <span class="n">context</span> <span class="o">=</span> <span class="n">Generator2List</span><span class="p">(</span><span class="n">func</span><span class="p">)</span><span class="o">.</span><span class="n">get_results</span><span class="p">()</span>
    <span class="k">if</span> <span class="n">optimization_level</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
        <span class="n">ir_root</span> <span class="o">=</span> <span class="n">basic</span><span class="o">.</span><span class="n">optimize_if</span><span class="p">(</span><span class="n">ir_root</span><span class="p">)</span>
        <span class="c1"># ir_root = basic.combine_cases(ir_root) # can cause infnite recursion</span>
        <span class="c1"># ir_root = basic.remove_unreferenced_states(ir_root) # buggy</span>
    <span class="k">return</span> <span class="n">CodeGen</span><span class="o">.</span><span class="n">from_list_ir</span><span class="p">(</span><span class="n">ir_root</span><span class="p">,</span> <span class="n">context</span><span class="p">)</span></div>


<div class="viewcode-block" id="convert_graph"><a class="viewcode-back" href="../../python2verilog.html#python2verilog.convert.convert_graph">[docs]</a><span class="k">def</span> <span class="nf">convert_graph</span><span class="p">(</span><span class="n">func</span><span class="p">:</span> <span class="n">ast</span><span class="o">.</span><span class="n">FunctionDef</span><span class="p">,</span> <span class="n">optimization_level</span><span class="p">:</span> <span class="nb">int</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Wrapper for Python to Verilog conversion</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">ir</span><span class="p">,</span> <span class="n">context</span> <span class="o">=</span> <span class="n">Generator2Graph</span><span class="p">(</span><span class="n">func</span><span class="p">)</span><span class="o">.</span><span class="n">results</span>
    <span class="n">OptimizeGraph</span><span class="p">(</span><span class="n">ir</span><span class="p">,</span> <span class="n">threshold</span><span class="o">=</span><span class="n">optimization_level</span><span class="p">)</span>
    <span class="k">return</span> <span class="n">CodeGen</span><span class="o">.</span><span class="n">from_graph_ir</span><span class="p">(</span><span class="n">ir</span><span class="p">,</span> <span class="n">context</span><span class="p">)</span></div>


<div class="viewcode-block" id="list_templates"><a class="viewcode-back" href="../../python2verilog.html#python2verilog.convert.list_templates">[docs]</a><span class="k">def</span> <span class="nf">list_templates</span><span class="p">():</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Lists the templates found</span>
<span class="sd">    &quot;&quot;&quot;</span></div>


<span class="k">if</span> <span class="vm">__name__</span> <span class="o">==</span> <span class="s2">&quot;__main__&quot;</span><span class="p">:</span>
    <span class="n">parser</span> <span class="o">=</span> <span class="n">argparse</span><span class="o">.</span><span class="n">ArgumentParser</span><span class="p">(</span>
        <span class="n">description</span><span class="o">=</span><span class="vm">__doc__</span><span class="p">,</span> <span class="n">formatter_class</span><span class="o">=</span><span class="n">argparse</span><span class="o">.</span><span class="n">RawTextHelpFormatter</span>
    <span class="p">)</span>

    <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span>
        <span class="s2">&quot;input_file&quot;</span><span class="p">,</span>
        <span class="nb">type</span><span class="o">=</span><span class="nb">str</span><span class="p">,</span>
        <span class="n">help</span><span class="o">=</span><span class="s2">&quot;Input file containing a python generator function&quot;</span><span class="p">,</span>
    <span class="p">)</span>

    <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span>
        <span class="s2">&quot;-o&quot;</span><span class="p">,</span>
        <span class="s2">&quot;--output&quot;</span><span class="p">,</span>
        <span class="nb">type</span><span class="o">=</span><span class="nb">str</span><span class="p">,</span>
        <span class="n">help</span><span class="o">=</span><span class="s2">&quot;Output file for System Verilog module&quot;</span><span class="p">,</span>
        <span class="n">default</span><span class="o">=</span><span class="s2">&quot;&quot;</span><span class="p">,</span>
    <span class="p">)</span>

    <span class="n">TESTBENCH_ARG</span> <span class="o">=</span> <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span>
        <span class="s2">&quot;-t&quot;</span><span class="p">,</span>
        <span class="s2">&quot;--testbench&quot;</span><span class="p">,</span>
        <span class="nb">type</span><span class="o">=</span><span class="nb">str</span><span class="p">,</span>
        <span class="n">help</span><span class="o">=</span><span class="s2">&quot;Output file for System Verilog testbench&quot;</span><span class="p">,</span>
        <span class="n">default</span><span class="o">=</span><span class="s2">&quot;&quot;</span><span class="p">,</span>
    <span class="p">)</span>

    <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span>
        <span class="s2">&quot;-c&quot;</span><span class="p">,</span>
        <span class="s2">&quot;--test-cases&quot;</span><span class="p">,</span>
        <span class="nb">type</span><span class="o">=</span><span class="nb">str</span><span class="p">,</span>
        <span class="n">help</span><span class="o">=</span><span class="s1">&#39;A list of test cases for testbench. </span><span class="se">\</span>
<span class="s1">            Required to output testbench. E.g. `-c &quot;[(1, 2, 3, 4)]&quot;`&#39;</span><span class="p">,</span>
        <span class="n">default</span><span class="o">=</span><span class="s2">&quot;&quot;</span><span class="p">,</span>
    <span class="p">)</span>
    <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span>
        <span class="s2">&quot;-O&quot;</span><span class="p">,</span>
        <span class="s2">&quot;--optimization-level&quot;</span><span class="p">,</span>
        <span class="nb">type</span><span class="o">=</span><span class="nb">int</span><span class="p">,</span>
        <span class="n">help</span><span class="o">=</span><span class="s2">&quot;Optimization level of output, between 0 and 3 inclusive, </span><span class="se">\</span>
<span class="s2">            </span><span class="se">\n</span><span class="s2">higher means more optimized but may be more difficult to reason&quot;</span><span class="p">,</span>
        <span class="n">default</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span>
    <span class="p">)</span>

    <span class="k">def</span> <span class="nf">get_default_tb_filename</span><span class="p">(</span><span class="n">stem</span><span class="p">:</span> <span class="nb">str</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Gets default testbench filename</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="n">stem</span> <span class="o">+</span> <span class="s2">&quot;_tb.sv&quot;</span>

    <span class="n">args</span> <span class="o">=</span> <span class="n">parser</span><span class="o">.</span><span class="n">parse_args</span><span class="p">()</span>
    <span class="n">input_file_path</span> <span class="o">=</span> <span class="n">parser</span><span class="o">.</span><span class="n">parse_args</span><span class="p">()</span><span class="o">.</span><span class="n">input_file</span>
    <span class="n">input_file_stem</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">splitext</span><span class="p">(</span><span class="n">input_file_path</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span>
    <span class="k">if</span> <span class="n">args</span><span class="o">.</span><span class="n">output</span> <span class="o">==</span> <span class="s2">&quot;&quot;</span><span class="p">:</span>
        <span class="n">args</span><span class="o">.</span><span class="n">output</span> <span class="o">=</span> <span class="n">input_file_stem</span> <span class="o">+</span> <span class="s2">&quot;.sv&quot;</span>

    <span class="k">if</span> <span class="n">args</span><span class="o">.</span><span class="n">testbench</span> <span class="o">==</span> <span class="s2">&quot;&quot;</span><span class="p">:</span>
        <span class="n">args</span><span class="o">.</span><span class="n">testbench</span> <span class="o">=</span> <span class="n">get_default_tb_filename</span><span class="p">(</span><span class="n">input_file_stem</span><span class="p">)</span>

    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span>
        <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">abspath</span><span class="p">(</span><span class="n">input_file_path</span><span class="p">),</span> <span class="n">mode</span><span class="o">=</span><span class="s2">&quot;r&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf8&quot;</span>
    <span class="p">)</span> <span class="k">as</span> <span class="n">python_file</span><span class="p">:</span>
        <span class="n">python</span> <span class="o">=</span> <span class="n">python_file</span><span class="o">.</span><span class="n">read</span><span class="p">()</span>
        <span class="n">_locals</span><span class="p">:</span> <span class="nb">dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="nb">str</span><span class="p">]</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="n">exec</span><span class="p">(</span><span class="n">python</span><span class="p">,</span> <span class="kc">None</span><span class="p">,</span> <span class="n">_locals</span><span class="p">)</span>  <span class="c1"># grab&#39;s exec&#39;s populated scoped variables</span>

        <span class="n">tree</span> <span class="o">=</span> <span class="n">ast</span><span class="o">.</span><span class="n">parse</span><span class="p">(</span><span class="n">python</span><span class="p">)</span>
        <span class="n">function</span> <span class="o">=</span> <span class="n">tree</span><span class="o">.</span><span class="n">body</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">function</span><span class="p">,</span> <span class="n">ast</span><span class="o">.</span><span class="n">FunctionDef</span><span class="p">)</span>
        <span class="n">verilog</span> <span class="o">=</span> <span class="n">convert_graph</span><span class="p">(</span><span class="n">function</span><span class="p">,</span> <span class="n">args</span><span class="o">.</span><span class="n">optimization_level</span><span class="p">)</span>

        <span class="k">with</span> <span class="nb">open</span><span class="p">(</span>
            <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">abspath</span><span class="p">(</span><span class="n">args</span><span class="o">.</span><span class="n">output</span><span class="p">),</span> <span class="n">mode</span><span class="o">=</span><span class="s2">&quot;w+&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf8&quot;</span>
        <span class="p">)</span> <span class="k">as</span> <span class="n">module_file</span><span class="p">:</span>
            <span class="n">module_file</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">verilog</span><span class="o">.</span><span class="n">get_module_lines</span><span class="p">()</span><span class="o">.</span><span class="n">to_string</span><span class="p">())</span>

        <span class="k">if</span> <span class="n">args</span><span class="o">.</span><span class="n">test_cases</span> <span class="o">!=</span> <span class="s2">&quot;&quot;</span><span class="p">:</span>
            <span class="k">with</span> <span class="nb">open</span><span class="p">(</span>
                <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">abspath</span><span class="p">(</span><span class="n">args</span><span class="o">.</span><span class="n">testbench</span><span class="p">),</span> <span class="n">mode</span><span class="o">=</span><span class="s2">&quot;w+&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf8&quot;</span>
            <span class="p">)</span> <span class="k">as</span> <span class="n">tb_file</span><span class="p">:</span>
                <span class="n">tb_file</span><span class="o">.</span><span class="n">write</span><span class="p">(</span>
                    <span class="n">verilog</span><span class="o">.</span><span class="n">new_testbench</span><span class="p">(</span><span class="n">ast</span><span class="o">.</span><span class="n">literal_eval</span><span class="p">(</span><span class="n">args</span><span class="o">.</span><span class="n">test_cases</span><span class="p">))</span>
                    <span class="o">.</span><span class="n">to_lines</span><span class="p">()</span>
                    <span class="o">.</span><span class="n">to_string</span><span class="p">()</span>
                <span class="p">)</span>
        <span class="k">elif</span> <span class="n">args</span><span class="o">.</span><span class="n">test_cases</span> <span class="o">==</span> <span class="s2">&quot;&quot;</span> <span class="ow">and</span> <span class="n">args</span><span class="o">.</span><span class="n">testbench</span> <span class="o">!=</span> <span class="n">get_default_tb_filename</span><span class="p">(</span>
            <span class="n">input_file_stem</span>
        <span class="p">):</span>
            <span class="k">raise</span> <span class="n">argparse</span><span class="o">.</span><span class="n">ArgumentError</span><span class="p">(</span>
                <span class="n">TESTBENCH_ARG</span><span class="p">,</span>
                <span class="sa">f</span><span class="s2">&quot;testbench path provided by no test cases provided </span><span class="se">\</span>
<span class="s2">                    </span><span class="si">{</span><span class="n">args</span><span class="o">.</span><span class="n">test_cases</span><span class="si">}</span><span class="s2">, </span><span class="si">{</span><span class="n">args</span><span class="o">.</span><span class="n">testbench</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">,</span>
            <span class="p">)</span>
</pre></div>

          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">python2verilog</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../python2verilog.html">python2verilog package</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
  <li><a href="../index.html">Module code</a><ul>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2023, Kerry Wang.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.1.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.13</a>
      
    </div>

    

    
  </body>
</html>