Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Selec_Comp_Mantisa.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Selec_Comp_Mantisa.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Selec_Comp_Mantisa"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Selec_Comp_Mantisa
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Selec_Comp_Mantisa.vhd" in Library work.
Architecture behavioral of Entity selec_comp_mantisa is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Selec_Comp_Mantisa> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Selec_Comp_Mantisa> in library <work> (Architecture <behavioral>).
Entity <Selec_Comp_Mantisa> analyzed. Unit <Selec_Comp_Mantisa> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Selec_Comp_Mantisa>.
    Related source file is "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Selec_Comp_Mantisa.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <oper_ok>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 7-bit latch for signal <cod_error>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator equal for signal <Mantisa_despl$cmp_eq0000> created at line 209.
    Found 8-bit comparator greater for signal <Mantisa_despl$cmp_gt0000> created at line 204.
    Found 8-bit comparator greater for signal <Mantisa_despl$cmp_gt0001> created at line 206.
    Found 23-bit comparator equal for signal <Mantisa_iguales$cmp_eq0000> created at line 218.
    Summary:
	inferred   4 Comparator(s).
Unit <Selec_Comp_Mantisa> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 1-bit latch                                           : 1
 7-bit latch                                           : 1
# Comparators                                          : 4
 23-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 1-bit latch                                           : 1
 7-bit latch                                           : 1
# Comparators                                          : 4
 23-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Selec_Comp_Mantisa> ...
WARNING:Xst:1294 - Latch <cod_error_0> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_1> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_2> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_3> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_4> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_5> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_6> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_0> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_1> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_2> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_3> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_4> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_5> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_6> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_0> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_1> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_2> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_3> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_4> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_5> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_6> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_0> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_1> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_2> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_3> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_4> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_5> is equivalent to a wire in block <Selec_Comp_Mantisa>.
WARNING:Xst:1294 - Latch <cod_error_6> is equivalent to a wire in block <Selec_Comp_Mantisa>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Selec_Comp_Mantisa, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Selec_Comp_Mantisa.ngr
Top Level Output File Name         : Selec_Comp_Mantisa
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 174
#      GND                         : 1
#      LUT2                        : 21
#      LUT3                        : 10
#      LUT4                        : 97
#      MUXCY                       : 40
#      MUXF5                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 116
#      IBUF                        : 62
#      OBUF                        : 54
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       71  out of   4656     1%  
 Number of Slice Flip Flops:              1  out of   9312     0%  
 Number of 4 input LUTs:                128  out of   9312     1%  
 Number of IOs:                         116
 Number of bonded IOBs:                 116  out of    232    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
oper_ok_not0001(oper_ok_not00011:O)| NONE(*)(oper_ok)       | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.325ns (Maximum Frequency: 430.108MHz)
   Minimum input arrival time before clock: 10.195ns
   Maximum output required time after clock: 10.282ns
   Maximum combinational path delay: 13.729ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'oper_ok_not0001'
  Clock period: 2.325ns (frequency: 430.108MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.325ns (Levels of Logic = 1)
  Source:            oper_ok (LATCH)
  Destination:       oper_ok (LATCH)
  Source Clock:      oper_ok_not0001 falling
  Destination Clock: oper_ok_not0001 falling

  Data Path: oper_ok to oper_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.676   0.637  oper_ok (oper_ok)
     LUT4:I3->O            1   0.704   0.000  oper_ok_mux00091 (oper_ok_mux0009)
     LD:D                      0.308          oper_ok
    ----------------------------------------
    Total                      2.325ns (1.688ns logic, 0.637ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'oper_ok_not0001'
  Total number of paths / destination ports: 166 / 1
-------------------------------------------------------------------------
Offset:              10.195ns (Levels of Logic = 8)
  Source:            ex2<3> (PAD)
  Destination:       oper_ok (LATCH)
  Destination Clock: oper_ok_not0001 falling

  Data Path: ex2<3> to oper_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  ex2_3_IBUF (ex2_3_IBUF)
     LUT3:I0->O            5   0.704   0.712  cod_error_cmp_eq000111 (N12)
     LUT3:I1->O            1   0.704   0.424  cod_error_cmp_eq0001_SW0 (N26)
     LUT4:I3->O           12   0.704   0.996  cod_error_cmp_eq0001 (cod_error_cmp_eq0001)
     LUT4:I2->O            2   0.704   0.526  cod_error_and00101 (cod_error_and0010)
     LUT4:I1->O            1   0.704   0.000  cod_error_mux0028<6>15 (cod_error_mux0028<6>15)
     MUXF5:I1->O           2   0.321   0.622  cod_error_mux0028<6>1_f5 (N2)
     LUT4:I0->O            1   0.704   0.000  oper_ok_mux00091 (oper_ok_mux0009)
     LD:D                      0.308          oper_ok
    ----------------------------------------
    Total                     10.195ns (6.071ns logic, 4.124ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'oper_ok_not0001'
  Total number of paths / destination ports: 139 / 47
-------------------------------------------------------------------------
Offset:              10.282ns (Levels of Logic = 5)
  Source:            oper_ok (LATCH)
  Destination:       Mantisa_sin_despl<22> (PAD)
  Source Clock:      oper_ok_not0001 falling

  Data Path: oper_ok to Mantisa_sin_despl<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.676   0.808  oper_ok (oper_ok)
     LUT4:I0->O            1   0.704   0.424  Mantisa_despl<0>1177_SW0_SW0 (N38)
     LUT4:I3->O            1   0.704   0.595  Mantisa_despl<0>1177_SW0 (N34)
     LUT4:I0->O           46   0.704   1.271  Mantisa_despl<0>1177 (N3)
     LUT4:I3->O            1   0.704   0.420  Mantisa_sin_despl<9>1 (Mantisa_sin_despl_9_OBUF)
     OBUF:I->O                 3.272          Mantisa_sin_despl_9_OBUF (Mantisa_sin_despl<9>)
    ----------------------------------------
    Total                     10.282ns (6.764ns logic, 3.518ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4763 / 54
-------------------------------------------------------------------------
Delay:               13.729ns (Levels of Logic = 10)
  Source:            ex2<3> (PAD)
  Destination:       cod_error<6> (PAD)

  Data Path: ex2<3> to cod_error<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  ex2_3_IBUF (ex2_3_IBUF)
     LUT3:I0->O            5   0.704   0.712  cod_error_cmp_eq000111 (N12)
     LUT3:I1->O            1   0.704   0.424  cod_error_cmp_eq0001_SW0 (N26)
     LUT4:I3->O           12   0.704   0.996  cod_error_cmp_eq0001 (cod_error_cmp_eq0001)
     LUT4:I2->O            2   0.704   0.526  cod_error_and00101 (cod_error_and0010)
     LUT4:I1->O            1   0.704   0.000  cod_error_mux0028<6>15 (cod_error_mux0028<6>15)
     MUXF5:I1->O           2   0.321   0.451  cod_error_mux0028<6>1_f5 (N2)
     LUT4:I3->O            1   0.704   0.000  cod_error_mux0028<6>25_F (N40)
     MUXF5:I0->O           1   0.321   0.420  cod_error_mux0028<6>25 (cod_error_6_OBUF)
     OBUF:I->O                 3.272          cod_error_6_OBUF (cod_error<6>)
    ----------------------------------------
    Total                     13.729ns (9.356ns logic, 4.373ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.44 secs
 
--> 

Total memory usage is 302228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    2 (   0 filtered)

