{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580406609130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580406609130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 01:50:08 2020 " "Processing started: Fri Jan 31 01:50:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580406609130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580406609130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tpcurrent -c tpcurrent " "Command: quartus_map --read_settings_files=on --write_settings_files=off tpcurrent -c tpcurrent" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580406609130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580406609503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk100.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk100 " "Found entity 1: pll_clk100" {  } { { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406609558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406609558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ipcore/fifo.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406609563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406609563 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/uart_rev_fpga.v " "Can't analyze file -- file ../rtl/uart_rev_fpga.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1580406609568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/tpcurrent/rtl/tpcurrent.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/tpcurrent/rtl/tpcurrent.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpcurrent " "Found entity 1: tpcurrent" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406609573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406609573 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 AD7760.v(51) " "Verilog HDL Attribute warning at AD7760.v(51): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580406609573 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 AD7760.v(52) " "Verilog HDL Attribute warning at AD7760.v(52): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 52 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580406609573 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 AD7760.v(53) " "Verilog HDL Attribute warning at AD7760.v(53): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 53 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580406609573 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 AD7760.v(54) " "Verilog HDL Attribute warning at AD7760.v(54): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 54 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580406609578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/tpcurrent/rtl/ad7760.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/tpcurrent/rtl/ad7760.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD7760 " "Found entity 1: AD7760" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406609578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406609578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tpcurrent " "Elaborating entity \"tpcurrent\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580406609740 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_fifo tpcurrent.v(12) " "Output port \"o_fifo\" at tpcurrent.v(12) has no driver" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580406609745 "|tpcurrent"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_data tpcurrent.v(15) " "Output port \"dac_data\" at tpcurrent.v(15) has no driver" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580406609745 "|tpcurrent"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_data tpcurrent.v(11) " "Output port \"tx_data\" at tpcurrent.v(11) has no driver" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580406609745 "|tpcurrent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk100 pll_clk100:u_pll_clk10 " "Elaborating entity \"pll_clk100\" for hierarchy \"pll_clk100:u_pll_clk10\"" {  } { { "../rtl/tpcurrent.v" "u_pll_clk10" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk100:u_pll_clk10\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk100:u_pll_clk10\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk100.v" "altpll_component" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk100:u_pll_clk10\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk100:u_pll_clk10\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk100:u_pll_clk10\|altpll:altpll_component " "Instantiated megafunction \"pll_clk100:u_pll_clk10\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk100 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609795 ""}  } { { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580406609795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk100_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk100_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk100_altpll " "Found entity 1: pll_clk100_altpll" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406609875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406609875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk100_altpll pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated " "Elaborating entity \"pll_clk100_altpll\" for hierarchy \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7760 AD7760:u_AD7760 " "Elaborating entity \"AD7760\" for hierarchy \"AD7760:u_AD7760\"" {  } { { "../rtl/tpcurrent.v" "u_AD7760" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406609880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_data_flg AD7760.v(58) " "Verilog HDL or VHDL warning at AD7760.v(58): object \"ready_data_flg\" assigned a value but never read" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 AD7760.v(76) " "Verilog HDL assignment warning at AD7760.v(76): truncated value with size 2 to match size of target (1)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_rest_n AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"o_rest_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs_n AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"cs_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_n_w AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"r_n_w\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adcdata AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"adcdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrreq AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"wrreq\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrreq AD7760.v(228) " "Inferred latch for \"wrreq\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[0\] AD7760.v(228) " "Inferred latch for \"adcdata\[0\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[1\] AD7760.v(228) " "Inferred latch for \"adcdata\[1\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[2\] AD7760.v(228) " "Inferred latch for \"adcdata\[2\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[3\] AD7760.v(228) " "Inferred latch for \"adcdata\[3\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609885 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[4\] AD7760.v(228) " "Inferred latch for \"adcdata\[4\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[5\] AD7760.v(228) " "Inferred latch for \"adcdata\[5\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[6\] AD7760.v(228) " "Inferred latch for \"adcdata\[6\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[7\] AD7760.v(228) " "Inferred latch for \"adcdata\[7\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[8\] AD7760.v(228) " "Inferred latch for \"adcdata\[8\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[9\] AD7760.v(228) " "Inferred latch for \"adcdata\[9\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[10\] AD7760.v(228) " "Inferred latch for \"adcdata\[10\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[11\] AD7760.v(228) " "Inferred latch for \"adcdata\[11\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[12\] AD7760.v(228) " "Inferred latch for \"adcdata\[12\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[13\] AD7760.v(228) " "Inferred latch for \"adcdata\[13\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[14\] AD7760.v(228) " "Inferred latch for \"adcdata\[14\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[15\] AD7760.v(228) " "Inferred latch for \"adcdata\[15\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_n_w AD7760.v(228) " "Inferred latch for \"r_n_w\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_n AD7760.v(228) " "Inferred latch for \"cs_n\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rest_n AD7760.v(228) " "Inferred latch for \"o_rest_n\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406609890 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_ht31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ht31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_ht31 " "Found entity 1: sld_ela_trigger_flow_sel_ht31" {  } { { "db/sld_ela_trigger_flow_sel_ht31.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/sld_ela_trigger_flow_sel_ht31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406610992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406610992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406611012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406611012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a124 " "Found entity 1: altsyncram_a124" {  } { { "db/altsyncram_a124.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/altsyncram_a124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406611267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406611267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406611447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406611447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406611548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406611548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406611682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406611682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406611747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406611747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406611862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406611862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406611972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406611972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406612097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406612097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406612177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406612177 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406612269 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "drdy_n " "Bidir \"drdy_n\" has no driver" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580406614372 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1580406614372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|adcdata\[0\] " "Latch AD7760:u_AD7760\|adcdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.WRITECONTROL1_ADR " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.WRITECONTROL1_ADR" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406614372 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406614372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|adcdata\[1\] " "Latch AD7760:u_AD7760\|adcdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.WRITECONTROL2_ADR " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.WRITECONTROL2_ADR" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406614372 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406614372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|adcdata\[5\] " "Latch AD7760:u_AD7760\|adcdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.WRITECONTROL2_VAL " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.WRITECONTROL2_VAL" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406614372 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406614372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|r_n_w " "Latch AD7760:u_AD7760\|r_n_w has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.COLLECT " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.COLLECT" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406614372 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406614372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[2\] GND " "Pin \"adcdata\[2\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[3\] GND " "Pin \"adcdata\[3\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[4\] GND " "Pin \"adcdata\[4\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[6\] GND " "Pin \"adcdata\[6\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[7\] GND " "Pin \"adcdata\[7\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[8\] GND " "Pin \"adcdata\[8\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[9\] GND " "Pin \"adcdata\[9\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[10\] GND " "Pin \"adcdata\[10\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[11\] GND " "Pin \"adcdata\[11\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[12\] GND " "Pin \"adcdata\[12\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[13\] GND " "Pin \"adcdata\[13\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[14\] GND " "Pin \"adcdata\[14\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[15\] GND " "Pin \"adcdata\[15\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|adcdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rest_n VCC " "Pin \"rest_n\" is stuck at VCC" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|rest_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data GND " "Pin \"tx_data\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|tx_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[0\] GND " "Pin \"o_fifo\[0\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[1\] GND " "Pin \"o_fifo\[1\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[2\] GND " "Pin \"o_fifo\[2\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[3\] GND " "Pin \"o_fifo\[3\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[4\] GND " "Pin \"o_fifo\[4\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[5\] GND " "Pin \"o_fifo\[5\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[6\] GND " "Pin \"o_fifo\[6\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[7\] GND " "Pin \"o_fifo\[7\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[8\] GND " "Pin \"o_fifo\[8\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[9\] GND " "Pin \"o_fifo\[9\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[10\] GND " "Pin \"o_fifo\[10\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[11\] GND " "Pin \"o_fifo\[11\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[12\] GND " "Pin \"o_fifo\[12\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[13\] GND " "Pin \"o_fifo\[13\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[14\] GND " "Pin \"o_fifo\[14\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[15\] GND " "Pin \"o_fifo\[15\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|o_fifo[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[0\] GND " "Pin \"dac_data\[0\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[1\] GND " "Pin \"dac_data\[1\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[2\] GND " "Pin \"dac_data\[2\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[3\] GND " "Pin \"dac_data\[3\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[4\] GND " "Pin \"dac_data\[4\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[5\] GND " "Pin \"dac_data\[5\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[6\] GND " "Pin \"dac_data\[6\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[7\] GND " "Pin \"dac_data\[7\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[8\] GND " "Pin \"dac_data\[8\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[9\] GND " "Pin \"dac_data\[9\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[10\] GND " "Pin \"dac_data\[10\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[11\] GND " "Pin \"dac_data\[11\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[12\] GND " "Pin \"dac_data\[12\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[13\] GND " "Pin \"dac_data\[13\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406614407 "|tpcurrent|dac_data[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580406614407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406614549 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580406614715 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580406614765 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580406614765 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1580406614977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406615137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580406615501 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580406615501 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406615566 "|tpcurrent|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580406615566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406615692 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 57 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1580406616533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580406616559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406616559 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 33 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1580406616675 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 33 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1580406616675 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data " "No output dependent on input pin \"rx_data\"" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406616894 "|tpcurrent|rx_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1580406616894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1030 " "Implemented 1030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580406616899 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580406616899 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1580406616899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "940 " "Implemented 940 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580406616899 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1580406616899 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1580406616899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580406616899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580406616989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 01:50:16 2020 " "Processing ended: Fri Jan 31 01:50:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580406616989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580406616989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580406616989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580406616989 ""}
