Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\Cyclone10GX_SoM_MAX10\mcu_system.qsys --block-symbol-file --output-directory=C:\Developer\fpga\Cyclone10GX_SoM_MAX10\mcu_system --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading Cyclone10GX_SoM_MAX10/mcu_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding i2c [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mcu_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\Cyclone10GX_SoM_MAX10\mcu_system.qsys --synthesis=VERILOG --output-directory=C:\Developer\fpga\Cyclone10GX_SoM_MAX10\mcu_system\synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading Cyclone10GX_SoM_MAX10/mcu_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding i2c [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mcu_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: mcu_system: Generating mcu_system "mcu_system" for QUARTUS_SYNTH
Info: cpu: "mcu_system" instantiated altera_nios2_gen2 "cpu"
Info: i2c: "mcu_system" instantiated altera_avalon_i2c "i2c"
Info: jtag: Starting RTL generation for module 'mcu_system_jtag'
Info: jtag:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mcu_system_jtag --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_2776803329174403510.dir/0003_jtag_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_2776803329174403510.dir/0003_jtag_gen//mcu_system_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'mcu_system_jtag'
Info: jtag: "mcu_system" instantiated altera_avalon_jtag_uart "jtag"
Info: ram: Starting RTL generation for module 'mcu_system_ram'
Info: ram:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mcu_system_ram --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_2776803329174403510.dir/0004_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_2776803329174403510.dir/0004_ram_gen//mcu_system_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'mcu_system_ram'
Info: ram: "mcu_system" instantiated altera_avalon_onchip_memory2 "ram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mcu_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "mcu_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "mcu_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'mcu_system_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mcu_system_cpu_cpu --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_2776803329174403510.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_2776803329174403510.dir/0007_cpu_gen//mcu_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.07.27 21:22:46 (*) Starting Nios II generation
Info: cpu: # 2019.07.27 21:22:46 (*)   Checking for plaintext license.
Info: cpu: # 2019.07.27 21:22:47 (*)   Plaintext license not found.
Info: cpu: # 2019.07.27 21:22:47 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.07.27 21:22:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.07.27 21:22:47 (*)   Creating all objects for CPU
Info: cpu: # 2019.07.27 21:22:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.07.27 21:22:48 (*)   Creating plain-text RTL
Info: cpu: # 2019.07.27 21:22:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'mcu_system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/mcu_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: mcu_system: Done "mcu_system" with 28 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
