Total verification running time: 00:00:21
Result: Proved

[P4 + P4LTL->Boogie]:
P4LTL parsing result: (([](AP((!((((meta.accepted == 1) && (standard_metadata.ingress_port == meta.secondary)) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) <= meta.period))))))) || (AP((!((((meta.accepted == 1) && (standard_metadata.ingress_port == meta.secondary)) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) <= meta.period))))) U AP((((meta.accepted == 1) && (standard_metadata.ingress_port == meta.secondary)) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) > meta.period)))))

P4LTL parsing result: ([](AP(((hdr.ethernet.etherType == 56577) && (meta.secondary != meta.primary)))))

//#LTLProperty:
 (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
//#LTLFairness:
 ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
backend cpu time 0.00267 s
program cpu time 0.356652 s

[Boogie Line Num]
434 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-01-16 04:14:38,791 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-01-16 04:14:38,792 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-01-16 04:14:38,876 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-01-16 04:14:38,877 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-01-16 04:14:38,878 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-01-16 04:14:38,879 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-01-16 04:14:38,883 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-01-16 04:14:38,885 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-01-16 04:14:38,886 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-01-16 04:14:38,887 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-01-16 04:14:38,888 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-01-16 04:14:38,888 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-01-16 04:14:38,889 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-01-16 04:14:38,890 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-01-16 04:14:38,891 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-01-16 04:14:38,891 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-01-16 04:14:38,892 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-01-16 04:14:38,893 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-01-16 04:14:38,894 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-01-16 04:14:38,895 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-01-16 04:14:38,898 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-01-16 04:14:38,900 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-01-16 04:14:38,903 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-01-16 04:14:38,913 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-01-16 04:14:38,915 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-01-16 04:14:38,916 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-01-16 04:14:38,918 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-01-16 04:14:38,918 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-01-16 04:14:38,919 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-01-16 04:14:38,920 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-01-16 04:14:38,921 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-01-16 04:14:38,922 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-01-16 04:14:38,923 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-01-16 04:14:38,923 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-01-16 04:14:38,924 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-01-16 04:14:38,925 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-01-16 04:14:38,925 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-01-16 04:14:38,926 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-01-16 04:14:38,926 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-01-16 04:14:38,926 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-01-16 04:14:38,928 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-01-16 04:14:38,928 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-01-16 04:14:38,929 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-01-16 04:14:38,938 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-01-16 04:14:38,938 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-01-16 04:14:38,940 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-01-16 04:14:38,940 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-01-16 04:14:38,940 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-01-16 04:14:38,940 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-01-16 04:14:38,940 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-01-16 04:14:38,940 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-01-16 04:14:38,941 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-01-16 04:14:38,941 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-01-16 04:14:38,941 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-01-16 04:14:38,941 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-01-16 04:14:38,941 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-01-16 04:14:38,941 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-01-16 04:14:38,941 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-01-16 04:14:38,941 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-01-16 04:14:38,942 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-01-16 04:14:38,942 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-01-16 04:14:38,942 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-01-16 04:14:38,942 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-01-16 04:14:38,942 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-01-16 04:14:38,942 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-01-16 04:14:38,942 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-01-16 04:14:38,942 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-01-16 04:14:38,943 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-01-16 04:14:38,943 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-01-16 04:14:38,943 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-01-16 04:14:38,944 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-01-16 04:14:38,944 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-01-16 04:14:39,189 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-01-16 04:14:39,213 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-01-16 04:14:39,216 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-01-16 04:14:39,217 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-01-16 04:14:39,219 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-01-16 04:14:39,221 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-01-16 04:14:39,221 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-01-16 04:14:39,251 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-01-16 04:14:39,253 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-01-16 04:14:39,254 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-01-16 04:14:39,254 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-01-16 04:14:39,254 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-01-16 04:14:39,266 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:39,267 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:39,276 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:39,276 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:39,283 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:39,287 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:39,290 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:39,292 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-01-16 04:14:39,293 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-01-16 04:14:39,293 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-01-16 04:14:39,296 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-01-16 04:14:39,300 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:39,305 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
[2023-01-16 04:14:39,305 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
[2023-01-16 04:14:39,305 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: !
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_4
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: !
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_4
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:14:39,317 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
[2023-01-16 04:14:39,317 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( ( [](AP((!(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_4==true ))))) ) || ( AP((!(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_4==true )))) U AP(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_0==true )) ) )
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:14:39,321 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-01-16 04:14:39,321 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-01-16 04:14:39,322 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_6
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_5
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:14:39,322 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-01-16 04:14:39,322 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( _p4ltl_6==true && _p4ltl_5==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:14:39,324 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:14:39,325 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:14:39,326 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:14:39 PropertyContainer
[2023-01-16 04:14:39,326 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-01-16 04:14:39,327 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-01-16 04:14:39,327 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-01-16 04:14:39,327 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-01-16 04:14:39,328 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/2) ...
[2023-01-16 04:14:39,336 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:39,433 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-01-16 04:14:39,433 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-01-16 04:14:39,434 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-01-16 04:14:39,434 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_3 given in one single declaration
[2023-01-16 04:14:39,434 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_3
[2023-01-16 04:14:39,434 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_3
[2023-01-16 04:14:39,434 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-01-16 04:14:39,434 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-01-16 04:14:39,434 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-01-16 04:14:39,434 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_packetParser given in one single declaration
[2023-01-16 04:14:39,434 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_packetParser
[2023-01-16 04:14:39,435 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_packetParser
[2023-01-16 04:14:39,435 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-01-16 04:14:39,435 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-01-16 04:14:39,435 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-01-16 04:14:39,435 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure createChecksum given in one single declaration
[2023-01-16 04:14:39,435 INFO  L130     BoogieDeclarations]: Found specification of procedure createChecksum
[2023-01-16 04:14:39,435 INFO  L138     BoogieDeclarations]: Found implementation of procedure createChecksum
[2023-01-16 04:14:39,435 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-01-16 04:14:39,435 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-01-16 04:14:39,436 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-01-16 04:14:39,436 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-01-16 04:14:39,436 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-01-16 04:14:39,436 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-01-16 04:14:39,436 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-01-16 04:14:39,436 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-01-16 04:14:39,436 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-01-16 04:14:39,436 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_broadcast_0 given in one single declaration
[2023-01-16 04:14:39,436 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_broadcast_0
[2023-01-16 04:14:39,436 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_broadcast_0
[2023-01-16 04:14:39,436 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forward_0 given in one single declaration
[2023-01-16 04:14:39,436 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forward_0
[2023-01-16 04:14:39,436 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forward_0
[2023-01-16 04:14:39,437 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forwarding.apply given in one single declaration
[2023-01-16 04:14:39,437 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forwarding.apply
[2023-01-16 04:14:39,437 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forwarding.apply
[2023-01-16 04:14:39,437 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-01-16 04:14:39,437 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-01-16 04:14:39,437 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-01-16 04:14:39,437 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-01-16 04:14:39,437 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-01-16 04:14:39,437 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-01-16 04:14:39,437 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-01-16 04:14:39,437 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_topology_discover given in one single declaration
[2023-01-16 04:14:39,437 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_topology_discover
[2023-01-16 04:14:39,437 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_topology_discover
[2023-01-16 04:14:39,438 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_last_primary.write given in one single declaration
[2023-01-16 04:14:39,438 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_last_primary.write
[2023-01-16 04:14:39,438 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_last_primary.write
[2023-01-16 04:14:39,438 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_period.apply given in one single declaration
[2023-01-16 04:14:39,438 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_period.apply
[2023-01-16 04:14:39,438 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_period.apply
[2023-01-16 04:14:39,438 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_port_config.apply given in one single declaration
[2023-01-16 04:14:39,438 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_port_config.apply
[2023-01-16 04:14:39,438 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_port_config.apply
[2023-01-16 04:14:39,438 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_period_0 given in one single declaration
[2023-01-16 04:14:39,438 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_period_0
[2023-01-16 04:14:39,438 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_period_0
[2023-01-16 04:14:39,439 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_ports_0 given in one single declaration
[2023-01-16 04:14:39,439 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_ports_0
[2023-01-16 04:14:39,439 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_ports_0
[2023-01-16 04:14:39,439 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-01-16 04:14:39,439 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-01-16 04:14:39,439 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-01-16 04:14:39,439 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-01-16 04:14:39,439 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-01-16 04:14:39,439 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-01-16 04:14:39,439 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-01-16 04:14:39,439 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-01-16 04:14:39,439 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-01-16 04:14:39,504 INFO  L234             CfgBuilder]: Building ICFG
[2023-01-16 04:14:39,507 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-01-16 04:14:39,669 INFO  L275             CfgBuilder]: Performing block encoding
[2023-01-16 04:14:39,679 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-01-16 04:14:39,679 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-01-16 04:14:39,681 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:14:39 BoogieIcfgContainer
[2023-01-16 04:14:39,682 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:14:39" (2/2) ...
[2023-01-16 04:14:39,682 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-01-16 04:14:39,682 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@29720e97 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:14:39, skipping insertion in model container
[2023-01-16 04:14:39,682 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-01-16 04:14:39,683 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-01-16 04:14:39,683 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-01-16 04:14:39,683 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-01-16 04:14:39,685 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:14:39" (2/3) ...
[2023-01-16 04:14:39,685 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( _p4ltl_6==true && _p4ltl_5==true ))) )) || ( ( ( [](AP((!(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_4==true ))))) ) || ( AP((!(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_4==true )))) U AP(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_0==true )) ) ))
[2023-01-16 04:14:39,693 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-01-16 04:14:39,713 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( ( [] ( b ) ) || ( b U c ) ) ) )  (exit command is null, workingDir is null)
[2023-01-16 04:14:39,716 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( ( [] ( b ) ) || ( b U c ) ) ) )  (1)] Ended with exit code 0
[2023-01-16 04:14:39,734 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((_p4ltl_6 == true && _p4ltl_5 == true)) )) || ( ( ( []((!((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_4 == true))) ) || ( (!((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_4 == true)) U ((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_0 == true) ) ))
[2023-01-16 04:14:39,735 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:14:39 NWAContainer
[2023-01-16 04:14:39,735 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-01-16 04:14:39,736 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-01-16 04:14:39,736 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-01-16 04:14:39,737 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-01-16 04:14:39,738 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:14:39" (3/4) ...
[2023-01-16 04:14:39,739 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@3aa7131e and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:14:39, skipping insertion in model container
[2023-01-16 04:14:39,739 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:14:39" (4/4) ...
[2023-01-16 04:14:39,743 INFO  L104   BuchiProductObserver]: Initial property automaton 2 locations, 3 edges
[2023-01-16 04:14:39,746 INFO  L110   BuchiProductObserver]: Initial RCFG 160 locations, 196 edges
[2023-01-16 04:14:39,746 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-01-16 04:14:39,749 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-01-16 04:14:39,749 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_period_0
[2023-01-16 04:14:39,749 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_3
[2023-01-16 04:14:39,750 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-01-16 04:14:39,750 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_last_primary.write
[2023-01-16 04:14:39,750 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_ports_0
[2023-01-16 04:14:39,750 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-01-16 04:14:39,750 INFO  L189       ProductGenerator]: +++++ Call method name: createChecksum
[2023-01-16 04:14:39,750 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-01-16 04:14:39,750 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L354-1
[2023-01-16 04:14:39,750 INFO  L189       ProductGenerator]: +++++ Call method name: parse_topology_discover
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_broadcast_0
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_port_config.apply
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forwarding.apply
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forward_0
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_period.apply
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_packetParser
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-01-16 04:14:39,751 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-01-16 04:14:39,755 INFO  L244       ProductGenerator]: Creating Product States...
[2023-01-16 04:14:39,756 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startEXIT
[2023-01-16 04:14:39,756 INFO  L277       ProductGenerator]: ==== location: L275
[2023-01-16 04:14:39,756 INFO  L277       ProductGenerator]: ==== location: L250
[2023-01-16 04:14:39,756 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0ENTRY
[2023-01-16 04:14:39,756 INFO  L277       ProductGenerator]: ==== location: L283-1
[2023-01-16 04:14:39,756 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0EXIT
[2023-01-16 04:14:39,756 INFO  L277       ProductGenerator]: ==== location: L215
[2023-01-16 04:14:39,756 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L248
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L276-2
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0FINAL
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L326-1
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L251
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L234
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L337
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L231
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L222
[2023-01-16 04:14:39,757 INFO  L277       ProductGenerator]: ==== location: L233
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: L315
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: L347
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: L238
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: L212
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: L230
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: L225
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: L269
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: L209
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: mainENTRY
[2023-01-16 04:14:39,758 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyEXIT
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserEXIT
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: verifyChecksumEXIT
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: L426-1
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: L380
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: L277-1
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: L216
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: L235
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: L268
[2023-01-16 04:14:39,759 INFO  L277       ProductGenerator]: ==== location: L254
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L283
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L287-1
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L229
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L228
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: NoAction_3EXIT
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L221
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L344
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L255
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L280
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L382-1
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L290
[2023-01-16 04:14:39,760 INFO  L277       ProductGenerator]: ==== location: L340
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0ENTRY
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: L338
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: L218
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: L239
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: createChecksumFINAL
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: L395
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: L327
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: L339-1
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: L343
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0ENTRY
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-01-16 04:14:39,761 INFO  L277       ProductGenerator]: ==== location: L298
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: L382
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0FINAL
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: L253
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: verifyChecksumFINAL
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: L348
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: createChecksumEXIT
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: acceptEXIT
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: L219
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: L245
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: L346
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: L316
[2023-01-16 04:14:39,762 INFO  L277       ProductGenerator]: ==== location: L291
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: L270
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: L236
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startFINAL
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: L289
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: L271
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: L240
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: ingressENTRY
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: L276
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: L411
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: parse_topology_discoverENTRY
[2023-01-16 04:14:39,763 INFO  L277       ProductGenerator]: ==== location: L223
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: NoAction_3FINAL
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0ENTRY
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: L213
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserFINAL
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0EXIT
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: L214
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: L232
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: L249
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: L252
[2023-01-16 04:14:39,764 INFO  L277       ProductGenerator]: ==== location: L243
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: L426
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: L265
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0FINAL
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0EXIT
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyENTRY
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: egressEXIT
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: L354-1
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: L287
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: protect_c_period.applyENTRY
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forwarding.applyENTRY
[2023-01-16 04:14:39,765 INFO  L277       ProductGenerator]: ==== location: L333
[2023-01-16 04:14:39,766 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-01-16 04:14:39,766 INFO  L310       ProductGenerator]: ####final State Node: L354-1
[2023-01-16 04:14:39,766 INFO  L310       ProductGenerator]: ####final State Node: L354
[2023-01-16 04:14:39,767 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L354-1_accept_S4
[2023-01-16 04:14:39,768 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L354_accept_S4
[2023-01-16 04:14:39,772 INFO  L479       ProductGenerator]: L275_T0_init --> L275_T0_init
[2023-01-16 04:14:39,773 INFO  L479       ProductGenerator]: L275_accept_S4 --> L275_accept_S4
[2023-01-16 04:14:39,773 INFO  L479       ProductGenerator]: L250_T0_init --> L250_T0_init
[2023-01-16 04:14:39,774 INFO  L479       ProductGenerator]: L250_accept_S4 --> L250_accept_S4
[2023-01-16 04:14:39,774 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T0_init --> protect_c_set_period_0ENTRY_T0_init
[2023-01-16 04:14:39,774 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S4 --> protect_c_set_period_0ENTRY_accept_S4
[2023-01-16 04:14:39,774 INFO  L479       ProductGenerator]: L283-1_T0_init --> L283-1_T0_init
[2023-01-16 04:14:39,774 INFO  L479       ProductGenerator]: L283-1_accept_S4 --> L283-1_accept_S4
[2023-01-16 04:14:39,774 INFO  L479       ProductGenerator]: L215_T0_init --> L215_T0_init
[2023-01-16 04:14:39,774 INFO  L479       ProductGenerator]: L215_accept_S4 --> L215_accept_S4
[2023-01-16 04:14:39,774 INFO  L479       ProductGenerator]: L248_T0_init --> L248_T0_init
[2023-01-16 04:14:39,775 INFO  L479       ProductGenerator]: L248_accept_S4 --> L248_accept_S4
[2023-01-16 04:14:39,775 INFO  L479       ProductGenerator]: L276-2_T0_init --> L276-2_T0_init
[2023-01-16 04:14:39,775 INFO  L479       ProductGenerator]: L276-2_accept_S4 --> L276-2_accept_S4
[2023-01-16 04:14:39,775 INFO  L479       ProductGenerator]: L276-2_T0_init --> L276-2_T0_init
[2023-01-16 04:14:39,775 INFO  L479       ProductGenerator]: L276-2_accept_S4 --> L276-2_accept_S4
[2023-01-16 04:14:39,775 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T0_init --> protect_c_set_ports_0FINAL_T0_init
[2023-01-16 04:14:39,775 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S4 --> protect_c_set_ports_0FINAL_accept_S4
[2023-01-16 04:14:39,775 INFO  L479       ProductGenerator]: L326-1_T0_init --> L326-1_T0_init
[2023-01-16 04:14:39,776 INFO  L479       ProductGenerator]: L326-1_accept_S4 --> L326-1_accept_S4
[2023-01-16 04:14:39,776 INFO  L479       ProductGenerator]: L251_T0_init --> L251_T0_init
[2023-01-16 04:14:39,776 INFO  L479       ProductGenerator]: L251_accept_S4 --> L251_accept_S4
[2023-01-16 04:14:39,776 INFO  L479       ProductGenerator]: L234_T0_init --> L234_T0_init
[2023-01-16 04:14:39,776 INFO  L479       ProductGenerator]: L234_accept_S4 --> L234_accept_S4
[2023-01-16 04:14:39,776 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:14:39,777 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:14:39,777 INFO  L479       ProductGenerator]: L231_T0_init --> L231_T0_init
[2023-01-16 04:14:39,777 INFO  L479       ProductGenerator]: L231_accept_S4 --> L231_accept_S4
[2023-01-16 04:14:39,777 INFO  L479       ProductGenerator]: L222_T0_init --> L222_T0_init
[2023-01-16 04:14:39,778 INFO  L479       ProductGenerator]: L222_accept_S4 --> L222_accept_S4
[2023-01-16 04:14:39,778 INFO  L479       ProductGenerator]: L233_T0_init --> L233_T0_init
[2023-01-16 04:14:39,778 INFO  L479       ProductGenerator]: L233_accept_S4 --> L233_accept_S4
[2023-01-16 04:14:39,778 INFO  L479       ProductGenerator]: L315_T0_init --> L315_T0_init
[2023-01-16 04:14:39,778 INFO  L479       ProductGenerator]: L315_accept_S4 --> L315_accept_S4
[2023-01-16 04:14:39,778 INFO  L479       ProductGenerator]: L347_T0_init --> L347_T0_init
[2023-01-16 04:14:39,778 INFO  L479       ProductGenerator]: L347_accept_S4 --> L347_accept_S4
[2023-01-16 04:14:39,778 INFO  L479       ProductGenerator]: L238_T0_init --> L238_T0_init
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L238_accept_S4 --> L238_accept_S4
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L212_T0_init --> L212_T0_init
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L212_accept_S4 --> L212_accept_S4
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L230_T0_init --> L230_T0_init
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L230_accept_S4 --> L230_accept_S4
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L225_T0_init --> L225_T0_init
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L225_accept_S4 --> L225_accept_S4
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L269_T0_init --> L269_T0_init
[2023-01-16 04:14:39,779 INFO  L479       ProductGenerator]: L269_accept_S4 --> L269_accept_S4
[2023-01-16 04:14:39,780 INFO  L479       ProductGenerator]: egressFINAL_T0_init --> egressFINAL_T0_init
[2023-01-16 04:14:39,780 INFO  L479       ProductGenerator]: egressFINAL_accept_S4 --> egressFINAL_accept_S4
[2023-01-16 04:14:39,780 INFO  L479       ProductGenerator]: L209_T0_init --> L209_T0_init
[2023-01-16 04:14:39,780 INFO  L479       ProductGenerator]: L209_accept_S4 --> L209_accept_S4
[2023-01-16 04:14:39,780 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:14:39,780 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:14:39,780 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_init --> mainProcedureFINAL_T0_init
[2023-01-16 04:14:39,781 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S4 --> mainProcedureFINAL_accept_S4
[2023-01-16 04:14:39,781 INFO  L479       ProductGenerator]: L426-1_T0_init --> L426-1_T0_init
[2023-01-16 04:14:39,781 INFO  L479       ProductGenerator]: L426-1_accept_S4 --> L426-1_accept_S4
[2023-01-16 04:14:39,781 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:14:39,782 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:14:39,782 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:14:39,782 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:14:39,782 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_init --> mainProcedureEXIT_T0_init
[2023-01-16 04:14:39,782 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S4 --> mainProcedureEXIT_accept_S4
[2023-01-16 04:14:39,783 INFO  L479       ProductGenerator]: L216_T0_init --> L216_T0_init
[2023-01-16 04:14:39,783 INFO  L479       ProductGenerator]: L216_accept_S4 --> L216_accept_S4
[2023-01-16 04:14:39,783 INFO  L479       ProductGenerator]: L235_T0_init --> L235_T0_init
[2023-01-16 04:14:39,783 INFO  L479       ProductGenerator]: L235_accept_S4 --> L235_accept_S4
[2023-01-16 04:14:39,783 INFO  L479       ProductGenerator]: L268_T0_init --> L268_T0_init
[2023-01-16 04:14:39,783 INFO  L479       ProductGenerator]: L268_accept_S4 --> L268_accept_S4
[2023-01-16 04:14:39,783 INFO  L479       ProductGenerator]: L254_T0_init --> L254_T0_init
[2023-01-16 04:14:39,783 INFO  L479       ProductGenerator]: L254_accept_S4 --> L254_accept_S4
[2023-01-16 04:14:39,784 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:14:39,784 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:14:39,784 INFO  L479       ProductGenerator]: L287-1_T0_init --> L287-1_T0_init
[2023-01-16 04:14:39,784 INFO  L479       ProductGenerator]: L287-1_accept_S4 --> L287-1_accept_S4
[2023-01-16 04:14:39,784 INFO  L479       ProductGenerator]: L229_T0_init --> L229_T0_init
[2023-01-16 04:14:39,784 INFO  L479       ProductGenerator]: L229_accept_S4 --> L229_accept_S4
[2023-01-16 04:14:39,784 INFO  L479       ProductGenerator]: L228_T0_init --> L228_T0_init
[2023-01-16 04:14:39,784 INFO  L479       ProductGenerator]: L228_accept_S4 --> L228_accept_S4
[2023-01-16 04:14:39,784 INFO  L479       ProductGenerator]: L221_T0_init --> L221_T0_init
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L221_accept_S4 --> L221_accept_S4
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L344_T0_init --> L344_T0_init
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L344_accept_S4 --> L344_accept_S4
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L255_T0_init --> L255_T0_init
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L255_accept_S4 --> L255_accept_S4
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L280_T0_init --> L280_T0_init
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L280_accept_S4 --> L280_accept_S4
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L382-1_T0_init --> L382-1_T0_init
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L382-1_accept_S4 --> L382-1_accept_S4
[2023-01-16 04:14:39,785 INFO  L479       ProductGenerator]: L290_T0_init --> L290_T0_init
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: L290_accept_S4 --> L290_accept_S4
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: L290_T0_init --> L290_T0_init
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: L290_accept_S4 --> L290_accept_S4
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: L340_T0_init --> L340_T0_init
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: L340_accept_S4 --> L340_accept_S4
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T0_init --> l2_c_l2_broadcast_0ENTRY_T0_init
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S4 --> l2_c_l2_broadcast_0ENTRY_accept_S4
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: L338_T0_init --> L338_T0_init
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: L338_accept_S4 --> L338_accept_S4
[2023-01-16 04:14:39,786 INFO  L479       ProductGenerator]: L338_T0_init --> L338_T0_init
[2023-01-16 04:14:39,787 INFO  L479       ProductGenerator]: L338_accept_S4 --> L338_accept_S4
[2023-01-16 04:14:39,787 INFO  L479       ProductGenerator]: L218_T0_init --> L218_T0_init
[2023-01-16 04:14:39,787 INFO  L479       ProductGenerator]: L218_accept_S4 --> L218_accept_S4
[2023-01-16 04:14:39,787 INFO  L479       ProductGenerator]: L239_T0_init --> L239_T0_init
[2023-01-16 04:14:39,787 INFO  L479       ProductGenerator]: L239_accept_S4 --> L239_accept_S4
[2023-01-16 04:14:39,787 INFO  L479       ProductGenerator]: createChecksumFINAL_T0_init --> createChecksumFINAL_T0_init
[2023-01-16 04:14:39,787 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S4 --> createChecksumFINAL_accept_S4
[2023-01-16 04:14:39,787 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:14:39,787 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:14:39,787 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:14:39,788 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:14:39,788 INFO  L479       ProductGenerator]: L339-1_T0_init --> L339-1_T0_init
[2023-01-16 04:14:39,788 INFO  L479       ProductGenerator]: L339-1_accept_S4 --> L339-1_accept_S4
[2023-01-16 04:14:39,788 INFO  L479       ProductGenerator]: L343_T0_init --> L343_T0_init
[2023-01-16 04:14:39,788 INFO  L479       ProductGenerator]: L343_accept_S4 --> L343_accept_S4
[2023-01-16 04:14:39,788 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T0_init --> l2_c_l2_forward_0ENTRY_T0_init
[2023-01-16 04:14:39,788 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S4 --> l2_c_l2_forward_0ENTRY_accept_S4
[2023-01-16 04:14:39,788 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:14:39,789 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: L382_T0_init --> L382_T0_init
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: L382_accept_S4 --> L382_accept_S4
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: L382_T0_init --> L382_T0_init
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: L382_accept_S4 --> L382_accept_S4
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T0_init --> l2_c_l2_broadcast_0FINAL_T0_init
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S4 --> l2_c_l2_broadcast_0FINAL_accept_S4
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: L253_T0_init --> L253_T0_init
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: L253_accept_S4 --> L253_accept_S4
[2023-01-16 04:14:39,789 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_init --> verifyChecksumFINAL_T0_init
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S4 --> verifyChecksumFINAL_accept_S4
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: L348_T0_init --> L348_T0_init
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: L348_accept_S4 --> L348_accept_S4
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_init --> NoAction_0FINAL_T0_init
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S4 --> NoAction_0FINAL_accept_S4
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: L219_T0_init --> L219_T0_init
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: L219_accept_S4 --> L219_accept_S4
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: L245_T0_init --> L245_T0_init
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: L245_accept_S4 --> L245_accept_S4
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: L346_T0_init --> L346_T0_init
[2023-01-16 04:14:39,790 INFO  L479       ProductGenerator]: L346_accept_S4 --> L346_accept_S4
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L316_T0_init --> L316_T0_init
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L316_accept_S4 --> L316_accept_S4
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L291_T0_init --> L291_T0_init
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L291_accept_S4 --> L291_accept_S4
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L270_T0_init --> L270_T0_init
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L270_accept_S4 --> L270_accept_S4
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L236_T0_init --> L236_T0_init
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L236_accept_S4 --> L236_accept_S4
[2023-01-16 04:14:39,791 INFO  L479       ProductGenerator]: L289_T0_init --> L289_T0_init
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: L289_accept_S4 --> L289_accept_S4
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: L271_T0_init --> L271_T0_init
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: L271_accept_S4 --> L271_accept_S4
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: L240_T0_init --> L240_T0_init
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: L240_accept_S4 --> L240_accept_S4
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: ingressENTRY_accept_S4 --> ingressENTRY_accept_S4
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: ingressENTRY_accept_S4 --> ingressENTRY_accept_S4
[2023-01-16 04:14:39,792 INFO  L479       ProductGenerator]: L276_T0_init --> L276_T0_init
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: L276_accept_S4 --> L276_accept_S4
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: L276_T0_init --> L276_T0_init
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: L276_accept_S4 --> L276_accept_S4
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: L411_T0_init --> L411_T0_init
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: L411_accept_S4 --> L411_accept_S4
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T0_init --> parse_topology_discoverENTRY_T0_init
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S4 --> parse_topology_discoverENTRY_accept_S4
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: L223_T0_init --> L223_T0_init
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: L223_accept_S4 --> L223_accept_S4
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: NoAction_3FINAL_T0_init --> NoAction_3FINAL_T0_init
[2023-01-16 04:14:39,793 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S4 --> NoAction_3FINAL_accept_S4
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T0_init --> protect_c_set_ports_0ENTRY_T0_init
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S4 --> protect_c_set_ports_0ENTRY_accept_S4
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: L213_T0_init --> L213_T0_init
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: L213_accept_S4 --> L213_accept_S4
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T0_init --> _parser_packetParserFINAL_T0_init
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S4 --> _parser_packetParserFINAL_accept_S4
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: L214_T0_init --> L214_T0_init
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: L214_accept_S4 --> L214_accept_S4
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: L232_T0_init --> L232_T0_init
[2023-01-16 04:14:39,794 INFO  L479       ProductGenerator]: L232_accept_S4 --> L232_accept_S4
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L249_T0_init --> L249_T0_init
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L249_accept_S4 --> L249_accept_S4
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_init --> havocProcedureFINAL_T0_init
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S4 --> havocProcedureFINAL_accept_S4
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L252_T0_init --> L252_T0_init
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L252_accept_S4 --> L252_accept_S4
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L243_T0_init --> L243_T0_init
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L243_accept_S4 --> L243_accept_S4
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L426_T0_init --> L426_T0_init
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L426_accept_S4 --> L426_accept_S4
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L426_T0_init --> L426_T0_init
[2023-01-16 04:14:39,795 INFO  L479       ProductGenerator]: L426_accept_S4 --> L426_accept_S4
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: L265_T0_init --> L265_T0_init
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: L265_accept_S4 --> L265_accept_S4
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T0_init --> l2_c_l2_forward_0FINAL_T0_init
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S4 --> l2_c_l2_forward_0FINAL_accept_S4
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S4 --> protect_c_port_config.applyENTRY_accept_S4
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S4 --> protect_c_port_config.applyENTRY_accept_S4
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: L354-1_T0_init --> L354-1_T0_init
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: L354-1_accept_S4 --> L354-1_accept_S4
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: L354-1_T0_init --> L354-1_T0_init
[2023-01-16 04:14:39,796 INFO  L479       ProductGenerator]: L354-1_accept_S4 --> L354-1_accept_S4
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: startENTRY_T0_init --> startENTRY_T0_init
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: startENTRY_accept_S4 --> startENTRY_accept_S4
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: L287_T0_init --> L287_T0_init
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: L287_accept_S4 --> L287_accept_S4
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: L287_T0_init --> L287_T0_init
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: L287_accept_S4 --> L287_accept_S4
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S4 --> protect_c_period.applyENTRY_accept_S4
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S4 --> protect_c_period.applyENTRY_accept_S4
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S4 --> l2_c_l2_forwarding.applyENTRY_accept_S4
[2023-01-16 04:14:39,797 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-01-16 04:14:39,798 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S4 --> l2_c_l2_forwarding.applyENTRY_accept_S4
[2023-01-16 04:14:39,798 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:14:39,798 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:14:39,798 INFO  L479       ProductGenerator]: L278_T0_init --> L278_T0_init
[2023-01-16 04:14:39,798 INFO  L479       ProductGenerator]: L278_accept_S4 --> L278_accept_S4
[2023-01-16 04:14:39,798 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:14:39,798 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:14:39,798 INFO  L479       ProductGenerator]: L227_T0_init --> L227_T0_init
[2023-01-16 04:14:39,798 INFO  L479       ProductGenerator]: L227_accept_S4 --> L227_accept_S4
[2023-01-16 04:14:39,799 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:14:39,799 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:14:39,799 INFO  L479       ProductGenerator]: L210_T0_init --> L210_T0_init
[2023-01-16 04:14:39,799 INFO  L479       ProductGenerator]: L210_accept_S4 --> L210_accept_S4
[2023-01-16 04:14:39,799 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:14:39,799 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:14:39,799 INFO  L479       ProductGenerator]: L326_T0_init --> L326_T0_init
[2023-01-16 04:14:39,799 INFO  L479       ProductGenerator]: L326_accept_S4 --> L326_accept_S4
[2023-01-16 04:14:39,799 INFO  L479       ProductGenerator]: L326_T0_init --> L326_T0_init
[2023-01-16 04:14:39,799 INFO  L479       ProductGenerator]: L326_accept_S4 --> L326_accept_S4
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: L247_T0_init --> L247_T0_init
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: L247_accept_S4 --> L247_accept_S4
[2023-01-16 04:14:39,800 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:14:39,800 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: acceptFINAL_T0_init --> acceptFINAL_T0_init
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: acceptFINAL_accept_S4 --> acceptFINAL_accept_S4
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: L242_T0_init --> L242_T0_init
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: L242_accept_S4 --> L242_accept_S4
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: L224_T0_init --> L224_T0_init
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: L224_accept_S4 --> L224_accept_S4
[2023-01-16 04:14:39,800 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T0_init --> protect_c_last_primary.writeENTRY_T0_init
[2023-01-16 04:14:39,801 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S4 --> protect_c_last_primary.writeENTRY_accept_S4
[2023-01-16 04:14:39,801 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:14:39,801 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:14:39,801 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:14:39,801 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:14:39,801 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T0_init --> protect_c_last_primary.writeFINAL_T0_init
[2023-01-16 04:14:39,801 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S4 --> protect_c_last_primary.writeFINAL_accept_S4
[2023-01-16 04:14:39,801 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:14:39,801 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:14:39,801 INFO  L479       ProductGenerator]: L246_T0_init --> L246_T0_init
[2023-01-16 04:14:39,802 INFO  L479       ProductGenerator]: L246_accept_S4 --> L246_accept_S4
[2023-01-16 04:14:39,802 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T0_init --> parse_topology_discoverFINAL_T0_init
[2023-01-16 04:14:39,802 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S4 --> parse_topology_discoverFINAL_accept_S4
[2023-01-16 04:14:39,802 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_init --> havocProcedureENTRY_T0_init
[2023-01-16 04:14:39,802 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S4 --> havocProcedureENTRY_accept_S4
[2023-01-16 04:14:39,802 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:14:39,802 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:14:39,802 INFO  L479       ProductGenerator]: L281_T0_init --> L281_T0_init
[2023-01-16 04:14:39,802 INFO  L479       ProductGenerator]: L281_accept_S4 --> L281_accept_S4
[2023-01-16 04:14:39,802 INFO  L479       ProductGenerator]: L281_T0_init --> L281_T0_init
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L281_accept_S4 --> L281_accept_S4
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L217_T0_init --> L217_T0_init
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L217_accept_S4 --> L217_accept_S4
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L237_T0_init --> L237_T0_init
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L237_accept_S4 --> L237_accept_S4
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L244_T0_init --> L244_T0_init
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L244_accept_S4 --> L244_accept_S4
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L241_T0_init --> L241_T0_init
[2023-01-16 04:14:39,803 INFO  L479       ProductGenerator]: L241_accept_S4 --> L241_accept_S4
[2023-01-16 04:14:39,803 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:14:39,804 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:14:39,804 INFO  L479       ProductGenerator]: L256_T0_init --> L256_T0_init
[2023-01-16 04:14:39,804 INFO  L479       ProductGenerator]: L256_accept_S4 --> L256_accept_S4
[2023-01-16 04:14:39,804 INFO  L479       ProductGenerator]: L297_T0_init --> L297_T0_init
[2023-01-16 04:14:39,804 INFO  L479       ProductGenerator]: L297_accept_S4 --> L297_accept_S4
[2023-01-16 04:14:39,804 INFO  L479       ProductGenerator]: L226_T0_init --> L226_T0_init
[2023-01-16 04:14:39,804 INFO  L479       ProductGenerator]: L226_accept_S4 --> L226_accept_S4
[2023-01-16 04:14:39,804 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:14:39,804 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:14:39,804 INFO  L479       ProductGenerator]: L264_T0_init --> L264_T0_init
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L264_accept_S4 --> L264_accept_S4
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L264_T0_init --> L264_T0_init
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L264_accept_S4 --> L264_accept_S4
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: mainFINAL_T0_init --> mainFINAL_T0_init
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: mainFINAL_accept_S4 --> mainFINAL_accept_S4
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L211_T0_init --> L211_T0_init
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L211_accept_S4 --> L211_accept_S4
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L345_T0_init --> L345_T0_init
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L345_accept_S4 --> L345_accept_S4
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L220_T0_init --> L220_T0_init
[2023-01-16 04:14:39,805 INFO  L479       ProductGenerator]: L220_accept_S4 --> L220_accept_S4
[2023-01-16 04:14:39,806 INFO  L479       ProductGenerator]: L394-1_T0_init --> L394-1_T0_init
[2023-01-16 04:14:39,806 INFO  L479       ProductGenerator]: L394-1_accept_S4 --> L394-1_accept_S4
[2023-01-16 04:14:39,806 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:14:39,806 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:14:39,806 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T0_init --> protect_c_set_period_0FINAL_T0_init
[2023-01-16 04:14:39,806 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S4 --> protect_c_set_period_0FINAL_accept_S4
[2023-01-16 04:14:39,806 INFO  L479       ProductGenerator]: L394_T0_init --> L394_T0_init
[2023-01-16 04:14:39,806 INFO  L479       ProductGenerator]: L394_accept_S4 --> L394_accept_S4
[2023-01-16 04:14:39,806 INFO  L479       ProductGenerator]: L394_T0_init --> L394_T0_init
[2023-01-16 04:14:39,806 INFO  L479       ProductGenerator]: L394_accept_S4 --> L394_accept_S4
[2023-01-16 04:14:39,806 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_ports_0EXIT to L394-1
[2023-01-16 04:14:39,807 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L333
[2023-01-16 04:14:39,807 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_port_config.applyEXIT to L278
[2023-01-16 04:14:39,807 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_packetParserEXIT to L334
[2023-01-16 04:14:39,807 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L335
[2023-01-16 04:14:39,807 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-01-16 04:14:39,807 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_3EXIT to L394-1
[2023-01-16 04:14:39,808 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_packetParserFINAL
[2023-01-16 04:14:39,808 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from createChecksumEXIT to L338
[2023-01-16 04:14:39,808 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_topology_discoverFINAL
[2023-01-16 04:14:39,808 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L382-1
[2023-01-16 04:14:39,808 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_period_0EXIT to L382-1
[2023-01-16 04:14:39,808 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forward_0EXIT to L326-1
[2023-01-16 04:14:39,808 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L337
[2023-01-16 04:14:39,809 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L354-1
[2023-01-16 04:14:39,809 INFO  L749       ProductGenerator]: ==== Handling return program step: #213#return;
[2023-01-16 04:14:39,809 INFO  L749       ProductGenerator]: ==== Handling return program step: #213#return;
[2023-01-16 04:14:39,810 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_last_primary.writeEXIT to L283-1
[2023-01-16 04:14:39,810 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forwarding.applyEXIT to L297
[2023-01-16 04:14:39,810 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_broadcast_0EXIT to L326-1
[2023-01-16 04:14:39,810 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_period.applyEXIT to L277-1
[2023-01-16 04:14:39,810 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_topology_discoverEXIT to L426-1
[2023-01-16 04:14:39,810 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L336
[2023-01-16 04:14:39,956 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-01-16 04:14:39,957 INFO  L110   BuchiProductObserver]: BuchiProgram size 399 locations, 473 edges
[2023-01-16 04:14:39,957 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:14:39 BoogieIcfgContainer
[2023-01-16 04:14:39,957 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-01-16 04:14:39,958 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-01-16 04:14:39,958 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-01-16 04:14:39,962 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-01-16 04:14:39,964 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:14:39" (1/1) ...
[2023-01-16 04:14:40,010 INFO  L313           BlockEncoder]: Initial Icfg 399 locations, 473 edges
[2023-01-16 04:14:40,011 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-01-16 04:14:40,011 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-01-16 04:14:40,012 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-01-16 04:14:40,012 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-01-16 04:14:40,012 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-01-16 04:14:40,020 INFO  L70    emoveInfeasibleEdges]: Removed 4 edges and 2 locations because of local infeasibility
[2023-01-16 04:14:40,043 INFO  L71     MaximizeFinalStates]: 193 new accepting states
[2023-01-16 04:14:40,047 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:14:40,049 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-01-16 04:14:40,050 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-01-16 04:14:40,051 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:14:40,051 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-01-16 04:14:40,052 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-01-16 04:14:40,053 INFO  L313           BlockEncoder]: Encoded RCFG 391 locations, 462 edges
[2023-01-16 04:14:40,053 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:14:40 BasicIcfg
[2023-01-16 04:14:40,053 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-01-16 04:14:40,055 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-01-16 04:14:40,055 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-01-16 04:14:40,059 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-01-16 04:14:40,059 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:14:40,059 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:39" (1/6) ...
[2023-01-16 04:14:40,064 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3764f618 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:14:40, skipping insertion in model container
[2023-01-16 04:14:40,064 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:14:40,064 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:14:39" (2/6) ...
[2023-01-16 04:14:40,064 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3764f618 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:14:40, skipping insertion in model container
[2023-01-16 04:14:40,064 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:14:40,064 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:14:39" (3/6) ...
[2023-01-16 04:14:40,064 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3764f618 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:14:40, skipping insertion in model container
[2023-01-16 04:14:40,065 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:14:40,065 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:14:39" (4/6) ...
[2023-01-16 04:14:40,065 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3764f618 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:14:40, skipping insertion in model container
[2023-01-16 04:14:40,065 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:14:40,065 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:14:39" (5/6) ...
[2023-01-16 04:14:40,065 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3764f618 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 16.01 04:14:40, skipping insertion in model container
[2023-01-16 04:14:40,065 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:14:40,065 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:14:40" (6/6) ...
[2023-01-16 04:14:40,066 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-01-16 04:14:40,130 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-01-16 04:14:40,130 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-01-16 04:14:40,130 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-01-16 04:14:40,130 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-01-16 04:14:40,130 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-01-16 04:14:40,130 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-01-16 04:14:40,130 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-01-16 04:14:40,130 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-01-16 04:14:40,135 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 391 states, 310 states have (on average 1.1) internal successors, (341), 310 states have internal predecessors, (341), 41 states have call successors, (41), 41 states have call predecessors, (41), 40 states have return successors, (80), 40 states have call predecessors, (80), 40 states have call successors, (80)
[2023-01-16 04:14:40,162 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:40,162 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:40,163 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:40,176 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:40,176 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:40,176 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-01-16 04:14:40,178 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 391 states, 310 states have (on average 1.1) internal successors, (341), 310 states have internal predecessors, (341), 41 states have call successors, (41), 41 states have call predecessors, (41), 40 states have return successors, (80), 40 states have call predecessors, (80), 40 states have call successors, (80)
[2023-01-16 04:14:40,186 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:40,187 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:40,187 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:40,189 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:40,189 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:40,201 INFO  L752   eck$LassoCheckResult]: Stem: 93#ULTIMATE.startENTRY_NONWAtrue [826] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27#L354-1_T0_inittrue [759] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 251#L354_T0_inittrue [988] L354_T0_init-->L354_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 382#L354_T0_init-D29true [1114] L354_T0_init-D29-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 376#mainENTRY_T0_inittrue [1110] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 71#mainENTRY_T0_init-D3true [804] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 214#havocProcedureENTRY_T0_inittrue [948] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 221#L209_T0_inittrue [956] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 304#L210_T0_inittrue [1041] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_30 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 148#L211_T0_inittrue [887] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 192#L212_T0_inittrue [926] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 299#L213_T0_inittrue [1036] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 181#L214_T0_inittrue [916] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 339#L215_T0_inittrue [1072] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 113#L216_T0_inittrue [852] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 300#L217_T0_inittrue [1037] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 193#L218_T0_inittrue [927] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 197#L219_T0_inittrue [931] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 388#L220_T0_inittrue [1119] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 203#L221_T0_inittrue [937] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 31#L222_T0_inittrue [765] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 24#L223_T0_inittrue [756] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 312#L224_T0_inittrue [1049] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 63#L225_T0_inittrue [797] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22#L226_T0_inittrue [754] L226_T0_init-->L227_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 244#L227_T0_inittrue [980] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 129#L228_T0_inittrue [869] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 286#L229_T0_inittrue [1023] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18#L230_T0_inittrue [749] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_25) (<= v_hdr.ethernet.etherType_25 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 40#L231_T0_inittrue [774] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 97#L232_T0_inittrue [830] L232_T0_init-->L233_T0_init: Formula: (= (store v_emit_16 v_hdr.topology_3 false) v_emit_15)  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 363#L233_T0_inittrue [1094] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 64#L234_T0_inittrue [798] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 55#L235_T0_inittrue [792] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 352#L236_T0_inittrue [1085] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.port_14) (<= v_hdr.topology.port_14 65536))  InVars {hdr.topology.port=v_hdr.topology.port_14}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[] 186#L237_T0_inittrue [921] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 140#L238_T0_inittrue [879] L238_T0_init-->L239_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 292#L239_T0_inittrue [1031] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 177#L240_T0_inittrue [912] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 34#L241_T0_inittrue [767] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 345#L242_T0_inittrue [1078] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 364#L243_T0_inittrue [1095] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 229#L244_T0_inittrue [963] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 350#L245_T0_inittrue [1084] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 227#L246_T0_inittrue [962] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 120#L247_T0_inittrue [859] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 318#L248_T0_inittrue [1054] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 381#L249_T0_inittrue [1113] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 166#L250_T0_inittrue [903] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 235#L251_T0_inittrue [971] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 202#L252_T0_inittrue [936] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 216#L253_T0_inittrue [951] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 187#L254_T0_inittrue [922] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 13#L255_T0_inittrue [745] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 188#L256_T0_inittrue [923] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 346#havocProcedureFINAL_T0_inittrue [1079] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 151#havocProcedureEXIT_T0_inittrue >[1196] havocProcedureEXIT_T0_init-->L333-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 233#L333-D43true [967] L333-D43-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 308#L333_T0_inittrue [1045] L333_T0_init-->L333_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 117#L333_T0_init-D17true [856] L333_T0_init-D17-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 89#_parser_packetParserENTRY_T0_inittrue [822] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50#_parser_packetParserENTRY_T0_init-D39true [784] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 168#startENTRY_T0_inittrue [905] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 237#L426_T0_inittrue [973] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 106#L426-1_T0_inittrue [843] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 172#startEXIT_T0_inittrue >[1167] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 206#_parser_packetParserFINAL-D55true [940] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 60#_parser_packetParserFINAL_T0_inittrue [795] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 201#_parser_packetParserEXIT_T0_inittrue >[1147] _parser_packetParserEXIT_T0_init-->L334-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 374#L334-D47true [1108] L334-D47-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 149#L334_T0_inittrue [888] L334_T0_init-->L334_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8#L334_T0_init-D27true [740] L334_T0_init-D27-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 74#verifyChecksumFINAL_T0_inittrue [807] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 81#verifyChecksumEXIT_T0_inittrue >[1126] verifyChecksumEXIT_T0_init-->L335-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 180#L335-D49true [915] L335-D49-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 126#L335_T0_inittrue [866] L335_T0_init-->L335_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 207#L335_T0_init-D25true [941] L335_T0_init-D25-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 56#ingressENTRY_T0_inittrue [789] ingressENTRY_T0_init-->L264_T0_init: Formula: (= v_hdr.ethernet.etherType_18 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 291#L264_T0_inittrue [1028] L264_T0_init-->L265_T0_init: Formula: (= 16 v_standard_metadata.ingress_port_28)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_28}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_28}  AuxVars[]  AssignedVars[] 215#L265_T0_inittrue [950] L265_T0_init-->L297_T0_init: Formula: (= v_standard_metadata.mcast_grp_16 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_16}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 160#L297_T0_inittrue [897] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 295#ingressEXIT_T0_inittrue >[1204] ingressEXIT_T0_init-->L336-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 174#L336-D81true [909] L336-D81-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 42#L336_T0_inittrue [777] L336_T0_init-->L336_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17#L336_T0_init-D23true [748] L336_T0_init-D23-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 247#egressFINAL_T0_inittrue [983] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15#egressEXIT_T0_inittrue >[1140] egressEXIT_T0_init-->L337-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 263#L337-D67true [999] L337-D67-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 183#L337_T0_inittrue [918] L337_T0_init-->L337_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 369#L337_T0_init-D1true [1101] L337_T0_init-D1-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 162#createChecksumFINAL_T0_inittrue [899] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69#createChecksumEXIT_T0_inittrue >[1150] createChecksumEXIT_T0_init-->L338-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 130#L338-D57true [870] L338-D57-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 94#L338_T0_inittrue [828] L338_T0_init-->L339-1_T0_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 392#L339-1_T0_inittrue [1124] L339-1_T0_init-->L343_T0_init: Formula: (= v__p4ltl_1_8 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_14 281474976710656) (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656))) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{_p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[_p4ltl_1] 208#L343_T0_inittrue [942] L343_T0_init-->L344_T0_init: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_13))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 147#L344_T0_inittrue [886] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_32 v_meta.secondary_24))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[_p4ltl_2] 100#L345_T0_inittrue [834] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 101#L346_T0_inittrue [835] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_12 v_meta.period_29))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 262#L347_T0_inittrue [998] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_23))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_23}  OutVars{meta.secondary=v_meta.secondary_23, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 351#L348_T0_inittrue [1083] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 198#mainFINAL_T0_inittrue [932] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 211#mainEXIT_T0_inittrue >[1143] mainEXIT_T0_init-->L354-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 103#L354-1-D69true [838] L354-1-D69-->L354-1_accept_S4: Formula: (and v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 v__p4ltl_6_10 v__p4ltl_5_10 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 30#L354-1_accept_S4true 
[2023-01-16 04:14:40,204 INFO  L754   eck$LassoCheckResult]: Loop: 30#L354-1_accept_S4true [763] L354-1_accept_S4-->L354_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38#L354_accept_S4true [771] L354_accept_S4-->L354_accept_S4-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 66#L354_accept_S4-D30true [800] L354_accept_S4-D30-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 138#mainENTRY_accept_S4true [877] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28#mainENTRY_accept_S4-D4true [761] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 389#havocProcedureENTRY_accept_S4true [1120] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 142#L209_accept_S4true [881] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 119#L210_accept_S4true [858] L210_accept_S4-->L211_accept_S4: Formula: (= v_standard_metadata.ingress_port_31 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 270#L211_accept_S4true [1007] L211_accept_S4-->L212_accept_S4: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 236#L212_accept_S4true [970] L212_accept_S4-->L213_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 265#L213_accept_S4true [1002] L213_accept_S4-->L214_accept_S4: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 391#L214_accept_S4true [1123] L214_accept_S4-->L215_accept_S4: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 68#L215_accept_S4true [802] L215_accept_S4-->L216_accept_S4: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 116#L216_accept_S4true [855] L216_accept_S4-->L217_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 143#L217_accept_S4true [882] L217_accept_S4-->L218_accept_S4: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 167#L218_accept_S4true [904] L218_accept_S4-->L219_accept_S4: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 99#L219_accept_S4true [832] L219_accept_S4-->L220_accept_S4: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 159#L220_accept_S4true [896] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 257#L221_accept_S4true [994] L221_accept_S4-->L222_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 51#L222_accept_S4true [785] L222_accept_S4-->L223_accept_S4: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 19#L223_accept_S4true [750] L223_accept_S4-->L224_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 163#L224_accept_S4true [900] L224_accept_S4-->L225_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 356#L225_accept_S4true [1088] L225_accept_S4-->L226_accept_S4: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 118#L226_accept_S4true [857] L226_accept_S4-->L227_accept_S4: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ethernet_2 false))  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 238#L227_accept_S4true [974] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 29#L228_accept_S4true [762] L228_accept_S4-->L229_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 328#L229_accept_S4true [1062] L229_accept_S4-->L230_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 225#L230_accept_S4true [960] L230_accept_S4-->L231_accept_S4: Formula: (and (<= v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 52#L231_accept_S4true [786] L231_accept_S4-->L232_accept_S4: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 58#L232_accept_S4true [793] L232_accept_S4-->L233_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 267#L233_accept_S4true [1004] L233_accept_S4-->L234_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 230#L234_accept_S4true [964] L234_accept_S4-->L235_accept_S4: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 212#L235_accept_S4true [945] L235_accept_S4-->L236_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 45#L236_accept_S4true [780] L236_accept_S4-->L237_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 48#L237_accept_S4true [783] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 23#L238_accept_S4true [755] L238_accept_S4-->L239_accept_S4: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 124#L239_accept_S4true [863] L239_accept_S4-->L240_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 135#L240_accept_S4true [874] L240_accept_S4-->L241_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 280#L241_accept_S4true [1017] L241_accept_S4-->L242_accept_S4: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 331#L242_accept_S4true [1066] L242_accept_S4-->L243_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 213#L243_accept_S4true [946] L243_accept_S4-->L244_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 199#L244_accept_S4true [933] L244_accept_S4-->L245_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 338#L245_accept_S4true [1071] L245_accept_S4-->L246_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 54#L246_accept_S4true [788] L246_accept_S4-->L247_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 16#L247_accept_S4true [747] L247_accept_S4-->L248_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 26#L248_accept_S4true [758] L248_accept_S4-->L249_accept_S4: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 73#L249_accept_S4true [806] L249_accept_S4-->L250_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 141#L250_accept_S4true [880] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 342#L251_accept_S4true [1075] L251_accept_S4-->L252_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 36#L252_accept_S4true [769] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 368#L253_accept_S4true [1100] L253_accept_S4-->L254_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 190#L254_accept_S4true [924] L254_accept_S4-->L255_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 297#L255_accept_S4true [1034] L255_accept_S4-->L256_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 164#L256_accept_S4true [901] L256_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 12#havocProcedureFINAL_accept_S4true [744] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 196#havocProcedureEXIT_accept_S4true >[1192] havocProcedureEXIT_accept_S4-->L333-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 370#L333-D44true [1102] L333-D44-->L333_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 371#L333_accept_S4true [1103] L333_accept_S4-->L333_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 277#L333_accept_S4-D18true [1014] L333_accept_S4-D18-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 109#_parser_packetParserENTRY_accept_S4true [846] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 337#_parser_packetParserENTRY_accept_S4-D40true [1070] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 266#startENTRY_accept_S4true [1003] startENTRY_accept_S4-->L426_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 274#L426_accept_S4true [1012] L426_accept_S4-->L426-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 254#L426-1_accept_S4true [992] L426-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 133#startEXIT_accept_S4true >[1170] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 260#_parser_packetParserFINAL-D56true [996] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14#_parser_packetParserFINAL_accept_S4true [746] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 228#_parser_packetParserEXIT_accept_S4true >[1191] _parser_packetParserEXIT_accept_S4-->L334-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 281#L334-D48true [1018] L334-D48-->L334_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 122#L334_accept_S4true [861] L334_accept_S4-->L334_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 80#L334_accept_S4-D28true [815] L334_accept_S4-D28-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10#verifyChecksumFINAL_accept_S4true [742] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 315#verifyChecksumEXIT_accept_S4true >[1183] verifyChecksumEXIT_accept_S4-->L335-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 152#L335-D50true [890] L335-D50-->L335_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 347#L335_accept_S4true [1080] L335_accept_S4-->L335_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 348#L335_accept_S4-D26true [1081] L335_accept_S4-D26-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 111#ingressENTRY_accept_S4true [849] ingressENTRY_accept_S4-->L264_accept_S4: Formula: (= v_hdr.ethernet.etherType_16 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 253#L264_accept_S4true [990] L264_accept_S4-->L265_accept_S4: Formula: (= 16 v_standard_metadata.ingress_port_23)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 90#L265_accept_S4true [823] L265_accept_S4-->L297_accept_S4: Formula: (= v_standard_metadata.mcast_grp_17 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_17}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 226#L297_accept_S4true [961] L297_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 275#ingressEXIT_accept_S4true >[1175] ingressEXIT_accept_S4-->L336-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5#L336-D82true [737] L336-D82-->L336_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 258#L336_accept_S4true [995] L336_accept_S4-->L336_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 344#L336_accept_S4-D24true [1077] L336_accept_S4-D24-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 367#egressFINAL_accept_S4true [1099] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 387#egressEXIT_accept_S4true >[1188] egressEXIT_accept_S4-->L337-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 301#L337-D68true [1038] L337-D68-->L337_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 176#L337_accept_S4true [911] L337_accept_S4-->L337_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 165#L337_accept_S4-D2true [902] L337_accept_S4-D2-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 324#createChecksumFINAL_accept_S4true [1059] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 358#createChecksumEXIT_accept_S4true >[1154] createChecksumEXIT_accept_S4-->L338-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 112#L338-D58true [851] L338-D58-->L338_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 77#L338_accept_S4true [812] L338_accept_S4-->L339-1_accept_S4: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 61#L339-1_accept_S4true [796] L339-1_accept_S4-->L343_accept_S4: Formula: (= v__p4ltl_1_10 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_15 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{_p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[_p4ltl_1] 171#L343_accept_S4true [907] L343_accept_S4-->L344_accept_S4: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 98#L344_accept_S4true [831] L344_accept_S4-->L345_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_33 v_meta.secondary_25))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[_p4ltl_2] 220#L345_accept_S4true [955] L345_accept_S4-->L346_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 320#L346_accept_S4true [1056] L346_accept_S4-->L347_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_9 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 316#L347_accept_S4true [1052] L347_accept_S4-->L348_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 386#L348_accept_S4true [1118] L348_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 311#mainFINAL_accept_S4true [1048] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 335#mainEXIT_accept_S4true >[1127] mainEXIT_accept_S4-->L354-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 131#L354-1-D70true [871] L354-1-D70-->L354-1_accept_S4: Formula: (and v__p4ltl_6_8 v__p4ltl_5_8)  InVars {_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  OutVars{_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[] 30#L354-1_accept_S4true 
[2023-01-16 04:14:40,212 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:40,212 INFO  L85        PathProgramCache]: Analyzing trace with hash -30608996, now seen corresponding path program 1 times
[2023-01-16 04:14:40,227 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:40,227 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [723469349]
[2023-01-16 04:14:40,228 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:40,228 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:40,298 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,468 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:40,487 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,559 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:40,565 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,589 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:40,594 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,613 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:40,618 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,630 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:40,632 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,651 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:40,656 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,672 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 80
[2023-01-16 04:14:40,675 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,678 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 85
[2023-01-16 04:14:40,680 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:40,687 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:40,689 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:40,690 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [723469349]
[2023-01-16 04:14:40,692 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [723469349] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:40,692 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:40,692 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 04:14:40,694 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1430936986]
[2023-01-16 04:14:40,695 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:40,702 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:40,703 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:40,749 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 04:14:40,750 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-01-16 04:14:40,752 INFO  L87              Difference]: Start difference. First operand  has 391 states, 310 states have (on average 1.1) internal successors, (341), 310 states have internal predecessors, (341), 41 states have call successors, (41), 41 states have call predecessors, (41), 40 states have return successors, (80), 40 states have call predecessors, (80), 40 states have call successors, (80) Second operand  has 9 states, 9 states have (on average 9.666666666666666) internal successors, (87), 4 states have internal predecessors, (87), 3 states have call successors, (9), 6 states have call predecessors, (9), 4 states have return successors, (8), 3 states have call predecessors, (8), 3 states have call successors, (8)
[2023-01-16 04:14:42,535 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:42,536 INFO  L93              Difference]: Finished difference Result 562 states and 603 transitions.
[2023-01-16 04:14:42,539 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. 
[2023-01-16 04:14:42,545 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 562 states and 603 transitions.
[2023-01-16 04:14:42,553 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:14:42,566 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 562 states to 562 states and 603 transitions.
[2023-01-16 04:14:42,567 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 267
[2023-01-16 04:14:42,567 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 267
[2023-01-16 04:14:42,568 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 562 states and 603 transitions.
[2023-01-16 04:14:42,570 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:42,571 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 562 states and 603 transitions.
[2023-01-16 04:14:42,590 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 562 states and 603 transitions.
[2023-01-16 04:14:42,613 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 562 to 423.
[2023-01-16 04:14:42,615 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 423 states, 330 states have (on average 1.087878787878788) internal successors, (359), 332 states have internal predecessors, (359), 45 states have call successors, (45), 45 states have call predecessors, (45), 48 states have return successors, (48), 46 states have call predecessors, (48), 44 states have call successors, (48)
[2023-01-16 04:14:42,616 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 423 states to 423 states and 452 transitions.
[2023-01-16 04:14:42,617 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 423 states and 452 transitions.
[2023-01-16 04:14:42,618 INFO  L399   stractBuchiCegarLoop]: Abstraction has 423 states and 452 transitions.
[2023-01-16 04:14:42,618 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-01-16 04:14:42,618 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 423 states and 452 transitions.
[2023-01-16 04:14:42,620 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:42,620 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:42,620 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:42,621 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:42,621 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:42,623 INFO  L752   eck$LassoCheckResult]: Stem: 1240#ULTIMATE.startENTRY_NONWA [826] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1239#L354-1_T0_init [759] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1241#L354_T0_init [988] L354_T0_init-->L354_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1526#L354_T0_init-D29 [1114] L354_T0_init-D29-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1212#mainENTRY_T0_init [1110] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1322#mainENTRY_T0_init-D3 [804] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1323#havocProcedureENTRY_T0_init [948] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 1501#L209_T0_init [956] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 1505#L210_T0_init [1041] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_30 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 1429#L211_T0_init [887] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 1430#L212_T0_init [926] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 1479#L213_T0_init [1036] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 1465#L214_T0_init [916] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1466#L215_T0_init [1072] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1382#L216_T0_init [852] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1383#L217_T0_init [1037] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1480#L218_T0_init [927] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1481#L219_T0_init [931] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1485#L220_T0_init [1119] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1495#L221_T0_init [937] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1247#L222_T0_init [765] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1234#L223_T0_init [756] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1235#L224_T0_init [1049] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 1308#L225_T0_init [797] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1230#L226_T0_init [754] L226_T0_init-->L227_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 1231#L227_T0_init [980] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 1405#L228_T0_init [869] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 1406#L229_T0_init [1023] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1221#L230_T0_init [749] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_25) (<= v_hdr.ethernet.etherType_25 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 1222#L231_T0_init [774] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 1267#L232_T0_init [830] L232_T0_init-->L233_T0_init: Formula: (= (store v_emit_16 v_hdr.topology_3 false) v_emit_15)  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 1358#L233_T0_init [1094] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1309#L234_T0_init [798] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 1293#L235_T0_init [792] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 1294#L236_T0_init [1085] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.port_14) (<= v_hdr.topology.port_14 65536))  InVars {hdr.topology.port=v_hdr.topology.port_14}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[] 1470#L237_T0_init [921] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1419#L238_T0_init [879] L238_T0_init-->L239_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 1420#L239_T0_init [1031] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 1461#L240_T0_init [912] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 1254#L241_T0_init [767] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 1255#L242_T0_init [1078] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 1573#L243_T0_init [1095] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 1512#L244_T0_init [963] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 1513#L245_T0_init [1084] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 1510#L246_T0_init [962] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 1392#L247_T0_init [859] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 1393#L248_T0_init [1054] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 1565#L249_T0_init [1113] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 1449#L250_T0_init [903] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 1450#L251_T0_init [971] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 1493#L252_T0_init [936] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 1494#L253_T0_init [951] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 1471#L254_T0_init [922] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 1211#L255_T0_init [745] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 1213#L256_T0_init [923] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 1472#havocProcedureFINAL_T0_init [1079] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1432#havocProcedureEXIT_T0_init >[1196] havocProcedureEXIT_T0_init-->L333-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1433#L333-D43 [967] L333-D43-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1301#L333_T0_init [1045] L333_T0_init-->L333_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1387#L333_T0_init-D17 [856] L333_T0_init-D17-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1265#_parser_packetParserENTRY_T0_init [822] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1284#_parser_packetParserENTRY_T0_init-D39 [784] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1285#startENTRY_T0_init [905] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1451#L426_T0_init [973] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 1372#L426-1_T0_init [843] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1373#startEXIT_T0_init >[1167] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1456#_parser_packetParserFINAL-D55 [940] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1300#_parser_packetParserFINAL_T0_init [795] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1302#_parser_packetParserEXIT_T0_init >[1147] _parser_packetParserEXIT_T0_init-->L334-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1492#L334-D47 [1108] L334-D47-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1195#L334_T0_init [888] L334_T0_init-->L334_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1194#L334_T0_init-D27 [740] L334_T0_init-D27-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1196#verifyChecksumFINAL_T0_init [807] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1326#verifyChecksumEXIT_T0_init >[1126] verifyChecksumEXIT_T0_init-->L335-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1334#L335-D49 [915] L335-D49-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1298#L335_T0_init [866] L335_T0_init-->L335_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1587#L335_T0_init-D25 [941] L335_T0_init-D25-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1586#ingressENTRY_T0_init [790] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 1417#L275_T0_init [878] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 1418#L276_T0_init [1107] L276_T0_init-->L276-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 1559#L276-2_T0_init [1074] L276-2_T0_init-->L297_T0_init: Formula: (not (= v_meta.accepted_17 1))  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 1336#L297_T0_init [897] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1599#ingressEXIT_T0_init >[1204] ingressEXIT_T0_init-->L336-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1457#L336-D81 [909] L336-D81-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1215#L336_T0_init [777] L336_T0_init-->L336_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1219#L336_T0_init-D23 [748] L336_T0_init-D23-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1220#egressFINAL_T0_init [983] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1214#egressEXIT_T0_init >[1140] egressEXIT_T0_init-->L337-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1216#L337-D67 [999] L337-D67-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1320#L337_T0_init [918] L337_T0_init-->L337_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1467#L337_T0_init-D1 [1101] L337_T0_init-D1-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1443#createChecksumFINAL_T0_init [899] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1319#createChecksumEXIT_T0_init >[1150] createChecksumEXIT_T0_init-->L338-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1321#L338-D57 [870] L338-D57-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1354#L338_T0_init [828] L338_T0_init-->L339-1_T0_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 1356#L339-1_T0_init [1124] L339-1_T0_init-->L343_T0_init: Formula: (= v__p4ltl_1_8 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_14 281474976710656) (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656))) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{_p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[_p4ltl_1] 1497#L343_T0_init [942] L343_T0_init-->L344_T0_init: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_13))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 1428#L344_T0_init [886] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_32 v_meta.secondary_24))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[_p4ltl_2] 1364#L345_T0_init [834] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 1365#L346_T0_init [835] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_12 v_meta.period_29))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 1366#L347_T0_init [998] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_23))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_23}  OutVars{meta.secondary=v_meta.secondary_23, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 1533#L348_T0_init [1083] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 1486#mainFINAL_T0_init [932] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1487#mainEXIT_T0_init >[1143] mainEXIT_T0_init-->L354-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1367#L354-1-D69 [838] L354-1-D69-->L354-1_accept_S4: Formula: (and v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 v__p4ltl_6_10 v__p4ltl_5_10 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 1246#L354-1_accept_S4 
[2023-01-16 04:14:42,624 INFO  L754   eck$LassoCheckResult]: Loop: 1246#L354-1_accept_S4 [763] L354-1_accept_S4-->L354_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1185#L354_accept_S4 [771] L354_accept_S4-->L354_accept_S4-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1263#L354_accept_S4-D30 [800] L354_accept_S4-D30-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1206#mainENTRY_accept_S4 [877] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1242#mainENTRY_accept_S4-D4 [761] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1243#havocProcedureENTRY_accept_S4 [1120] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 1422#L209_accept_S4 [881] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 1390#L210_accept_S4 [858] L210_accept_S4-->L211_accept_S4: Formula: (= v_standard_metadata.ingress_port_31 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 1391#L211_accept_S4 [1007] L211_accept_S4-->L212_accept_S4: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 1517#L212_accept_S4 [970] L212_accept_S4-->L213_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 1518#L213_accept_S4 [1002] L213_accept_S4-->L214_accept_S4: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 1535#L214_accept_S4 [1123] L214_accept_S4-->L215_accept_S4: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1315#L215_accept_S4 [802] L215_accept_S4-->L216_accept_S4: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1316#L216_accept_S4 [855] L216_accept_S4-->L217_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1386#L217_accept_S4 [882] L217_accept_S4-->L218_accept_S4: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1423#L218_accept_S4 [904] L218_accept_S4-->L219_accept_S4: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1361#L219_accept_S4 [832] L219_accept_S4-->L220_accept_S4: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1362#L220_accept_S4 [896] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1439#L221_accept_S4 [994] L221_accept_S4-->L222_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1286#L222_accept_S4 [785] L222_accept_S4-->L223_accept_S4: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1223#L223_accept_S4 [750] L223_accept_S4-->L224_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1224#L224_accept_S4 [900] L224_accept_S4-->L225_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 1444#L225_accept_S4 [1088] L225_accept_S4-->L226_accept_S4: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1388#L226_accept_S4 [857] L226_accept_S4-->L227_accept_S4: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ethernet_2 false))  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 1389#L227_accept_S4 [974] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 1244#L228_accept_S4 [762] L228_accept_S4-->L229_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 1245#L229_accept_S4 [1062] L229_accept_S4-->L230_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1508#L230_accept_S4 [960] L230_accept_S4-->L231_accept_S4: Formula: (and (<= v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 1287#L231_accept_S4 [786] L231_accept_S4-->L232_accept_S4: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 1288#L232_accept_S4 [793] L232_accept_S4-->L233_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 1299#L233_accept_S4 [1004] L233_accept_S4-->L234_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1514#L234_accept_S4 [964] L234_accept_S4-->L235_accept_S4: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 1499#L235_accept_S4 [945] L235_accept_S4-->L236_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 1274#L236_accept_S4 [780] L236_accept_S4-->L237_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 1275#L237_accept_S4 [783] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1232#L238_accept_S4 [755] L238_accept_S4-->L239_accept_S4: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 1233#L239_accept_S4 [863] L239_accept_S4-->L240_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 1402#L240_accept_S4 [874] L240_accept_S4-->L241_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 1414#L241_accept_S4 [1017] L241_accept_S4-->L242_accept_S4: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 1547#L242_accept_S4 [1066] L242_accept_S4-->L243_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 1500#L243_accept_S4 [946] L243_accept_S4-->L244_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 1488#L244_accept_S4 [933] L244_accept_S4-->L245_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 1489#L245_accept_S4 [1071] L245_accept_S4-->L246_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 1292#L246_accept_S4 [788] L246_accept_S4-->L247_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 1217#L247_accept_S4 [747] L247_accept_S4-->L248_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 1218#L248_accept_S4 [758] L248_accept_S4-->L249_accept_S4: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 1238#L249_accept_S4 [806] L249_accept_S4-->L250_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 1325#L250_accept_S4 [880] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 1421#L251_accept_S4 [1075] L251_accept_S4-->L252_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 1261#L252_accept_S4 [769] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 1262#L253_accept_S4 [1100] L253_accept_S4-->L254_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 1476#L254_accept_S4 [924] L254_accept_S4-->L255_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 1477#L255_accept_S4 [1034] L255_accept_S4-->L256_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 1445#L256_accept_S4 [901] L256_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 1205#havocProcedureFINAL_accept_S4 [744] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1207#havocProcedureEXIT_accept_S4 >[1192] havocProcedureEXIT_accept_S4-->L333-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1484#L333-D44 [1102] L333-D44-->L333_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1209#L333_accept_S4 [1103] L333_accept_S4-->L333_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1544#L333_accept_S4-D18 [1014] L333_accept_S4-D18-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1376#_parser_packetParserENTRY_accept_S4 [846] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1377#_parser_packetParserENTRY_accept_S4-D40 [1070] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1536#startENTRY_accept_S4 [1003] startENTRY_accept_S4-->L426_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1537#L426_accept_S4 [1012] L426_accept_S4-->L426-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 1541#L426-1_accept_S4 [992] L426-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1585#startEXIT_accept_S4 >[1170] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1584#_parser_packetParserFINAL-D56 [996] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1583#_parser_packetParserFINAL_accept_S4 [746] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1582#_parser_packetParserEXIT_accept_S4 >[1191] _parser_packetParserEXIT_accept_S4-->L334-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1581#L334-D48 [1018] L334-D48-->L334_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1200#L334_accept_S4 [861] L334_accept_S4-->L334_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1333#L334_accept_S4-D28 [815] L334_accept_S4-D28-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1199#verifyChecksumFINAL_accept_S4 [742] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1201#verifyChecksumEXIT_accept_S4 >[1183] verifyChecksumEXIT_accept_S4-->L335-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1580#L335-D50 [890] L335-D50-->L335_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1179#L335_accept_S4 [1080] L335_accept_S4-->L335_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1579#L335_accept_S4-D26 [1081] L335_accept_S4-D26-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1578#ingressENTRY_accept_S4 [850] ingressENTRY_accept_S4-->L275_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 1178#L275_accept_S4 [734] L275_accept_S4-->L276_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 1180#L276_accept_S4 [753] L276_accept_S4-->L276-2_accept_S4: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 1226#L276-2_accept_S4 [929] L276-2_accept_S4-->L297_accept_S4: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 1482#L297_accept_S4 [961] L297_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1600#ingressEXIT_accept_S4 >[1175] ingressEXIT_accept_S4-->L336-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1184#L336-D82 [737] L336-D82-->L336_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1186#L336_accept_S4 [995] L336_accept_S4-->L336_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1531#L336_accept_S4-D24 [1077] L336_accept_S4-D24-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1572#egressFINAL_accept_S4 [1099] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1577#egressEXIT_accept_S4 >[1188] egressEXIT_accept_S4-->L337-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1552#L337-D68 [1038] L337-D68-->L337_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1447#L337_accept_S4 [911] L337_accept_S4-->L337_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1446#L337_accept_S4-D2 [902] L337_accept_S4-D2-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1448#createChecksumFINAL_accept_S4 [1059] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1566#createChecksumEXIT_accept_S4 >[1154] createChecksumEXIT_accept_S4-->L338-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1381#L338-D58 [851] L338-D58-->L338_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1330#L338_accept_S4 [812] L338_accept_S4-->L339-1_accept_S4: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 1303#L339-1_accept_S4 [796] L339-1_accept_S4-->L343_accept_S4: Formula: (= v__p4ltl_1_10 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_15 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{_p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[_p4ltl_1] 1304#L343_accept_S4 [907] L343_accept_S4-->L344_accept_S4: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 1359#L344_accept_S4 [831] L344_accept_S4-->L345_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_33 v_meta.secondary_25))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[_p4ltl_2] 1360#L345_accept_S4 [955] L345_accept_S4-->L346_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 1504#L346_accept_S4 [1056] L346_accept_S4-->L347_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_9 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 1563#L347_accept_S4 [1052] L347_accept_S4-->L348_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 1564#L348_accept_S4 [1118] L348_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 1560#mainFINAL_accept_S4 [1048] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1561#mainEXIT_accept_S4 >[1127] mainEXIT_accept_S4-->L354-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1407#L354-1-D70 [871] L354-1-D70-->L354-1_accept_S4: Formula: (and v__p4ltl_6_8 v__p4ltl_5_8)  InVars {_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  OutVars{_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[] 1246#L354-1_accept_S4 
[2023-01-16 04:14:42,625 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:42,625 INFO  L85        PathProgramCache]: Analyzing trace with hash -672352338, now seen corresponding path program 1 times
[2023-01-16 04:14:42,625 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:42,625 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1550554750]
[2023-01-16 04:14:42,625 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:42,626 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:42,644 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,688 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:42,701 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,734 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:42,738 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,750 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:42,752 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,759 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:42,761 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,762 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:42,763 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,769 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:42,770 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,774 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 81
[2023-01-16 04:14:42,775 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,776 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 86
[2023-01-16 04:14:42,776 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:42,777 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:42,777 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:42,777 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1550554750]
[2023-01-16 04:14:42,777 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1550554750] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:42,778 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:42,778 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-01-16 04:14:42,778 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [208534784]
[2023-01-16 04:14:42,778 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:42,779 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:42,779 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:42,779 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-01-16 04:14:42,779 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-01-16 04:14:42,780 INFO  L87              Difference]: Start difference. First operand 423 states and 452 transitions. cyclomatic complexity: 31 Second operand  has 8 states, 8 states have (on average 11.0) internal successors, (88), 3 states have internal predecessors, (88), 2 states have call successors, (9), 6 states have call predecessors, (9), 2 states have return successors, (8), 2 states have call predecessors, (8), 2 states have call successors, (8)
[2023-01-16 04:14:43,658 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:43,658 INFO  L93              Difference]: Finished difference Result 581 states and 621 transitions.
[2023-01-16 04:14:43,659 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-01-16 04:14:43,659 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 581 states and 621 transitions.
[2023-01-16 04:14:43,663 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:14:43,666 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 581 states to 581 states and 621 transitions.
[2023-01-16 04:14:43,666 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 289
[2023-01-16 04:14:43,667 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 289
[2023-01-16 04:14:43,667 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 581 states and 621 transitions.
[2023-01-16 04:14:43,668 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:43,668 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 581 states and 621 transitions.
[2023-01-16 04:14:43,669 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 581 states and 621 transitions.
[2023-01-16 04:14:43,680 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 581 to 425.
[2023-01-16 04:14:43,681 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 425 states, 332 states have (on average 1.0873493975903614) internal successors, (361), 334 states have internal predecessors, (361), 45 states have call successors, (45), 45 states have call predecessors, (45), 48 states have return successors, (48), 46 states have call predecessors, (48), 44 states have call successors, (48)
[2023-01-16 04:14:43,682 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 425 states to 425 states and 454 transitions.
[2023-01-16 04:14:43,682 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 425 states and 454 transitions.
[2023-01-16 04:14:43,682 INFO  L399   stractBuchiCegarLoop]: Abstraction has 425 states and 454 transitions.
[2023-01-16 04:14:43,682 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-01-16 04:14:43,682 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 425 states and 454 transitions.
[2023-01-16 04:14:43,684 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:43,684 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:43,684 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:43,685 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:43,685 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:43,688 INFO  L752   eck$LassoCheckResult]: Stem: 2453#ULTIMATE.startENTRY_NONWA [826] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2452#L354-1_T0_init [759] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2454#L354_T0_init [988] L354_T0_init-->L354_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2736#L354_T0_init-D29 [1114] L354_T0_init-D29-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2425#mainENTRY_T0_init [1110] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2535#mainENTRY_T0_init-D3 [804] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2536#havocProcedureENTRY_T0_init [948] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 2710#L209_T0_init [956] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 2714#L210_T0_init [1041] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_30 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2639#L211_T0_init [887] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2640#L212_T0_init [926] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2689#L213_T0_init [1036] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2675#L214_T0_init [916] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2676#L215_T0_init [1072] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2595#L216_T0_init [852] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2596#L217_T0_init [1037] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2690#L218_T0_init [927] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2691#L219_T0_init [931] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2694#L220_T0_init [1119] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2704#L221_T0_init [937] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2460#L222_T0_init [765] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2447#L223_T0_init [756] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2448#L224_T0_init [1049] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 2521#L225_T0_init [797] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2443#L226_T0_init [754] L226_T0_init-->L227_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 2444#L227_T0_init [980] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2615#L228_T0_init [869] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2616#L229_T0_init [1023] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2434#L230_T0_init [749] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_25) (<= v_hdr.ethernet.etherType_25 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 2435#L231_T0_init [774] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 2480#L232_T0_init [830] L232_T0_init-->L233_T0_init: Formula: (= (store v_emit_16 v_hdr.topology_3 false) v_emit_15)  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 2571#L233_T0_init [1094] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2522#L234_T0_init [798] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 2506#L235_T0_init [792] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 2507#L236_T0_init [1085] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.port_14) (<= v_hdr.topology.port_14 65536))  InVars {hdr.topology.port=v_hdr.topology.port_14}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[] 2680#L237_T0_init [921] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2629#L238_T0_init [879] L238_T0_init-->L239_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 2630#L239_T0_init [1031] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 2671#L240_T0_init [912] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 2467#L241_T0_init [767] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2468#L242_T0_init [1078] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2785#L243_T0_init [1095] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2721#L244_T0_init [963] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2722#L245_T0_init [1084] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2719#L246_T0_init [962] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2605#L247_T0_init [859] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2606#L248_T0_init [1054] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 2775#L249_T0_init [1113] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 2659#L250_T0_init [903] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2660#L251_T0_init [971] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2702#L252_T0_init [936] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2703#L253_T0_init [951] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2681#L254_T0_init [922] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2424#L255_T0_init [745] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2426#L256_T0_init [923] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2682#havocProcedureFINAL_T0_init [1079] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2642#havocProcedureEXIT_T0_init >[1196] havocProcedureEXIT_T0_init-->L333-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2643#L333-D43 [967] L333-D43-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2514#L333_T0_init [1045] L333_T0_init-->L333_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2600#L333_T0_init-D17 [856] L333_T0_init-D17-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2478#_parser_packetParserENTRY_T0_init [822] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2500#_parser_packetParserENTRY_T0_init-D39 [784] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2501#startENTRY_T0_init [905] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2661#L426_T0_init [973] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 2728#L426-1_T0_init [843] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2802#startEXIT_T0_init >[1167] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2801#_parser_packetParserFINAL-D55 [940] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2800#_parser_packetParserFINAL_T0_init [795] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2799#_parser_packetParserEXIT_T0_init >[1147] _parser_packetParserEXIT_T0_init-->L334-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2798#L334-D47 [1108] L334-D47-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2795#L334_T0_init [888] L334_T0_init-->L334_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2796#L334_T0_init-D27 [740] L334_T0_init-D27-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2797#verifyChecksumFINAL_T0_init [807] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2794#verifyChecksumEXIT_T0_init >[1126] verifyChecksumEXIT_T0_init-->L335-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2793#L335-D49 [915] L335-D49-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2511#L335_T0_init [866] L335_T0_init-->L335_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2792#L335_T0_init-D25 [941] L335_T0_init-D25-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2791#ingressENTRY_T0_init [790] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 2627#L275_T0_init [878] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 2628#L276_T0_init [1107] L276_T0_init-->L276-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 2783#L276-2_T0_init [1073] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 2401#L298_T0_init [791] L298_T0_init-->L298_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2410#L298_T0_init-D15 [741] L298_T0_init-D15-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2411#l2_c_l2_forwarding.applyENTRY_T0_init [1122] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_15))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 2788#L326_T0_init [1092] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_17 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 2400#L326-1_T0_init [736] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2402#l2_c_l2_forwarding.applyEXIT_T0_init >[1168] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2548#L297-D73 [816] L297-D73-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2549#L297_T0_init [897] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2814#ingressEXIT_T0_init >[1204] ingressEXIT_T0_init-->L336-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2667#L336-D81 [909] L336-D81-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2428#L336_T0_init [777] L336_T0_init-->L336_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2432#L336_T0_init-D23 [748] L336_T0_init-D23-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2433#egressFINAL_T0_init [983] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2427#egressEXIT_T0_init >[1140] egressEXIT_T0_init-->L337-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2429#L337-D67 [999] L337-D67-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2533#L337_T0_init [918] L337_T0_init-->L337_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2677#L337_T0_init-D1 [1101] L337_T0_init-D1-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2653#createChecksumFINAL_T0_init [899] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2532#createChecksumEXIT_T0_init >[1150] createChecksumEXIT_T0_init-->L338-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2534#L338-D57 [870] L338-D57-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2567#L338_T0_init [828] L338_T0_init-->L339-1_T0_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 2569#L339-1_T0_init [1124] L339-1_T0_init-->L343_T0_init: Formula: (= v__p4ltl_1_8 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_14 281474976710656) (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656))) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{_p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[_p4ltl_1] 2706#L343_T0_init [942] L343_T0_init-->L344_T0_init: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_13))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 2638#L344_T0_init [886] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_32 v_meta.secondary_24))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[_p4ltl_2] 2577#L345_T0_init [834] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 2578#L346_T0_init [835] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_12 v_meta.period_29))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 2579#L347_T0_init [998] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_23))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_23}  OutVars{meta.secondary=v_meta.secondary_23, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 2744#L348_T0_init [1083] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 2695#mainFINAL_T0_init [932] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2696#mainEXIT_T0_init >[1143] mainEXIT_T0_init-->L354-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2580#L354-1-D69 [838] L354-1-D69-->L354-1_accept_S4: Formula: (and v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 v__p4ltl_6_10 v__p4ltl_5_10 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 2459#L354-1_accept_S4 
[2023-01-16 04:14:43,689 INFO  L754   eck$LassoCheckResult]: Loop: 2459#L354-1_accept_S4 [763] L354-1_accept_S4-->L354_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2398#L354_accept_S4 [771] L354_accept_S4-->L354_accept_S4-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2476#L354_accept_S4-D30 [800] L354_accept_S4-D30-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2419#mainENTRY_accept_S4 [877] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2455#mainENTRY_accept_S4-D4 [761] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2456#havocProcedureENTRY_accept_S4 [1120] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 2632#L209_accept_S4 [881] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 2603#L210_accept_S4 [858] L210_accept_S4-->L211_accept_S4: Formula: (= v_standard_metadata.ingress_port_31 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2604#L211_accept_S4 [1007] L211_accept_S4-->L212_accept_S4: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2726#L212_accept_S4 [970] L212_accept_S4-->L213_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2727#L213_accept_S4 [1002] L213_accept_S4-->L214_accept_S4: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2746#L214_accept_S4 [1123] L214_accept_S4-->L215_accept_S4: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2528#L215_accept_S4 [802] L215_accept_S4-->L216_accept_S4: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2529#L216_accept_S4 [855] L216_accept_S4-->L217_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2599#L217_accept_S4 [882] L217_accept_S4-->L218_accept_S4: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2633#L218_accept_S4 [904] L218_accept_S4-->L219_accept_S4: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2574#L219_accept_S4 [832] L219_accept_S4-->L220_accept_S4: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2575#L220_accept_S4 [896] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2649#L221_accept_S4 [994] L221_accept_S4-->L222_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2497#L222_accept_S4 [785] L222_accept_S4-->L223_accept_S4: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2436#L223_accept_S4 [750] L223_accept_S4-->L224_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2437#L224_accept_S4 [900] L224_accept_S4-->L225_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 2654#L225_accept_S4 [1088] L225_accept_S4-->L226_accept_S4: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2601#L226_accept_S4 [857] L226_accept_S4-->L227_accept_S4: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ethernet_2 false))  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 2602#L227_accept_S4 [974] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2457#L228_accept_S4 [762] L228_accept_S4-->L229_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2458#L229_accept_S4 [1062] L229_accept_S4-->L230_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2717#L230_accept_S4 [960] L230_accept_S4-->L231_accept_S4: Formula: (and (<= v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 2498#L231_accept_S4 [786] L231_accept_S4-->L232_accept_S4: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 2499#L232_accept_S4 [793] L232_accept_S4-->L233_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 2512#L233_accept_S4 [1004] L233_accept_S4-->L234_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2723#L234_accept_S4 [964] L234_accept_S4-->L235_accept_S4: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 2708#L235_accept_S4 [945] L235_accept_S4-->L236_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 2487#L236_accept_S4 [780] L236_accept_S4-->L237_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 2488#L237_accept_S4 [783] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2445#L238_accept_S4 [755] L238_accept_S4-->L239_accept_S4: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 2446#L239_accept_S4 [863] L239_accept_S4-->L240_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 2610#L240_accept_S4 [874] L240_accept_S4-->L241_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 2622#L241_accept_S4 [1017] L241_accept_S4-->L242_accept_S4: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2758#L242_accept_S4 [1066] L242_accept_S4-->L243_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2709#L243_accept_S4 [946] L243_accept_S4-->L244_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2697#L244_accept_S4 [933] L244_accept_S4-->L245_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2698#L245_accept_S4 [1071] L245_accept_S4-->L246_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2505#L246_accept_S4 [788] L246_accept_S4-->L247_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2430#L247_accept_S4 [747] L247_accept_S4-->L248_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2431#L248_accept_S4 [758] L248_accept_S4-->L249_accept_S4: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 2451#L249_accept_S4 [806] L249_accept_S4-->L250_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 2538#L250_accept_S4 [880] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2631#L251_accept_S4 [1075] L251_accept_S4-->L252_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2471#L252_accept_S4 [769] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2472#L253_accept_S4 [1100] L253_accept_S4-->L254_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2683#L254_accept_S4 [924] L254_accept_S4-->L255_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2684#L255_accept_S4 [1034] L255_accept_S4-->L256_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2655#L256_accept_S4 [901] L256_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2418#havocProcedureFINAL_accept_S4 [744] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2420#havocProcedureEXIT_accept_S4 >[1192] havocProcedureEXIT_accept_S4-->L333-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2693#L333-D44 [1102] L333-D44-->L333_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2422#L333_accept_S4 [1103] L333_accept_S4-->L333_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2755#L333_accept_S4-D18 [1014] L333_accept_S4-D18-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2589#_parser_packetParserENTRY_accept_S4 [846] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2590#_parser_packetParserENTRY_accept_S4-D40 [1070] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2747#startENTRY_accept_S4 [1003] startENTRY_accept_S4-->L426_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2748#L426_accept_S4 [1012] L426_accept_S4-->L426-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 2752#L426-1_accept_S4 [992] L426-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2813#startEXIT_accept_S4 >[1170] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2812#_parser_packetParserFINAL-D56 [996] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2811#_parser_packetParserFINAL_accept_S4 [746] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2809#_parser_packetParserEXIT_accept_S4 >[1191] _parser_packetParserEXIT_accept_S4-->L334-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2808#L334-D48 [1018] L334-D48-->L334_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2806#L334_accept_S4 [861] L334_accept_S4-->L334_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2807#L334_accept_S4-D28 [815] L334_accept_S4-D28-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2810#verifyChecksumFINAL_accept_S4 [742] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2805#verifyChecksumEXIT_accept_S4 >[1183] verifyChecksumEXIT_accept_S4-->L335-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2804#L335-D50 [890] L335-D50-->L335_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2392#L335_accept_S4 [1080] L335_accept_S4-->L335_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2803#L335_accept_S4-D26 [1081] L335_accept_S4-D26-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2790#ingressENTRY_accept_S4 [850] ingressENTRY_accept_S4-->L275_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2391#L275_accept_S4 [734] L275_accept_S4-->L276_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 2393#L276_accept_S4 [753] L276_accept_S4-->L276-2_accept_S4: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 2439#L276-2_accept_S4 [928] L276-2_accept_S4-->L298_accept_S4: Formula: (= v_meta.accepted_21 1)  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 2416#L298_accept_S4 [938] L298_accept_S4-->L298_accept_S4-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2664#L298_accept_S4-D16 [908] L298_accept_S4-D16-->l2_c_l2_forwarding.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2665#l2_c_l2_forwarding.applyENTRY_accept_S4 [1105] l2_c_l2_forwarding.applyENTRY_accept_S4-->L326_accept_S4: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_19))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  AuxVars[]  AssignedVars[] 2778#L326_accept_S4 [1065] L326_accept_S4-->L326-1_accept_S4: Formula: (not (= v_l2_c_l2_forwarding.action_run_21 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  AuxVars[]  AssignedVars[] 2608#L326-1_accept_S4 [862] L326-1_accept_S4-->l2_c_l2_forwarding.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2609#l2_c_l2_forwarding.applyEXIT_accept_S4 >[1159] l2_c_l2_forwarding.applyEXIT_accept_S4-->L297-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2737#L297-D74 [989] L297-D74-->L297_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2738#L297_accept_S4 [961] L297_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2815#ingressEXIT_accept_S4 >[1175] ingressEXIT_accept_S4-->L336-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2397#L336-D82 [737] L336-D82-->L336_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2399#L336_accept_S4 [995] L336_accept_S4-->L336_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2742#L336_accept_S4-D24 [1077] L336_accept_S4-D24-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2784#egressFINAL_accept_S4 [1099] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2789#egressEXIT_accept_S4 >[1188] egressEXIT_accept_S4-->L337-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2763#L337-D68 [1038] L337-D68-->L337_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2657#L337_accept_S4 [911] L337_accept_S4-->L337_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2656#L337_accept_S4-D2 [902] L337_accept_S4-D2-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2658#createChecksumFINAL_accept_S4 [1059] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2776#createChecksumEXIT_accept_S4 >[1154] createChecksumEXIT_accept_S4-->L338-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2594#L338-D58 [851] L338-D58-->L338_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2543#L338_accept_S4 [812] L338_accept_S4-->L339-1_accept_S4: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 2516#L339-1_accept_S4 [796] L339-1_accept_S4-->L343_accept_S4: Formula: (= v__p4ltl_1_10 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_15 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{_p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[_p4ltl_1] 2517#L343_accept_S4 [907] L343_accept_S4-->L344_accept_S4: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 2572#L344_accept_S4 [831] L344_accept_S4-->L345_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_33 v_meta.secondary_25))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[_p4ltl_2] 2573#L345_accept_S4 [955] L345_accept_S4-->L346_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 2713#L346_accept_S4 [1056] L346_accept_S4-->L347_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_9 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 2773#L347_accept_S4 [1052] L347_accept_S4-->L348_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 2774#L348_accept_S4 [1118] L348_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 2771#mainFINAL_accept_S4 [1048] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2772#mainEXIT_accept_S4 >[1127] mainEXIT_accept_S4-->L354-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2617#L354-1-D70 [871] L354-1-D70-->L354-1_accept_S4: Formula: (and v__p4ltl_6_8 v__p4ltl_5_8)  InVars {_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  OutVars{_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[] 2459#L354-1_accept_S4 
[2023-01-16 04:14:43,690 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:43,690 INFO  L85        PathProgramCache]: Analyzing trace with hash 252846511, now seen corresponding path program 1 times
[2023-01-16 04:14:43,690 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:43,691 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1874513439]
[2023-01-16 04:14:43,691 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:43,691 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:43,711 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,790 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:43,802 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,839 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:43,847 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,859 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:43,862 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,869 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:43,871 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,873 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:43,874 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,885 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:43,889 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,914 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:14:43,917 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,921 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:14:43,922 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,924 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:14:43,925 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:43,927 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:43,928 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:43,928 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1874513439]
[2023-01-16 04:14:43,928 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1874513439] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:43,928 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:43,928 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 04:14:43,929 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1151825740]
[2023-01-16 04:14:43,929 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:43,929 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:43,930 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:43,930 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 04:14:43,930 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=32, Invalid=58, Unknown=0, NotChecked=0, Total=90
[2023-01-16 04:14:43,931 INFO  L87              Difference]: Start difference. First operand 425 states and 454 transitions. cyclomatic complexity: 31 Second operand  has 10 states, 10 states have (on average 9.3) internal successors, (93), 4 states have internal predecessors, (93), 3 states have call successors, (10), 7 states have call predecessors, (10), 4 states have return successors, (9), 4 states have call predecessors, (9), 3 states have call successors, (9)
[2023-01-16 04:14:44,923 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:44,923 INFO  L93              Difference]: Finished difference Result 521 states and 559 transitions.
[2023-01-16 04:14:44,924 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-01-16 04:14:44,925 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 521 states and 559 transitions.
[2023-01-16 04:14:44,930 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:14:44,939 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 521 states to 521 states and 559 transitions.
[2023-01-16 04:14:44,940 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 259
[2023-01-16 04:14:44,941 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 259
[2023-01-16 04:14:44,942 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 521 states and 559 transitions.
[2023-01-16 04:14:44,944 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:44,944 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 521 states and 559 transitions.
[2023-01-16 04:14:44,944 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 521 states and 559 transitions.
[2023-01-16 04:14:44,952 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 521 to 463.
[2023-01-16 04:14:44,953 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 463 states, 356 states have (on average 1.0814606741573034) internal successors, (385), 360 states have internal predecessors, (385), 49 states have call successors, (49), 49 states have call predecessors, (49), 58 states have return successors, (58), 54 states have call predecessors, (58), 48 states have call successors, (58)
[2023-01-16 04:14:44,954 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 463 states to 463 states and 492 transitions.
[2023-01-16 04:14:44,954 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 463 states and 492 transitions.
[2023-01-16 04:14:44,954 INFO  L399   stractBuchiCegarLoop]: Abstraction has 463 states and 492 transitions.
[2023-01-16 04:14:44,954 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-01-16 04:14:44,955 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 463 states and 492 transitions.
[2023-01-16 04:14:44,956 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:44,956 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:44,956 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:44,957 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:44,957 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:44,958 INFO  L752   eck$LassoCheckResult]: Stem: 3633#ULTIMATE.startENTRY_NONWA [826] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3632#L354-1_T0_init [759] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3634#L354_T0_init [988] L354_T0_init-->L354_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3928#L354_T0_init-D29 [1114] L354_T0_init-D29-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3602#mainENTRY_T0_init [1110] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3715#mainENTRY_T0_init-D3 [804] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3716#havocProcedureENTRY_T0_init [948] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 3897#L209_T0_init [956] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 3902#L210_T0_init [1041] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_30 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 3821#L211_T0_init [887] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3822#L212_T0_init [926] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3876#L213_T0_init [1036] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3862#L214_T0_init [916] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3863#L215_T0_init [1072] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3776#L216_T0_init [852] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3777#L217_T0_init [1037] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3877#L218_T0_init [927] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3878#L219_T0_init [931] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3881#L220_T0_init [1119] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3891#L221_T0_init [937] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3646#L222_T0_init [765] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3627#L223_T0_init [756] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3628#L224_T0_init [1049] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3701#L225_T0_init [797] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3625#L226_T0_init [754] L226_T0_init-->L227_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 3626#L227_T0_init [980] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 3796#L228_T0_init [869] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3797#L229_T0_init [1023] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3614#L230_T0_init [749] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_25) (<= v_hdr.ethernet.etherType_25 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 3615#L231_T0_init [774] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 3660#L232_T0_init [830] L232_T0_init-->L233_T0_init: Formula: (= (store v_emit_16 v_hdr.topology_3 false) v_emit_15)  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 3751#L233_T0_init [1094] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3702#L234_T0_init [798] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 3690#L235_T0_init [792] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 3691#L236_T0_init [1085] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.port_14) (<= v_hdr.topology.port_14 65536))  InVars {hdr.topology.port=v_hdr.topology.port_14}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[] 3867#L237_T0_init [921] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3811#L238_T0_init [879] L238_T0_init-->L239_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 3812#L239_T0_init [1031] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 3858#L240_T0_init [912] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 3647#L241_T0_init [767] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 3648#L242_T0_init [1078] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 3982#L243_T0_init [1095] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 3910#L244_T0_init [963] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 3911#L245_T0_init [1084] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 3908#L246_T0_init [962] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 3786#L247_T0_init [859] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 3787#L248_T0_init [1054] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 3971#L249_T0_init [1113] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 3844#L250_T0_init [903] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 3845#L251_T0_init [971] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 3889#L252_T0_init [936] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 3890#L253_T0_init [951] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 3868#L254_T0_init [922] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 3601#L255_T0_init [745] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 3603#L256_T0_init [923] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 3869#havocProcedureFINAL_T0_init [1079] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3823#havocProcedureEXIT_T0_init >[1196] havocProcedureEXIT_T0_init-->L333-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3824#L333-D43 [967] L333-D43-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3694#L333_T0_init [1045] L333_T0_init-->L333_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3781#L333_T0_init-D17 [856] L333_T0_init-D17-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3658#_parser_packetParserENTRY_T0_init [822] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3677#_parser_packetParserENTRY_T0_init-D39 [784] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3678#startENTRY_T0_init [905] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3846#L426_T0_init [973] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 3917#L426-1_T0_init [843] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4012#startEXIT_T0_init >[1167] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4011#_parser_packetParserFINAL-D55 [940] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4010#_parser_packetParserFINAL_T0_init [795] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4008#_parser_packetParserEXIT_T0_init >[1147] _parser_packetParserEXIT_T0_init-->L334-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4007#L334-D47 [1108] L334-D47-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4005#L334_T0_init [888] L334_T0_init-->L334_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4006#L334_T0_init-D27 [740] L334_T0_init-D27-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4009#verifyChecksumFINAL_T0_init [807] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4004#verifyChecksumEXIT_T0_init >[1126] verifyChecksumEXIT_T0_init-->L335-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4003#L335-D49 [915] L335-D49-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3689#L335_T0_init [866] L335_T0_init-->L335_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4002#L335_T0_init-D25 [941] L335_T0_init-D25-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4001#ingressENTRY_T0_init [790] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 3809#L275_T0_init [878] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 3810#L276_T0_init [1107] L276_T0_init-->L276-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 3980#L276-2_T0_init [1073] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 3578#L298_T0_init [791] L298_T0_init-->L298_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3590#L298_T0_init-D15 [741] L298_T0_init-D15-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3591#l2_c_l2_forwarding.applyENTRY_T0_init [1122] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_15))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 3985#L326_T0_init [1092] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_17 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 3577#L326-1_T0_init [736] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3579#l2_c_l2_forwarding.applyEXIT_T0_init >[1168] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3728#L297-D73 [816] L297-D73-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3729#L297_T0_init [897] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3834#ingressEXIT_T0_init >[1204] ingressEXIT_T0_init-->L336-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4017#L336-D81 [909] L336-D81-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3924#L336_T0_init [777] L336_T0_init-->L336_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4016#L336_T0_init-D23 [748] L336_T0_init-D23-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3923#egressFINAL_T0_init [983] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3925#egressEXIT_T0_init >[1140] egressEXIT_T0_init-->L337-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4015#L337-D67 [999] L337-D67-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3837#L337_T0_init [918] L337_T0_init-->L337_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4014#L337_T0_init-D1 [1101] L337_T0_init-D1-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3836#createChecksumFINAL_T0_init [899] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3838#createChecksumEXIT_T0_init >[1150] createChecksumEXIT_T0_init-->L338-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4013#L338-D57 [870] L338-D57-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3747#L338_T0_init [827] L338_T0_init-->L340_T0_init: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 3748#L340_T0_init [895] L340_T0_init-->L339-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 3832#L339-1_T0_init [1124] L339-1_T0_init-->L343_T0_init: Formula: (= v__p4ltl_1_8 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_14 281474976710656) (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656))) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{_p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[_p4ltl_1] 3893#L343_T0_init [942] L343_T0_init-->L344_T0_init: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_13))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 3820#L344_T0_init [886] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_32 v_meta.secondary_24))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[_p4ltl_2] 3756#L345_T0_init [834] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 3757#L346_T0_init [835] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_12 v_meta.period_29))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 3758#L347_T0_init [998] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_23))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_23}  OutVars{meta.secondary=v_meta.secondary_23, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 3936#L348_T0_init [1083] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 3882#mainFINAL_T0_init [932] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3883#mainEXIT_T0_init >[1143] mainEXIT_T0_init-->L354-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3760#L354-1-D69 [838] L354-1-D69-->L354-1_accept_S4: Formula: (and v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 v__p4ltl_6_10 v__p4ltl_5_10 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 3639#L354-1_accept_S4 
[2023-01-16 04:14:44,959 INFO  L754   eck$LassoCheckResult]: Loop: 3639#L354-1_accept_S4 [763] L354-1_accept_S4-->L354_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3581#L354_accept_S4 [771] L354_accept_S4-->L354_accept_S4-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3656#L354_accept_S4-D30 [800] L354_accept_S4-D30-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3599#mainENTRY_accept_S4 [877] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3635#mainENTRY_accept_S4-D4 [761] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3636#havocProcedureENTRY_accept_S4 [1120] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 3814#L209_accept_S4 [881] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 3784#L210_accept_S4 [858] L210_accept_S4-->L211_accept_S4: Formula: (= v_standard_metadata.ingress_port_31 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 3785#L211_accept_S4 [1007] L211_accept_S4-->L212_accept_S4: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3915#L212_accept_S4 [970] L212_accept_S4-->L213_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3916#L213_accept_S4 [1002] L213_accept_S4-->L214_accept_S4: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3938#L214_accept_S4 [1123] L214_accept_S4-->L215_accept_S4: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3708#L215_accept_S4 [802] L215_accept_S4-->L216_accept_S4: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3709#L216_accept_S4 [855] L216_accept_S4-->L217_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3780#L217_accept_S4 [882] L217_accept_S4-->L218_accept_S4: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3815#L218_accept_S4 [904] L218_accept_S4-->L219_accept_S4: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3754#L219_accept_S4 [832] L219_accept_S4-->L220_accept_S4: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3755#L220_accept_S4 [896] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3833#L221_accept_S4 [994] L221_accept_S4-->L222_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3679#L222_accept_S4 [785] L222_accept_S4-->L223_accept_S4: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3616#L223_accept_S4 [750] L223_accept_S4-->L224_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3617#L224_accept_S4 [900] L224_accept_S4-->L225_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 3839#L225_accept_S4 [1088] L225_accept_S4-->L226_accept_S4: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3782#L226_accept_S4 [857] L226_accept_S4-->L227_accept_S4: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ethernet_2 false))  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 3783#L227_accept_S4 [974] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 3637#L228_accept_S4 [762] L228_accept_S4-->L229_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3638#L229_accept_S4 [1062] L229_accept_S4-->L230_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3905#L230_accept_S4 [960] L230_accept_S4-->L231_accept_S4: Formula: (and (<= v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 3680#L231_accept_S4 [786] L231_accept_S4-->L232_accept_S4: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 3681#L232_accept_S4 [793] L232_accept_S4-->L233_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 3692#L233_accept_S4 [1004] L233_accept_S4-->L234_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3912#L234_accept_S4 [964] L234_accept_S4-->L235_accept_S4: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 3895#L235_accept_S4 [945] L235_accept_S4-->L236_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 3667#L236_accept_S4 [780] L236_accept_S4-->L237_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 3668#L237_accept_S4 [783] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3623#L238_accept_S4 [755] L238_accept_S4-->L239_accept_S4: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 3624#L239_accept_S4 [863] L239_accept_S4-->L240_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 3791#L240_accept_S4 [874] L240_accept_S4-->L241_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 3805#L241_accept_S4 [1017] L241_accept_S4-->L242_accept_S4: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 3951#L242_accept_S4 [1066] L242_accept_S4-->L243_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 3896#L243_accept_S4 [946] L243_accept_S4-->L244_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 3884#L244_accept_S4 [933] L244_accept_S4-->L245_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 3885#L245_accept_S4 [1071] L245_accept_S4-->L246_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 3685#L246_accept_S4 [788] L246_accept_S4-->L247_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 3610#L247_accept_S4 [747] L247_accept_S4-->L248_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 3611#L248_accept_S4 [758] L248_accept_S4-->L249_accept_S4: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 3631#L249_accept_S4 [806] L249_accept_S4-->L250_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 3718#L250_accept_S4 [880] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 3813#L251_accept_S4 [1075] L251_accept_S4-->L252_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 3651#L252_accept_S4 [769] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 3652#L253_accept_S4 [1100] L253_accept_S4-->L254_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 3873#L254_accept_S4 [924] L254_accept_S4-->L255_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 3874#L255_accept_S4 [1034] L255_accept_S4-->L256_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 3840#L256_accept_S4 [901] L256_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 3598#havocProcedureFINAL_accept_S4 [744] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3600#havocProcedureEXIT_accept_S4 >[1192] havocProcedureEXIT_accept_S4-->L333-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3880#L333-D44 [1102] L333-D44-->L333_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3605#L333_accept_S4 [1103] L333_accept_S4-->L333_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3948#L333_accept_S4-D18 [1014] L333_accept_S4-D18-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3769#_parser_packetParserENTRY_accept_S4 [846] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3770#_parser_packetParserENTRY_accept_S4-D40 [1070] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3939#startENTRY_accept_S4 [1003] startENTRY_accept_S4-->L426_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3940#L426_accept_S4 [1012] L426_accept_S4-->L426-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 3944#L426-1_accept_S4 [992] L426-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4000#startEXIT_accept_S4 >[1170] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3999#_parser_packetParserFINAL-D56 [996] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3998#_parser_packetParserFINAL_accept_S4 [746] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3996#_parser_packetParserEXIT_accept_S4 >[1191] _parser_packetParserEXIT_accept_S4-->L334-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3995#L334-D48 [1018] L334-D48-->L334_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3993#L334_accept_S4 [861] L334_accept_S4-->L334_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3994#L334_accept_S4-D28 [815] L334_accept_S4-D28-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3997#verifyChecksumFINAL_accept_S4 [742] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3992#verifyChecksumEXIT_accept_S4 >[1183] verifyChecksumEXIT_accept_S4-->L335-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3991#L335-D50 [890] L335-D50-->L335_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3572#L335_accept_S4 [1080] L335_accept_S4-->L335_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3990#L335_accept_S4-D26 [1081] L335_accept_S4-D26-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3989#ingressENTRY_accept_S4 [850] ingressENTRY_accept_S4-->L275_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 3571#L275_accept_S4 [734] L275_accept_S4-->L276_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 3573#L276_accept_S4 [753] L276_accept_S4-->L276-2_accept_S4: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 3622#L276-2_accept_S4 [928] L276-2_accept_S4-->L298_accept_S4: Formula: (= v_meta.accepted_21 1)  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 3596#L298_accept_S4 [938] L298_accept_S4-->L298_accept_S4-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3850#L298_accept_S4-D16 [908] L298_accept_S4-D16-->l2_c_l2_forwarding.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3851#l2_c_l2_forwarding.applyENTRY_accept_S4 [1105] l2_c_l2_forwarding.applyENTRY_accept_S4-->L326_accept_S4: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_19))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  AuxVars[]  AssignedVars[] 3975#L326_accept_S4 [1065] L326_accept_S4-->L326-1_accept_S4: Formula: (not (= v_l2_c_l2_forwarding.action_run_21 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  AuxVars[]  AssignedVars[] 3829#L326-1_accept_S4 [862] L326-1_accept_S4-->l2_c_l2_forwarding.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4033#l2_c_l2_forwarding.applyEXIT_accept_S4 >[1159] l2_c_l2_forwarding.applyEXIT_accept_S4-->L297-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4032#L297-D74 [989] L297-D74-->L297_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4031#L297_accept_S4 [961] L297_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4030#ingressEXIT_accept_S4 >[1175] ingressEXIT_accept_S4-->L336-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3580#L336-D82 [737] L336-D82-->L336_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3582#L336_accept_S4 [995] L336_accept_S4-->L336_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4028#L336_accept_S4-D24 [1077] L336_accept_S4-D24-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4029#egressFINAL_accept_S4 [1099] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4027#egressEXIT_accept_S4 >[1188] egressEXIT_accept_S4-->L337-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3958#L337-D68 [1038] L337-D68-->L337_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3842#L337_accept_S4 [911] L337_accept_S4-->L337_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3841#L337_accept_S4-D2 [902] L337_accept_S4-D2-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3843#createChecksumFINAL_accept_S4 [1059] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4026#createChecksumEXIT_accept_S4 >[1154] createChecksumEXIT_accept_S4-->L338-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4025#L338-D58 [851] L338-D58-->L338_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3723#L338_accept_S4 [811] L338_accept_S4-->L340_accept_S4: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 3724#L340_accept_S4 [889] L340_accept_S4-->L339-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 3696#L339-1_accept_S4 [796] L339-1_accept_S4-->L343_accept_S4: Formula: (= v__p4ltl_1_10 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_15 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{_p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[_p4ltl_1] 3697#L343_accept_S4 [907] L343_accept_S4-->L344_accept_S4: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 3752#L344_accept_S4 [831] L344_accept_S4-->L345_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_33 v_meta.secondary_25))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[_p4ltl_2] 3753#L345_accept_S4 [955] L345_accept_S4-->L346_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 3901#L346_accept_S4 [1056] L346_accept_S4-->L347_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_9 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 3969#L347_accept_S4 [1052] L347_accept_S4-->L348_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 3970#L348_accept_S4 [1118] L348_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 3967#mainFINAL_accept_S4 [1048] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3968#mainEXIT_accept_S4 >[1127] mainEXIT_accept_S4-->L354-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3799#L354-1-D70 [871] L354-1-D70-->L354-1_accept_S4: Formula: (and v__p4ltl_6_8 v__p4ltl_5_8)  InVars {_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  OutVars{_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[] 3639#L354-1_accept_S4 
[2023-01-16 04:14:44,960 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:44,960 INFO  L85        PathProgramCache]: Analyzing trace with hash -2141186157, now seen corresponding path program 1 times
[2023-01-16 04:14:44,960 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:44,961 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [506936228]
[2023-01-16 04:14:44,961 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:44,961 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:44,977 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,018 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:45,027 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,089 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:45,094 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,103 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:45,105 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,110 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:45,112 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,113 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:45,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,123 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:45,127 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,135 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:14:45,137 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,138 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:14:45,139 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,140 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:14:45,141 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,143 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:45,143 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:45,143 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [506936228]
[2023-01-16 04:14:45,143 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [506936228] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:45,144 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:45,144 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 04:14:45,144 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [521411308]
[2023-01-16 04:14:45,144 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:45,144 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:45,145 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:45,145 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 04:14:45,145 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=27, Invalid=63, Unknown=0, NotChecked=0, Total=90
[2023-01-16 04:14:45,146 INFO  L87              Difference]: Start difference. First operand 463 states and 492 transitions. cyclomatic complexity: 31 Second operand  has 10 states, 9 states have (on average 10.444444444444445) internal successors, (94), 4 states have internal predecessors, (94), 2 states have call successors, (10), 7 states have call predecessors, (10), 3 states have return successors, (9), 3 states have call predecessors, (9), 2 states have call successors, (9)
[2023-01-16 04:14:45,889 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:45,889 INFO  L93              Difference]: Finished difference Result 619 states and 654 transitions.
[2023-01-16 04:14:45,889 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-01-16 04:14:45,890 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 619 states and 654 transitions.
[2023-01-16 04:14:45,895 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:45,897 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 619 states to 411 states and 435 transitions.
[2023-01-16 04:14:45,897 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 204
[2023-01-16 04:14:45,897 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 204
[2023-01-16 04:14:45,897 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 411 states and 435 transitions.
[2023-01-16 04:14:45,898 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:45,898 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 411 states and 435 transitions.
[2023-01-16 04:14:45,898 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 411 states and 435 transitions.
[2023-01-16 04:14:45,904 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 411 to 391.
[2023-01-16 04:14:45,905 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 391 states, 306 states have (on average 1.0751633986928104) internal successors, (329), 306 states have internal predecessors, (329), 41 states have call successors, (41), 41 states have call predecessors, (41), 44 states have return successors, (44), 44 states have call predecessors, (44), 40 states have call successors, (44)
[2023-01-16 04:14:45,907 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 391 states to 391 states and 414 transitions.
[2023-01-16 04:14:45,907 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 391 states and 414 transitions.
[2023-01-16 04:14:45,907 INFO  L399   stractBuchiCegarLoop]: Abstraction has 391 states and 414 transitions.
[2023-01-16 04:14:45,907 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-01-16 04:14:45,907 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 391 states and 414 transitions.
[2023-01-16 04:14:45,909 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:45,909 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:45,909 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:45,910 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:45,910 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:45,912 INFO  L752   eck$LassoCheckResult]: Stem: 5002#ULTIMATE.startENTRY_NONWA [826] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5001#L354-1_T0_init [759] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4888#L354_T0_init [988] L354_T0_init-->L354_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5041#L354_T0_init-D29 [1114] L354_T0_init-D29-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4909#mainENTRY_T0_init [1110] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5096#mainENTRY_T0_init-D3 [804] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4908#havocProcedureENTRY_T0_init [948] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4910#L209_T0_init [956] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 4947#L210_T0_init [1041] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_30 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5179#L211_T0_init [887] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5208#L212_T0_init [926] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5167#L213_T0_init [1036] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5168#L214_T0_init [916] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5219#L215_T0_init [1072] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5154#L216_T0_init [852] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5155#L217_T0_init [1037] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5169#L218_T0_init [927] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5240#L219_T0_init [931] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5242#L220_T0_init [1119] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5244#L221_T0_init [937] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5018#L222_T0_init [765] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4979#L223_T0_init [756] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4980#L224_T0_init [1049] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5083#L225_T0_init [797] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4975#L226_T0_init [754] L226_T0_init-->L227_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 4976#L227_T0_init [980] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5021#L228_T0_init [869] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5139#L229_T0_init [1023] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4958#L230_T0_init [749] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_25) (<= v_hdr.ethernet.etherType_25 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 4959#L231_T0_init [774] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 5038#L232_T0_init [830] L232_T0_init-->L233_T0_init: Formula: (= (store v_emit_16 v_hdr.topology_3 false) v_emit_15)  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 5134#L233_T0_init [1094] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5084#L234_T0_init [798] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 5065#L235_T0_init [792] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 5066#L236_T0_init [1085] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.port_14) (<= v_hdr.topology.port_14 65536))  InVars {hdr.topology.port=v_hdr.topology.port_14}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[] 5232#L237_T0_init [921] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5195#L238_T0_init [879] L238_T0_init-->L239_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 5150#L239_T0_init [1031] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 5151#L240_T0_init [912] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 5023#L241_T0_init [767] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5024#L242_T0_init [1078] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 5224#L243_T0_init [1095] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4972#L244_T0_init [963] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4973#L245_T0_init [1084] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4969#L246_T0_init [962] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4970#L247_T0_init [859] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5166#L248_T0_init [1054] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 5197#L249_T0_init [1113] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 5223#L250_T0_init [903] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4991#L251_T0_init [971] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4992#L252_T0_init [936] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4917#L253_T0_init [951] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4918#L254_T0_init [922] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4932#L255_T0_init [745] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4933#L256_T0_init [923] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5225#havocProcedureFINAL_T0_init [1079] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5209#havocProcedureEXIT_T0_init >[1196] havocProcedureEXIT_T0_init-->L333-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4986#L333-D43 [967] L333-D43-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4987#L333_T0_init [1045] L333_T0_init-->L333_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5162#L333_T0_init-D17 [856] L333_T0_init-D17-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4996#_parser_packetParserENTRY_T0_init [822] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5056#_parser_packetParserENTRY_T0_init-D39 [784] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5057#startENTRY_T0_init [905] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4995#L426_T0_init [973] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 4997#L426-1_T0_init [843] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5145#startEXIT_T0_init >[1167] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5227#_parser_packetParserFINAL-D55 [940] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5074#_parser_packetParserFINAL_T0_init [795] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5075#_parser_packetParserEXIT_T0_init >[1147] _parser_packetParserEXIT_T0_init-->L334-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5241#L334-D47 [1108] L334-D47-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4915#L334_T0_init [888] L334_T0_init-->L334_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4914#L334_T0_init-D27 [740] L334_T0_init-D27-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4916#verifyChecksumFINAL_T0_init [807] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5102#verifyChecksumEXIT_T0_init >[1126] verifyChecksumEXIT_T0_init-->L335-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5113#L335-D49 [915] L335-D49-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4938#L335_T0_init [866] L335_T0_init-->L335_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5178#L335_T0_init-D25 [941] L335_T0_init-D25-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5067#ingressENTRY_T0_init [790] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 5068#L275_T0_init [878] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 5194#L276_T0_init [1106] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 5006#L277_T0_init [867] L277_T0_init-->L277_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5122#L277_T0_init-D35 [820] L277_T0_init-D35-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5005#protect_c_period.applyENTRY_T0_init [978] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 5008#L382_T0_init [1021] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_19))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_19}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_19}  AuxVars[]  AssignedVars[] 5135#L382-1_T0_init [1030] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5115#protect_c_period.applyEXIT_T0_init >[1202] protect_c_period.applyEXIT_T0_init-->L277-1-D77: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5116#L277-1-D77 [1055] L277-1-D77-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4922#L277-1_T0_init [813] L277-1_T0_init-->L277-1_T0_init-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5110#L277-1_T0_init-D7 [1025] L277-1_T0_init-D7-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5146#protect_c_port_config.applyENTRY_T0_init [1098] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_17 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  AuxVars[]  AssignedVars[] 5172#L394_T0_init [1040] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_19))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  AuxVars[]  AssignedVars[] 4923#L394-1_T0_init [1057] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5053#protect_c_port_config.applyEXIT_T0_init >[1163] protect_c_port_config.applyEXIT_T0_init-->L278-D45: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5054#L278-D45 [1035] L278-D45-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5163#L278_T0_init [1082] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_18 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 5230#L280_T0_init [914] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 5032#L281_T0_init [985] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 5034#L287_T0_init [840] L287_T0_init-->L287-1_T0_init: Formula: (not (= v_standard_metadata.ingress_port_17 v_meta.secondary_17))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_17, meta.secondary=v_meta.secondary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17, meta.secondary=v_meta.secondary_17}  AuxVars[]  AssignedVars[] 4939#L287-1_T0_init [1046] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_12 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_12}  OutVars{protect_c_accepted=v_protect_c_accepted_12, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 5184#L276-2_T0_init [1074] L276-2_T0_init-->L297_T0_init: Formula: (not (= v_meta.accepted_17 1))  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 5114#L297_T0_init [897] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5156#ingressEXIT_T0_init >[1204] ingressEXIT_T0_init-->L336-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5157#L336-D81 [909] L336-D81-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4943#L336_T0_init [777] L336_T0_init-->L336_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4956#L336_T0_init-D23 [748] L336_T0_init-D23-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4957#egressFINAL_T0_init [983] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4942#egressEXIT_T0_init >[1140] egressEXIT_T0_init-->L337-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4944#L337-D67 [999] L337-D67-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5078#L337_T0_init [918] L337_T0_init-->L337_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5235#L337_T0_init-D1 [1101] L337_T0_init-D1-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5217#createChecksumFINAL_T0_init [899] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5092#createChecksumEXIT_T0_init >[1150] createChecksumEXIT_T0_init-->L338-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5093#L338-D57 [870] L338-D57-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5130#L338_T0_init [827] L338_T0_init-->L340_T0_init: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 5131#L340_T0_init [895] L340_T0_init-->L339-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 5214#L339-1_T0_init [1124] L339-1_T0_init-->L343_T0_init: Formula: (= v__p4ltl_1_8 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_14 281474976710656) (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656))) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{_p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[_p4ltl_1] 5245#L343_T0_init [942] L343_T0_init-->L344_T0_init: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_13))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 5207#L344_T0_init [886] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_32 v_meta.secondary_24))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[_p4ltl_2] 5140#L345_T0_init [834] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 5141#L346_T0_init [835] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_12 v_meta.period_29))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 5072#L347_T0_init [998] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_23))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_23}  OutVars{meta.secondary=v_meta.secondary_23, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 5073#L348_T0_init [1083] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 5231#mainFINAL_T0_init [932] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4887#mainEXIT_T0_init >[1143] mainEXIT_T0_init-->L354-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4889#L354-1-D69 [838] L354-1-D69-->L354-1_accept_S4: Formula: (and v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 v__p4ltl_6_10 v__p4ltl_5_10 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 5017#L354-1_accept_S4 
[2023-01-16 04:14:45,913 INFO  L754   eck$LassoCheckResult]: Loop: 5017#L354-1_accept_S4 [763] L354-1_accept_S4-->L354_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4905#L354_accept_S4 [771] L354_accept_S4-->L354_accept_S4-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5031#L354_accept_S4-D30 [800] L354_accept_S4-D30-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4891#mainENTRY_accept_S4 [877] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5012#mainENTRY_accept_S4-D4 [761] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5013#havocProcedureENTRY_accept_S4 [1120] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 5199#L209_accept_S4 [881] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 5165#L210_accept_S4 [858] L210_accept_S4-->L211_accept_S4: Formula: (= v_standard_metadata.ingress_port_31 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5103#L211_accept_S4 [1007] L211_accept_S4-->L212_accept_S4: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4993#L212_accept_S4 [970] L212_accept_S4-->L213_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4994#L213_accept_S4 [1002] L213_accept_S4-->L214_accept_S4: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5087#L214_accept_S4 [1123] L214_accept_S4-->L215_accept_S4: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5088#L215_accept_S4 [802] L215_accept_S4-->L216_accept_S4: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5089#L216_accept_S4 [855] L216_accept_S4-->L217_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5161#L217_accept_S4 [882] L217_accept_S4-->L218_accept_S4: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5202#L218_accept_S4 [904] L218_accept_S4-->L219_accept_S4: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5137#L219_accept_S4 [832] L219_accept_S4-->L220_accept_S4: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5138#L220_accept_S4 [896] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5060#L221_accept_S4 [994] L221_accept_S4-->L222_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5058#L222_accept_S4 [785] L222_accept_S4-->L223_accept_S4: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4962#L223_accept_S4 [750] L223_accept_S4-->L224_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4963#L224_accept_S4 [900] L224_accept_S4-->L225_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 5218#L225_accept_S4 [1088] L225_accept_S4-->L226_accept_S4: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5164#L226_accept_S4 [857] L226_accept_S4-->L227_accept_S4: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ethernet_2 false))  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 4998#L227_accept_S4 [974] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4999#L228_accept_S4 [762] L228_accept_S4-->L229_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5014#L229_accept_S4 [1062] L229_accept_S4-->L230_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4960#L230_accept_S4 [960] L230_accept_S4-->L231_accept_S4: Formula: (and (<= v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 4961#L231_accept_S4 [786] L231_accept_S4-->L232_accept_S4: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 5059#L232_accept_S4 [793] L232_accept_S4-->L233_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 5071#L233_accept_S4 [1004] L233_accept_S4-->L234_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4974#L234_accept_S4 [964] L234_accept_S4-->L235_accept_S4: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 4890#L235_accept_S4 [945] L235_accept_S4-->L236_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 4892#L236_accept_S4 [780] L236_accept_S4-->L237_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 5047#L237_accept_S4 [783] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4977#L238_accept_S4 [755] L238_accept_S4-->L239_accept_S4: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 4978#L239_accept_S4 [863] L239_accept_S4-->L240_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 5174#L240_accept_S4 [874] L240_accept_S4-->L241_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 5126#L241_accept_S4 [1017] L241_accept_S4-->L242_accept_S4: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5127#L242_accept_S4 [1066] L242_accept_S4-->L243_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4893#L243_accept_S4 [946] L243_accept_S4-->L244_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4894#L244_accept_S4 [933] L244_accept_S4-->L245_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 5216#L245_accept_S4 [1071] L245_accept_S4-->L246_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 5063#L246_accept_S4 [788] L246_accept_S4-->L247_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4945#L247_accept_S4 [747] L247_accept_S4-->L248_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4946#L248_accept_S4 [758] L248_accept_S4-->L249_accept_S4: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 5000#L249_accept_S4 [806] L249_accept_S4-->L250_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 5100#L250_accept_S4 [880] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5196#L251_accept_S4 [1075] L251_accept_S4-->L252_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5027#L252_accept_S4 [769] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 5028#L253_accept_S4 [1100] L253_accept_S4-->L254_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5237#L254_accept_S4 [924] L254_accept_S4-->L255_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5159#L255_accept_S4 [1034] L255_accept_S4-->L256_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5160#L256_accept_S4 [901] L256_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4930#havocProcedureFINAL_accept_S4 [744] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4931#havocProcedureEXIT_accept_S4 >[1192] havocProcedureEXIT_accept_S4-->L333-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5239#L333-D44 [1102] L333-D44-->L333_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4935#L333_accept_S4 [1103] L333_accept_S4-->L333_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5123#L333_accept_S4-D18 [1014] L333_accept_S4-D18-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5050#_parser_packetParserENTRY_accept_S4 [846] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5148#_parser_packetParserENTRY_accept_S4-D40 [1070] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5090#startENTRY_accept_S4 [1003] startENTRY_accept_S4-->L426_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5091#L426_accept_S4 [1012] L426_accept_S4-->L426-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 5049#L426-1_accept_S4 [992] L426-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5051#startEXIT_accept_S4 >[1170] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5064#_parser_packetParserFINAL-D56 [996] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4934#_parser_packetParserFINAL_accept_S4 [746] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4936#_parser_packetParserEXIT_accept_S4 >[1191] _parser_packetParserEXIT_accept_S4-->L334-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4971#L334-D48 [1018] L334-D48-->L334_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4925#L334_accept_S4 [861] L334_accept_S4-->L334_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5112#L334_accept_S4-D28 [815] L334_accept_S4-D28-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4924#verifyChecksumFINAL_accept_S4 [742] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4926#verifyChecksumEXIT_accept_S4 >[1183] verifyChecksumEXIT_accept_S4-->L335-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5191#L335-D50 [890] L335-D50-->L335_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4896#L335_accept_S4 [1080] L335_accept_S4-->L335_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5226#L335_accept_S4-D26 [1081] L335_accept_S4-D26-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5152#ingressENTRY_accept_S4 [850] ingressENTRY_accept_S4-->L275_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4895#L275_accept_S4 [734] L275_accept_S4-->L276_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 4897#L276_accept_S4 [752] L276_accept_S4-->L277_accept_S4: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 4966#L277_accept_S4 [1096] L277_accept_S4-->L277_accept_S4-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5233#L277_accept_S4-D36 [1086] L277_accept_S4-D36-->protect_c_period.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5175#protect_c_period.applyENTRY_accept_S4 [865] protect_c_period.applyENTRY_accept_S4-->L382_accept_S4: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 5042#L382_accept_S4 [776] L382_accept_S4-->L382-1_accept_S4: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_21))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 5044#L382-1_accept_S4 [829] L382-1_accept_S4-->protect_c_period.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5132#protect_c_period.applyEXIT_accept_S4 >[1139] protect_c_period.applyEXIT_accept_S4-->L277-1-D78: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4954#L277-1-D78 [959] L277-1-D78-->L277-1_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4955#L277-1_accept_S4 [872] L277-1_accept_S4-->L277-1_accept_S4-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5187#L277-1_accept_S4-D8 [1050] L277-1_accept_S4-D8-->protect_c_port_config.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4988#protect_c_port_config.applyENTRY_accept_S4 [969] protect_c_port_config.applyENTRY_accept_S4-->L394_accept_S4: Formula: (not (= v_protect_c_port_config.action_run_21 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  AuxVars[]  AssignedVars[] 4990#L394_accept_S4 [935] L394_accept_S4-->L394-1_accept_S4: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_15))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 5070#L394-1_accept_S4 [906] L394-1_accept_S4-->protect_c_port_config.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5176#protect_c_port_config.applyEXIT_accept_S4 >[1178] protect_c_port_config.applyEXIT_accept_S4-->L278-D46: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5177#L278-D46 [1053] L278-D46-->L278_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5120#L278_accept_S4 [817] L278_accept_S4-->L280_accept_S4: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 5121#L280_accept_S4 [919] L280_accept_S4-->L281_accept_S4: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 5144#L281_accept_S4 [842] L281_accept_S4-->L287_accept_S4: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 5105#L287_accept_S4 [809] L287_accept_S4-->L287-1_accept_S4: Formula: (not (= v_standard_metadata.ingress_port_22 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 5095#L287-1_accept_S4 [1061] L287-1_accept_S4-->L276-2_accept_S4: Formula: (= v_protect_c_accepted_15 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 5205#L276-2_accept_S4 [929] L276-2_accept_S4-->L297_accept_S4: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 4967#L297_accept_S4 [961] L297_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4968#ingressEXIT_accept_S4 >[1175] ingressEXIT_accept_S4-->L336-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4904#L336-D82 [737] L336-D82-->L336_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4906#L336_accept_S4 [995] L336_accept_S4-->L336_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5061#L336_accept_S4-D24 [1077] L336_accept_S4-D24-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5221#egressFINAL_accept_S4 [1099] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5236#egressEXIT_accept_S4 >[1188] egressEXIT_accept_S4-->L337-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5170#L337-D68 [1038] L337-D68-->L337_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5171#L337_accept_S4 [911] L337_accept_S4-->L337_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5222#L337_accept_S4-D2 [902] L337_accept_S4-D2-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5200#createChecksumFINAL_accept_S4 [1059] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5201#createChecksumEXIT_accept_S4 >[1154] createChecksumEXIT_accept_S4-->L338-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5153#L338-D58 [851] L338-D58-->L338_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5108#L338_accept_S4 [811] L338_accept_S4-->L340_accept_S4: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 5109#L340_accept_S4 [889] L340_accept_S4-->L339-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 5076#L339-1_accept_S4 [796] L339-1_accept_S4-->L343_accept_S4: Formula: (= v__p4ltl_1_10 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_15 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{_p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[_p4ltl_1] 5077#L343_accept_S4 [907] L343_accept_S4-->L344_accept_S4: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 5136#L344_accept_S4 [831] L344_accept_S4-->L345_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_33 v_meta.secondary_25))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[_p4ltl_2] 4940#L345_accept_S4 [955] L345_accept_S4-->L346_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 4941#L346_accept_S4 [1056] L346_accept_S4-->L347_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_9 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 5192#L347_accept_S4 [1052] L347_accept_S4-->L348_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 5193#L348_accept_S4 [1118] L348_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 5188#mainFINAL_accept_S4 [1048] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5189#mainEXIT_accept_S4 >[1127] mainEXIT_accept_S4-->L354-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5181#L354-1-D70 [871] L354-1-D70-->L354-1_accept_S4: Formula: (and v__p4ltl_6_8 v__p4ltl_5_8)  InVars {_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  OutVars{_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[] 5017#L354-1_accept_S4 
[2023-01-16 04:14:45,914 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:45,914 INFO  L85        PathProgramCache]: Analyzing trace with hash 559253568, now seen corresponding path program 1 times
[2023-01-16 04:14:45,914 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:45,914 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1235692745]
[2023-01-16 04:14:45,914 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:45,915 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:45,928 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:45,971 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:45,996 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,034 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:46,038 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,049 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:46,052 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,058 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:46,060 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,062 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:46,064 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,073 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:46,077 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,085 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:46,087 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,096 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:46,098 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,102 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:14:46,104 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,105 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:14:46,106 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:46,108 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:46,108 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:46,108 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1235692745]
[2023-01-16 04:14:46,108 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1235692745] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:46,109 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:46,109 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 04:14:46,109 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1358882898]
[2023-01-16 04:14:46,109 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:46,109 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:46,110 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:46,110 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-01-16 04:14:46,110 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=79, Unknown=0, NotChecked=0, Total=110
[2023-01-16 04:14:46,110 INFO  L87              Difference]: Start difference. First operand 391 states and 414 transitions. cyclomatic complexity: 25 Second operand  has 11 states, 10 states have (on average 10.4) internal successors, (104), 4 states have internal predecessors, (104), 2 states have call successors, (11), 8 states have call predecessors, (11), 3 states have return successors, (10), 3 states have call predecessors, (10), 2 states have call successors, (10)
[2023-01-16 04:14:47,643 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:47,643 INFO  L93              Difference]: Finished difference Result 1567 states and 1849 transitions.
[2023-01-16 04:14:47,643 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 42 states. 
[2023-01-16 04:14:47,644 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1567 states and 1849 transitions.
[2023-01-16 04:14:47,652 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-01-16 04:14:47,660 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1567 states to 1567 states and 1849 transitions.
[2023-01-16 04:14:47,660 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 782
[2023-01-16 04:14:47,661 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 782
[2023-01-16 04:14:47,661 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1567 states and 1849 transitions.
[2023-01-16 04:14:47,663 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:47,663 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1567 states and 1849 transitions.
[2023-01-16 04:14:47,664 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1567 states and 1849 transitions.
[2023-01-16 04:14:47,674 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1567 to 456.
[2023-01-16 04:14:47,675 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 456 states, 353 states have (on average 1.0764872521246458) internal successors, (380), 353 states have internal predecessors, (380), 48 states have call successors, (48), 48 states have call predecessors, (48), 55 states have return successors, (55), 55 states have call predecessors, (55), 47 states have call successors, (55)
[2023-01-16 04:14:47,676 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 456 states to 456 states and 483 transitions.
[2023-01-16 04:14:47,676 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 456 states and 483 transitions.
[2023-01-16 04:14:47,676 INFO  L399   stractBuchiCegarLoop]: Abstraction has 456 states and 483 transitions.
[2023-01-16 04:14:47,676 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-01-16 04:14:47,676 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 456 states and 483 transitions.
[2023-01-16 04:14:47,677 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:47,677 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:47,677 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:47,678 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:47,678 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:47,679 INFO  L752   eck$LassoCheckResult]: Stem: 7294#ULTIMATE.startENTRY_NONWA [826] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7293#L354-1_T0_init [759] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7179#L354_T0_init [988] L354_T0_init-->L354_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7334#L354_T0_init-D29 [1114] L354_T0_init-D29-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7200#mainENTRY_T0_init [1110] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7394#mainENTRY_T0_init-D3 [804] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7199#havocProcedureENTRY_T0_init [948] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 7201#L209_T0_init [956] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 7238#L210_T0_init [1041] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_30 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7486#L211_T0_init [887] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7520#L212_T0_init [926] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7473#L213_T0_init [1036] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7474#L214_T0_init [916] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7532#L215_T0_init [1072] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7459#L216_T0_init [852] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7460#L217_T0_init [1037] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7475#L218_T0_init [927] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7560#L219_T0_init [931] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7563#L220_T0_init [1119] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7567#L221_T0_init [937] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7310#L222_T0_init [765] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7271#L223_T0_init [756] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7272#L224_T0_init [1049] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 7380#L225_T0_init [797] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7267#L226_T0_init [754] L226_T0_init-->L227_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 7268#L227_T0_init [980] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7313#L228_T0_init [869] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7442#L229_T0_init [1023] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7250#L230_T0_init [749] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_25) (<= v_hdr.ethernet.etherType_25 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 7251#L231_T0_init [774] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 7331#L232_T0_init [830] L232_T0_init-->L233_T0_init: Formula: (= (store v_emit_16 v_hdr.topology_3 false) v_emit_15)  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 7437#L233_T0_init [1094] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7381#L234_T0_init [798] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 7361#L235_T0_init [792] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 7362#L236_T0_init [1085] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.port_14) (<= v_hdr.topology.port_14 65536))  InVars {hdr.topology.port=v_hdr.topology.port_14}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[] 7549#L237_T0_init [921] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7505#L238_T0_init [879] L238_T0_init-->L239_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 7455#L239_T0_init [1031] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 7456#L240_T0_init [912] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 7315#L241_T0_init [767] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7316#L242_T0_init [1078] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 7539#L243_T0_init [1095] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 7264#L244_T0_init [963] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 7265#L245_T0_init [1084] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 7261#L246_T0_init [962] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7262#L247_T0_init [859] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7472#L248_T0_init [1054] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 7507#L249_T0_init [1113] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 7538#L250_T0_init [903] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7283#L251_T0_init [971] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7284#L252_T0_init [936] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7208#L253_T0_init [951] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7209#L254_T0_init [922] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7223#L255_T0_init [745] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7224#L256_T0_init [923] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7540#havocProcedureFINAL_T0_init [1079] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7521#havocProcedureEXIT_T0_init >[1196] havocProcedureEXIT_T0_init-->L333-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7278#L333-D43 [967] L333-D43-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7279#L333_T0_init [1045] L333_T0_init-->L333_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7468#L333_T0_init-D17 [856] L333_T0_init-D17-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7288#_parser_packetParserENTRY_T0_init [822] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7350#_parser_packetParserENTRY_T0_init-D39 [784] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7351#startENTRY_T0_init [905] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7287#L426_T0_init [973] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 7289#L426-1_T0_init [843] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7450#startEXIT_T0_init >[1167] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7542#_parser_packetParserFINAL-D55 [940] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7371#_parser_packetParserFINAL_T0_init [795] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7372#_parser_packetParserEXIT_T0_init >[1147] _parser_packetParserEXIT_T0_init-->L334-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7562#L334-D47 [1108] L334-D47-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7206#L334_T0_init [888] L334_T0_init-->L334_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7205#L334_T0_init-D27 [740] L334_T0_init-D27-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7207#verifyChecksumFINAL_T0_init [807] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7400#verifyChecksumEXIT_T0_init >[1126] verifyChecksumEXIT_T0_init-->L335-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7413#L335-D49 [915] L335-D49-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7229#L335_T0_init [866] L335_T0_init-->L335_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7485#L335_T0_init-D25 [941] L335_T0_init-D25-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7363#ingressENTRY_T0_init [790] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 7364#L275_T0_init [878] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 7504#L276_T0_init [1106] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 7298#L277_T0_init [867] L277_T0_init-->L277_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7424#L277_T0_init-D35 [820] L277_T0_init-D35-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7297#protect_c_period.applyENTRY_T0_init [978] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 7300#L382_T0_init [1021] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_19))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_19}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_19}  AuxVars[]  AssignedVars[] 7438#L382-1_T0_init [1030] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7417#protect_c_period.applyEXIT_T0_init >[1202] protect_c_period.applyEXIT_T0_init-->L277-1-D77: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7418#L277-1-D77 [1055] L277-1-D77-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7213#L277-1_T0_init [813] L277-1_T0_init-->L277-1_T0_init-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7408#L277-1_T0_init-D7 [1025] L277-1_T0_init-D7-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7451#protect_c_port_config.applyENTRY_T0_init [1098] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_17 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  AuxVars[]  AssignedVars[] 7478#L394_T0_init [1040] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_19))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  AuxVars[]  AssignedVars[] 7214#L394-1_T0_init [1057] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7347#protect_c_port_config.applyEXIT_T0_init >[1163] protect_c_port_config.applyEXIT_T0_init-->L278-D45: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7348#L278-D45 [1035] L278-D45-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7469#L278_T0_init [1082] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_18 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 7545#L280_T0_init [914] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 7324#L281_T0_init [985] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 7326#L287_T0_init [839] L287_T0_init-->L289_T0_init: Formula: (= v_standard_metadata.ingress_port_16 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 7447#L289_T0_init [848] L289_T0_init-->L290_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 7454#L290_T0_init [1069] L290_T0_init-->L287-1_T0_init: Formula: (not (< v_meta.period_22 (mod (+ (* 281474976710655 (mod v_protect_c_last_15 281474976710656)) (mod v_protect_c_time_16 281474976710656)) 281474976710656)))  InVars {meta.period=v_meta.period_22, protect_c_time=v_protect_c_time_16, protect_c_last=v_protect_c_last_15}  OutVars{meta.period=v_meta.period_22, protect_c_time=v_protect_c_time_16, protect_c_last=v_protect_c_last_15}  AuxVars[]  AssignedVars[] 7230#L287-1_T0_init [1046] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_12 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_12}  OutVars{protect_c_accepted=v_protect_c_accepted_12, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 7616#L276-2_T0_init [1074] L276-2_T0_init-->L297_T0_init: Formula: (not (= v_meta.accepted_17 1))  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 7613#L297_T0_init [897] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7598#ingressEXIT_T0_init >[1204] ingressEXIT_T0_init-->L336-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7596#L336-D81 [909] L336-D81-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7589#L336_T0_init [777] L336_T0_init-->L336_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7590#L336_T0_init-D23 [748] L336_T0_init-D23-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7591#egressFINAL_T0_init [983] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7588#egressEXIT_T0_init >[1140] egressEXIT_T0_init-->L337-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7586#L337-D67 [999] L337-D67-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7582#L337_T0_init [918] L337_T0_init-->L337_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7583#L337_T0_init-D1 [1101] L337_T0_init-D1-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7584#createChecksumFINAL_T0_init [899] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7581#createChecksumEXIT_T0_init >[1150] createChecksumEXIT_T0_init-->L338-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7580#L338-D57 [870] L338-D57-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7579#L338_T0_init [827] L338_T0_init-->L340_T0_init: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 7578#L340_T0_init [895] L340_T0_init-->L339-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 7576#L339-1_T0_init [1124] L339-1_T0_init-->L343_T0_init: Formula: (= v__p4ltl_1_8 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_14 281474976710656) (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656))) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{_p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[_p4ltl_1] 7575#L343_T0_init [942] L343_T0_init-->L344_T0_init: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_13))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 7574#L344_T0_init [886] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_32 v_meta.secondary_24))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[_p4ltl_2] 7443#L345_T0_init [834] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 7444#L346_T0_init [835] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_12 v_meta.period_29))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 7369#L347_T0_init [998] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_23))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_23}  OutVars{meta.secondary=v_meta.secondary_23, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 7370#L348_T0_init [1083] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 7546#mainFINAL_T0_init [932] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7178#mainEXIT_T0_init >[1143] mainEXIT_T0_init-->L354-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7180#L354-1-D69 [838] L354-1-D69-->L354-1_accept_S4: Formula: (and v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 v__p4ltl_6_10 v__p4ltl_5_10 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 7309#L354-1_accept_S4 
[2023-01-16 04:14:47,680 INFO  L754   eck$LassoCheckResult]: Loop: 7309#L354-1_accept_S4 [763] L354-1_accept_S4-->L354_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7196#L354_accept_S4 [771] L354_accept_S4-->L354_accept_S4-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7323#L354_accept_S4-D30 [800] L354_accept_S4-D30-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7182#mainENTRY_accept_S4 [877] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7304#mainENTRY_accept_S4-D4 [761] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7305#havocProcedureENTRY_accept_S4 [1120] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 7509#L209_accept_S4 [881] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 7471#L210_accept_S4 [858] L210_accept_S4-->L211_accept_S4: Formula: (= v_standard_metadata.ingress_port_31 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7401#L211_accept_S4 [1007] L211_accept_S4-->L212_accept_S4: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7285#L212_accept_S4 [970] L212_accept_S4-->L213_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7286#L213_accept_S4 [1002] L213_accept_S4-->L214_accept_S4: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7384#L214_accept_S4 [1123] L214_accept_S4-->L215_accept_S4: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7385#L215_accept_S4 [802] L215_accept_S4-->L216_accept_S4: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7386#L216_accept_S4 [855] L216_accept_S4-->L217_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7467#L217_accept_S4 [882] L217_accept_S4-->L218_accept_S4: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7512#L218_accept_S4 [904] L218_accept_S4-->L219_accept_S4: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7440#L219_accept_S4 [832] L219_accept_S4-->L220_accept_S4: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7441#L220_accept_S4 [896] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7354#L221_accept_S4 [994] L221_accept_S4-->L222_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7352#L222_accept_S4 [785] L222_accept_S4-->L223_accept_S4: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7254#L223_accept_S4 [750] L223_accept_S4-->L224_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7255#L224_accept_S4 [900] L224_accept_S4-->L225_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 7531#L225_accept_S4 [1088] L225_accept_S4-->L226_accept_S4: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7470#L226_accept_S4 [857] L226_accept_S4-->L227_accept_S4: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ethernet_2 false))  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 7290#L227_accept_S4 [974] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7291#L228_accept_S4 [762] L228_accept_S4-->L229_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7306#L229_accept_S4 [1062] L229_accept_S4-->L230_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7252#L230_accept_S4 [960] L230_accept_S4-->L231_accept_S4: Formula: (and (<= v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 7253#L231_accept_S4 [786] L231_accept_S4-->L232_accept_S4: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 7353#L232_accept_S4 [793] L232_accept_S4-->L233_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 7368#L233_accept_S4 [1004] L233_accept_S4-->L234_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7266#L234_accept_S4 [964] L234_accept_S4-->L235_accept_S4: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 7181#L235_accept_S4 [945] L235_accept_S4-->L236_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 7183#L236_accept_S4 [780] L236_accept_S4-->L237_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 7341#L237_accept_S4 [783] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7269#L238_accept_S4 [755] L238_accept_S4-->L239_accept_S4: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 7270#L239_accept_S4 [863] L239_accept_S4-->L240_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 7481#L240_accept_S4 [874] L240_accept_S4-->L241_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 7428#L241_accept_S4 [1017] L241_accept_S4-->L242_accept_S4: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7429#L242_accept_S4 [1066] L242_accept_S4-->L243_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 7184#L243_accept_S4 [946] L243_accept_S4-->L244_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 7185#L244_accept_S4 [933] L244_accept_S4-->L245_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 7529#L245_accept_S4 [1071] L245_accept_S4-->L246_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 7359#L246_accept_S4 [788] L246_accept_S4-->L247_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7236#L247_accept_S4 [747] L247_accept_S4-->L248_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7237#L248_accept_S4 [758] L248_accept_S4-->L249_accept_S4: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 7292#L249_accept_S4 [806] L249_accept_S4-->L250_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 7398#L250_accept_S4 [880] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7506#L251_accept_S4 [1075] L251_accept_S4-->L252_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7319#L252_accept_S4 [769] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7320#L253_accept_S4 [1100] L253_accept_S4-->L254_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7557#L254_accept_S4 [924] L254_accept_S4-->L255_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7464#L255_accept_S4 [1034] L255_accept_S4-->L256_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7465#L256_accept_S4 [901] L256_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7221#havocProcedureFINAL_accept_S4 [744] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7222#havocProcedureEXIT_accept_S4 >[1192] havocProcedureEXIT_accept_S4-->L333-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7559#L333-D44 [1102] L333-D44-->L333_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7226#L333_accept_S4 [1103] L333_accept_S4-->L333_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7425#L333_accept_S4-D18 [1014] L333_accept_S4-D18-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7344#_parser_packetParserENTRY_accept_S4 [846] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7453#_parser_packetParserENTRY_accept_S4-D40 [1070] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7387#startENTRY_accept_S4 [1003] startENTRY_accept_S4-->L426_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7388#L426_accept_S4 [1012] L426_accept_S4-->L426-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 7343#L426-1_accept_S4 [992] L426-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7345#startEXIT_accept_S4 >[1170] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7360#_parser_packetParserFINAL-D56 [996] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7225#_parser_packetParserFINAL_accept_S4 [746] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7227#_parser_packetParserEXIT_accept_S4 >[1191] _parser_packetParserEXIT_accept_S4-->L334-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7263#L334-D48 [1018] L334-D48-->L334_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7216#L334_accept_S4 [861] L334_accept_S4-->L334_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7412#L334_accept_S4-D28 [815] L334_accept_S4-D28-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7215#verifyChecksumFINAL_accept_S4 [742] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7217#verifyChecksumEXIT_accept_S4 >[1183] verifyChecksumEXIT_accept_S4-->L335-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7501#L335-D50 [890] L335-D50-->L335_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7187#L335_accept_S4 [1080] L335_accept_S4-->L335_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7541#L335_accept_S4-D26 [1081] L335_accept_S4-D26-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7457#ingressENTRY_accept_S4 [850] ingressENTRY_accept_S4-->L275_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 7186#L275_accept_S4 [734] L275_accept_S4-->L276_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 7188#L276_accept_S4 [752] L276_accept_S4-->L277_accept_S4: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 7258#L277_accept_S4 [1096] L277_accept_S4-->L277_accept_S4-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7550#L277_accept_S4-D36 [1086] L277_accept_S4-D36-->protect_c_period.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7482#protect_c_period.applyENTRY_accept_S4 [865] protect_c_period.applyENTRY_accept_S4-->L382_accept_S4: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 7335#L382_accept_S4 [776] L382_accept_S4-->L382-1_accept_S4: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_21))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 7337#L382-1_accept_S4 [829] L382-1_accept_S4-->protect_c_period.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7435#protect_c_period.applyEXIT_accept_S4 >[1139] protect_c_period.applyEXIT_accept_S4-->L277-1-D78: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7245#L277-1-D78 [959] L277-1-D78-->L277-1_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7246#L277-1_accept_S4 [872] L277-1_accept_S4-->L277-1_accept_S4-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7494#L277-1_accept_S4-D8 [1050] L277-1_accept_S4-D8-->protect_c_port_config.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7280#protect_c_port_config.applyENTRY_accept_S4 [969] protect_c_port_config.applyENTRY_accept_S4-->L394_accept_S4: Formula: (not (= v_protect_c_port_config.action_run_21 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  AuxVars[]  AssignedVars[] 7282#L394_accept_S4 [935] L394_accept_S4-->L394-1_accept_S4: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_15))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 7367#L394-1_accept_S4 [906] L394-1_accept_S4-->protect_c_port_config.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7483#protect_c_port_config.applyEXIT_accept_S4 >[1178] protect_c_port_config.applyEXIT_accept_S4-->L278-D46: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7484#L278-D46 [1053] L278-D46-->L278_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7422#L278_accept_S4 [817] L278_accept_S4-->L280_accept_S4: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 7423#L280_accept_S4 [919] L280_accept_S4-->L281_accept_S4: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 7449#L281_accept_S4 [842] L281_accept_S4-->L287_accept_S4: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 7403#L287_accept_S4 [809] L287_accept_S4-->L287-1_accept_S4: Formula: (not (= v_standard_metadata.ingress_port_22 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 7393#L287-1_accept_S4 [1061] L287-1_accept_S4-->L276-2_accept_S4: Formula: (= v_protect_c_accepted_15 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 7516#L276-2_accept_S4 [929] L276-2_accept_S4-->L297_accept_S4: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 7561#L297_accept_S4 [961] L297_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7414#ingressEXIT_accept_S4 >[1175] ingressEXIT_accept_S4-->L336-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7415#L336-D82 [737] L336-D82-->L336_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7535#L336_accept_S4 [995] L336_accept_S4-->L336_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7534#L336_accept_S4-D24 [1077] L336_accept_S4-D24-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7536#egressFINAL_accept_S4 [1099] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7556#egressEXIT_accept_S4 >[1188] egressEXIT_accept_S4-->L337-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7621#L337-D68 [1038] L337-D68-->L337_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7547#L337_accept_S4 [911] L337_accept_S4-->L337_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7548#L337_accept_S4-D2 [902] L337_accept_S4-D2-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7617#createChecksumFINAL_accept_S4 [1059] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7551#createChecksumEXIT_accept_S4 >[1154] createChecksumEXIT_accept_S4-->L338-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7458#L338-D58 [851] L338-D58-->L338_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7406#L338_accept_S4 [811] L338_accept_S4-->L340_accept_S4: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 7407#L340_accept_S4 [889] L340_accept_S4-->L339-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 7373#L339-1_accept_S4 [796] L339-1_accept_S4-->L343_accept_S4: Formula: (= v__p4ltl_1_10 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_15 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{_p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[_p4ltl_1] 7374#L343_accept_S4 [907] L343_accept_S4-->L344_accept_S4: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 7439#L344_accept_S4 [831] L344_accept_S4-->L345_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_33 v_meta.secondary_25))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[_p4ltl_2] 7231#L345_accept_S4 [955] L345_accept_S4-->L346_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 7232#L346_accept_S4 [1056] L346_accept_S4-->L347_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_9 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 7502#L347_accept_S4 [1052] L347_accept_S4-->L348_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 7503#L348_accept_S4 [1118] L348_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 7495#mainFINAL_accept_S4 [1048] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7496#mainEXIT_accept_S4 >[1127] mainEXIT_accept_S4-->L354-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7488#L354-1-D70 [871] L354-1-D70-->L354-1_accept_S4: Formula: (and v__p4ltl_6_8 v__p4ltl_5_8)  InVars {_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  OutVars{_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[] 7309#L354-1_accept_S4 
[2023-01-16 04:14:47,680 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:47,681 INFO  L85        PathProgramCache]: Analyzing trace with hash -185946204, now seen corresponding path program 1 times
[2023-01-16 04:14:47,681 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:47,681 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [526613303]
[2023-01-16 04:14:47,681 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:47,681 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:47,691 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:47,730 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,756 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:47,758 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,765 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:47,766 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,769 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:47,770 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,771 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:47,772 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,777 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:47,780 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,792 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:47,793 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,796 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:47,797 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,798 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 102
[2023-01-16 04:14:47,799 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,800 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 107
[2023-01-16 04:14:47,800 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:47,801 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:47,801 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:47,802 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [526613303]
[2023-01-16 04:14:47,802 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [526613303] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:47,802 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:47,802 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-01-16 04:14:47,802 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [321914414]
[2023-01-16 04:14:47,802 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:47,802 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:47,802 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:47,803 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-01-16 04:14:47,803 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=120, Unknown=0, NotChecked=0, Total=156
[2023-01-16 04:14:47,803 INFO  L87              Difference]: Start difference. First operand 456 states and 483 transitions. cyclomatic complexity: 29 Second operand  has 13 states, 12 states have (on average 8.833333333333334) internal successors, (106), 6 states have internal predecessors, (106), 2 states have call successors, (11), 8 states have call predecessors, (11), 3 states have return successors, (10), 3 states have call predecessors, (10), 2 states have call successors, (10)
[2023-01-16 04:14:50,001 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:50,002 INFO  L93              Difference]: Finished difference Result 1861 states and 2177 transitions.
[2023-01-16 04:14:50,002 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 76 states. 
[2023-01-16 04:14:50,002 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1861 states and 2177 transitions.
[2023-01-16 04:14:50,014 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-01-16 04:14:50,025 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1861 states to 1861 states and 2177 transitions.
[2023-01-16 04:14:50,026 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 879
[2023-01-16 04:14:50,026 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 879
[2023-01-16 04:14:50,027 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1861 states and 2177 transitions.
[2023-01-16 04:14:50,029 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:50,029 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1861 states and 2177 transitions.
[2023-01-16 04:14:50,030 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1861 states and 2177 transitions.
[2023-01-16 04:14:50,043 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1861 to 420.
[2023-01-16 04:14:50,044 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 420 states, 329 states have (on average 1.0699088145896656) internal successors, (352), 329 states have internal predecessors, (352), 43 states have call successors, (43), 43 states have call predecessors, (43), 48 states have return successors, (48), 48 states have call predecessors, (48), 42 states have call successors, (48)
[2023-01-16 04:14:50,045 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 420 states to 420 states and 443 transitions.
[2023-01-16 04:14:50,045 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 420 states and 443 transitions.
[2023-01-16 04:14:50,045 INFO  L399   stractBuchiCegarLoop]: Abstraction has 420 states and 443 transitions.
[2023-01-16 04:14:50,045 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-01-16 04:14:50,045 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 420 states and 443 transitions.
[2023-01-16 04:14:50,047 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:50,047 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:50,047 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:50,048 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:50,049 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:50,050 INFO  L752   eck$LassoCheckResult]: Stem: 10038#ULTIMATE.startENTRY_NONWA [826] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10037#L354-1_T0_init [759] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9924#L354_T0_init [988] L354_T0_init-->L354_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10077#L354_T0_init-D29 [1114] L354_T0_init-D29-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9945#mainENTRY_T0_init [1110] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10132#mainENTRY_T0_init-D3 [804] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9944#havocProcedureENTRY_T0_init [948] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 9946#L209_T0_init [956] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 9983#L210_T0_init [1041] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_30 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10217#L211_T0_init [887] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10246#L212_T0_init [926] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10205#L213_T0_init [1036] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10206#L214_T0_init [916] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10258#L215_T0_init [1072] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10192#L216_T0_init [852] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10193#L217_T0_init [1037] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10207#L218_T0_init [927] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10279#L219_T0_init [931] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10281#L220_T0_init [1119] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10283#L221_T0_init [937] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10054#L222_T0_init [765] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10015#L223_T0_init [756] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10016#L224_T0_init [1049] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 10119#L225_T0_init [797] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10011#L226_T0_init [754] L226_T0_init-->L227_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 10012#L227_T0_init [980] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10057#L228_T0_init [869] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10176#L229_T0_init [1023] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 9994#L230_T0_init [749] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_25) (<= v_hdr.ethernet.etherType_25 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 9995#L231_T0_init [774] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 10074#L232_T0_init [830] L232_T0_init-->L233_T0_init: Formula: (= (store v_emit_16 v_hdr.topology_3 false) v_emit_15)  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 10171#L233_T0_init [1094] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 10120#L234_T0_init [798] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 10101#L235_T0_init [792] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 10102#L236_T0_init [1085] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.port_14) (<= v_hdr.topology.port_14 65536))  InVars {hdr.topology.port=v_hdr.topology.port_14}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[] 10271#L237_T0_init [921] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 10233#L238_T0_init [879] L238_T0_init-->L239_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 10188#L239_T0_init [1031] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 10189#L240_T0_init [912] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 10059#L241_T0_init [767] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 10060#L242_T0_init [1078] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 10263#L243_T0_init [1095] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 10008#L244_T0_init [963] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 10009#L245_T0_init [1084] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 10005#L246_T0_init [962] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 10006#L247_T0_init [859] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 10204#L248_T0_init [1054] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 10235#L249_T0_init [1113] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 10262#L250_T0_init [903] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 10029#L251_T0_init [971] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 10030#L252_T0_init [936] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 9953#L253_T0_init [951] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 9954#L254_T0_init [922] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 9968#L255_T0_init [745] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 9969#L256_T0_init [923] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 10264#havocProcedureFINAL_T0_init [1079] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10247#havocProcedureEXIT_T0_init >[1196] havocProcedureEXIT_T0_init-->L333-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10022#L333-D43 [967] L333-D43-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10023#L333_T0_init [1045] L333_T0_init-->L333_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10200#L333_T0_init-D17 [856] L333_T0_init-D17-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10034#_parser_packetParserENTRY_T0_init [822] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10094#_parser_packetParserENTRY_T0_init-D39 [784] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10095#startENTRY_T0_init [905] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10033#L426_T0_init [973] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 10035#L426-1_T0_init [843] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10183#startEXIT_T0_init >[1167] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10266#_parser_packetParserFINAL-D55 [940] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10110#_parser_packetParserFINAL_T0_init [795] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10111#_parser_packetParserEXIT_T0_init >[1147] _parser_packetParserEXIT_T0_init-->L334-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10280#L334-D47 [1108] L334-D47-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9951#L334_T0_init [888] L334_T0_init-->L334_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9950#L334_T0_init-D27 [740] L334_T0_init-D27-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9952#verifyChecksumFINAL_T0_init [807] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10138#verifyChecksumEXIT_T0_init >[1126] verifyChecksumEXIT_T0_init-->L335-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10150#L335-D49 [915] L335-D49-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9974#L335_T0_init [866] L335_T0_init-->L335_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10216#L335_T0_init-D25 [941] L335_T0_init-D25-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10103#ingressENTRY_T0_init [790] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 10104#L275_T0_init [878] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 10232#L276_T0_init [1106] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 10045#L277_T0_init [867] L277_T0_init-->L277_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10160#L277_T0_init-D35 [820] L277_T0_init-D35-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10044#protect_c_period.applyENTRY_T0_init [978] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 10047#L382_T0_init [1021] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_19))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_19}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_19}  AuxVars[]  AssignedVars[] 10172#L382-1_T0_init [1030] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10152#protect_c_period.applyEXIT_T0_init >[1202] protect_c_period.applyEXIT_T0_init-->L277-1-D77: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10153#L277-1-D77 [1055] L277-1-D77-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9958#L277-1_T0_init [813] L277-1_T0_init-->L277-1_T0_init-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10147#L277-1_T0_init-D7 [1025] L277-1_T0_init-D7-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10184#protect_c_port_config.applyENTRY_T0_init [1098] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_17 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  AuxVars[]  AssignedVars[] 10210#L394_T0_init [1040] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_19))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  AuxVars[]  AssignedVars[] 9959#L394-1_T0_init [1057] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10089#protect_c_port_config.applyEXIT_T0_init >[1163] protect_c_port_config.applyEXIT_T0_init-->L278-D45: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10090#L278-D45 [1035] L278-D45-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10202#L278_T0_init [1082] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_18 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 10269#L280_T0_init [914] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 10068#L281_T0_init [985] L281_T0_init-->L287_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 10070#L287_T0_init [839] L287_T0_init-->L289_T0_init: Formula: (= v_standard_metadata.ingress_port_16 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 10180#L289_T0_init [848] L289_T0_init-->L290_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 10187#L290_T0_init [1068] L290_T0_init-->L291_T0_init: Formula: (< v_meta.period_21 (mod (+ (mod v_protect_c_time_15 281474976710656) (* (mod v_protect_c_last_14 281474976710656) 281474976710655)) 281474976710656))  InVars {meta.period=v_meta.period_21, protect_c_time=v_protect_c_time_15, protect_c_last=v_protect_c_last_14}  OutVars{meta.period=v_meta.period_21, protect_c_time=v_protect_c_time_15, protect_c_last=v_protect_c_last_14}  AuxVars[]  AssignedVars[] 10253#L291_T0_init [1089] L291_T0_init-->L287-1_T0_init: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 9975#L287-1_T0_init [1046] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_12 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_12}  OutVars{protect_c_accepted=v_protect_c_accepted_12, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 10323#L276-2_T0_init [1073] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 9938#L298_T0_init [791] L298_T0_init-->L298_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9955#L298_T0_init-D15 [741] L298_T0_init-D15-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9956#l2_c_l2_forwarding.applyENTRY_T0_init [1122] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_15))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 10273#L326_T0_init [1092] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_17 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 9937#L326-1_T0_init [736] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9939#l2_c_l2_forwarding.applyEXIT_T0_init >[1168] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10098#L297-D73 [816] L297-D73-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10151#L297_T0_init [897] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10321#ingressEXIT_T0_init >[1204] ingressEXIT_T0_init-->L336-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10320#L336-D81 [909] L336-D81-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10316#L336_T0_init [777] L336_T0_init-->L336_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10317#L336_T0_init-D23 [748] L336_T0_init-D23-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10318#egressFINAL_T0_init [983] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10315#egressEXIT_T0_init >[1140] egressEXIT_T0_init-->L337-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10313#L337-D67 [999] L337-D67-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10306#L337_T0_init [918] L337_T0_init-->L337_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10307#L337_T0_init-D1 [1101] L337_T0_init-D1-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10308#createChecksumFINAL_T0_init [899] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10305#createChecksumEXIT_T0_init >[1150] createChecksumEXIT_T0_init-->L338-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10303#L338-D57 [870] L338-D57-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10298#L338_T0_init [827] L338_T0_init-->L340_T0_init: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 10296#L340_T0_init [895] L340_T0_init-->L339-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 10294#L339-1_T0_init [1124] L339-1_T0_init-->L343_T0_init: Formula: (= v__p4ltl_1_8 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_14 281474976710656) (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656))) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{_p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[_p4ltl_1] 10293#L343_T0_init [942] L343_T0_init-->L344_T0_init: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_13))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 10292#L344_T0_init [886] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_32 v_meta.secondary_24))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[_p4ltl_2] 10291#L345_T0_init [834] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 10290#L346_T0_init [835] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_12 v_meta.period_29))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 10289#L347_T0_init [998] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_23))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_23}  OutVars{meta.secondary=v_meta.secondary_23, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 10288#L348_T0_init [1083] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 10287#mainFINAL_T0_init [932] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10286#mainEXIT_T0_init >[1143] mainEXIT_T0_init-->L354-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10285#L354-1-D69 [838] L354-1-D69-->L354-1_accept_S4: Formula: (and v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 v__p4ltl_6_10 v__p4ltl_5_10 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 10053#L354-1_accept_S4 
[2023-01-16 04:14:50,051 INFO  L754   eck$LassoCheckResult]: Loop: 10053#L354-1_accept_S4 [763] L354-1_accept_S4-->L354_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9941#L354_accept_S4 [771] L354_accept_S4-->L354_accept_S4-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10067#L354_accept_S4-D30 [800] L354_accept_S4-D30-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9927#mainENTRY_accept_S4 [877] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10041#mainENTRY_accept_S4-D4 [761] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10042#havocProcedureENTRY_accept_S4 [1120] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 10237#L209_accept_S4 [881] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 10203#L210_accept_S4 [858] L210_accept_S4-->L211_accept_S4: Formula: (= v_standard_metadata.ingress_port_31 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10139#L211_accept_S4 [1007] L211_accept_S4-->L212_accept_S4: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10027#L212_accept_S4 [970] L212_accept_S4-->L213_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10028#L213_accept_S4 [1002] L213_accept_S4-->L214_accept_S4: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10123#L214_accept_S4 [1123] L214_accept_S4-->L215_accept_S4: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10124#L215_accept_S4 [802] L215_accept_S4-->L216_accept_S4: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10125#L216_accept_S4 [855] L216_accept_S4-->L217_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10199#L217_accept_S4 [882] L217_accept_S4-->L218_accept_S4: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10240#L218_accept_S4 [904] L218_accept_S4-->L219_accept_S4: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10174#L219_accept_S4 [832] L219_accept_S4-->L220_accept_S4: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10175#L220_accept_S4 [896] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10096#L221_accept_S4 [994] L221_accept_S4-->L222_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10092#L222_accept_S4 [785] L222_accept_S4-->L223_accept_S4: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9998#L223_accept_S4 [750] L223_accept_S4-->L224_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9999#L224_accept_S4 [900] L224_accept_S4-->L225_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 10257#L225_accept_S4 [1088] L225_accept_S4-->L226_accept_S4: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10201#L226_accept_S4 [857] L226_accept_S4-->L227_accept_S4: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ethernet_2 false))  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 10031#L227_accept_S4 [974] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10032#L228_accept_S4 [762] L228_accept_S4-->L229_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10043#L229_accept_S4 [1062] L229_accept_S4-->L230_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 9996#L230_accept_S4 [960] L230_accept_S4-->L231_accept_S4: Formula: (and (<= v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 9997#L231_accept_S4 [786] L231_accept_S4-->L232_accept_S4: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 10093#L232_accept_S4 [793] L232_accept_S4-->L233_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 10107#L233_accept_S4 [1004] L233_accept_S4-->L234_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 10010#L234_accept_S4 [964] L234_accept_S4-->L235_accept_S4: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 9926#L235_accept_S4 [945] L235_accept_S4-->L236_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 9928#L236_accept_S4 [780] L236_accept_S4-->L237_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 10083#L237_accept_S4 [783] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 10013#L238_accept_S4 [755] L238_accept_S4-->L239_accept_S4: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 10014#L239_accept_S4 [863] L239_accept_S4-->L240_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 10212#L240_accept_S4 [874] L240_accept_S4-->L241_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 10162#L241_accept_S4 [1017] L241_accept_S4-->L242_accept_S4: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 10163#L242_accept_S4 [1066] L242_accept_S4-->L243_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 9929#L243_accept_S4 [946] L243_accept_S4-->L244_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 9930#L244_accept_S4 [933] L244_accept_S4-->L245_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 10254#L245_accept_S4 [1071] L245_accept_S4-->L246_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 10099#L246_accept_S4 [788] L246_accept_S4-->L247_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 9981#L247_accept_S4 [747] L247_accept_S4-->L248_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 9982#L248_accept_S4 [758] L248_accept_S4-->L249_accept_S4: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 10036#L249_accept_S4 [806] L249_accept_S4-->L250_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 10134#L250_accept_S4 [880] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 10234#L251_accept_S4 [1075] L251_accept_S4-->L252_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 10063#L252_accept_S4 [769] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 10064#L253_accept_S4 [1100] L253_accept_S4-->L254_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 10276#L254_accept_S4 [924] L254_accept_S4-->L255_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 10197#L255_accept_S4 [1034] L255_accept_S4-->L256_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 10198#L256_accept_S4 [901] L256_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 9966#havocProcedureFINAL_accept_S4 [744] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9967#havocProcedureEXIT_accept_S4 >[1192] havocProcedureEXIT_accept_S4-->L333-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10278#L333-D44 [1102] L333-D44-->L333_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9971#L333_accept_S4 [1103] L333_accept_S4-->L333_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10159#L333_accept_S4-D18 [1014] L333_accept_S4-D18-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10086#_parser_packetParserENTRY_accept_S4 [846] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10186#_parser_packetParserENTRY_accept_S4-D40 [1070] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10126#startENTRY_accept_S4 [1003] startENTRY_accept_S4-->L426_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10127#L426_accept_S4 [1012] L426_accept_S4-->L426-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 10085#L426-1_accept_S4 [992] L426-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10087#startEXIT_accept_S4 >[1170] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10100#_parser_packetParserFINAL-D56 [996] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9970#_parser_packetParserFINAL_accept_S4 [746] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9972#_parser_packetParserEXIT_accept_S4 >[1191] _parser_packetParserEXIT_accept_S4-->L334-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10007#L334-D48 [1018] L334-D48-->L334_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9961#L334_accept_S4 [861] L334_accept_S4-->L334_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10148#L334_accept_S4-D28 [815] L334_accept_S4-D28-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9960#verifyChecksumFINAL_accept_S4 [742] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9962#verifyChecksumEXIT_accept_S4 >[1183] verifyChecksumEXIT_accept_S4-->L335-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10229#L335-D50 [890] L335-D50-->L335_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9932#L335_accept_S4 [1080] L335_accept_S4-->L335_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10265#L335_accept_S4-D26 [1081] L335_accept_S4-D26-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10190#ingressENTRY_accept_S4 [850] ingressENTRY_accept_S4-->L275_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 9931#L275_accept_S4 [734] L275_accept_S4-->L276_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 9933#L276_accept_S4 [752] L276_accept_S4-->L277_accept_S4: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 10000#L277_accept_S4 [1096] L277_accept_S4-->L277_accept_S4-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10272#L277_accept_S4-D36 [1086] L277_accept_S4-D36-->protect_c_period.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10213#protect_c_period.applyENTRY_accept_S4 [865] protect_c_period.applyENTRY_accept_S4-->L382_accept_S4: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 10078#L382_accept_S4 [776] L382_accept_S4-->L382-1_accept_S4: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_21))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 10080#L382-1_accept_S4 [829] L382-1_accept_S4-->protect_c_period.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10169#protect_c_period.applyEXIT_accept_S4 >[1139] protect_c_period.applyEXIT_accept_S4-->L277-1-D78: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9990#L277-1-D78 [959] L277-1-D78-->L277-1_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9991#L277-1_accept_S4 [872] L277-1_accept_S4-->L277-1_accept_S4-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10225#L277-1_accept_S4-D8 [1050] L277-1_accept_S4-D8-->protect_c_port_config.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10024#protect_c_port_config.applyENTRY_accept_S4 [969] protect_c_port_config.applyENTRY_accept_S4-->L394_accept_S4: Formula: (not (= v_protect_c_port_config.action_run_21 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  AuxVars[]  AssignedVars[] 10026#L394_accept_S4 [935] L394_accept_S4-->L394-1_accept_S4: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_15))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 10106#L394-1_accept_S4 [906] L394-1_accept_S4-->protect_c_port_config.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10214#protect_c_port_config.applyEXIT_accept_S4 >[1178] protect_c_port_config.applyEXIT_accept_S4-->L278-D46: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10215#L278-D46 [1053] L278-D46-->L278_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10157#L278_accept_S4 [817] L278_accept_S4-->L280_accept_S4: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 10158#L280_accept_S4 [919] L280_accept_S4-->L281_accept_S4: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 10182#L281_accept_S4 [842] L281_accept_S4-->L287_accept_S4: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 10141#L287_accept_S4 [809] L287_accept_S4-->L287-1_accept_S4: Formula: (not (= v_standard_metadata.ingress_port_22 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 10142#L287-1_accept_S4 [1061] L287-1_accept_S4-->L276-2_accept_S4: Formula: (= v_protect_c_accepted_15 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 10243#L276-2_accept_S4 [929] L276-2_accept_S4-->L297_accept_S4: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 10003#L297_accept_S4 [961] L297_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10004#ingressEXIT_accept_S4 >[1175] ingressEXIT_accept_S4-->L336-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9940#L336-D82 [737] L336-D82-->L336_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9942#L336_accept_S4 [995] L336_accept_S4-->L336_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10097#L336_accept_S4-D24 [1077] L336_accept_S4-D24-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10260#egressFINAL_accept_S4 [1099] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10275#egressEXIT_accept_S4 >[1188] egressEXIT_accept_S4-->L337-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10208#L337-D68 [1038] L337-D68-->L337_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10209#L337_accept_S4 [911] L337_accept_S4-->L337_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10261#L337_accept_S4-D2 [902] L337_accept_S4-D2-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10238#createChecksumFINAL_accept_S4 [1059] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10239#createChecksumEXIT_accept_S4 >[1154] createChecksumEXIT_accept_S4-->L338-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10191#L338-D58 [851] L338-D58-->L338_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10145#L338_accept_S4 [811] L338_accept_S4-->L340_accept_S4: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 10146#L340_accept_S4 [889] L340_accept_S4-->L339-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 10112#L339-1_accept_S4 [796] L339-1_accept_S4-->L343_accept_S4: Formula: (= v__p4ltl_1_10 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_15 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{_p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[_p4ltl_1] 10113#L343_accept_S4 [907] L343_accept_S4-->L344_accept_S4: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 10173#L344_accept_S4 [831] L344_accept_S4-->L345_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_33 v_meta.secondary_25))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[_p4ltl_2] 9976#L345_accept_S4 [955] L345_accept_S4-->L346_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 9977#L346_accept_S4 [1056] L346_accept_S4-->L347_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_9 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 10230#L347_accept_S4 [1052] L347_accept_S4-->L348_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 10231#L348_accept_S4 [1118] L348_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 10226#mainFINAL_accept_S4 [1048] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10227#mainEXIT_accept_S4 >[1127] mainEXIT_accept_S4-->L354-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10219#L354-1-D70 [871] L354-1-D70-->L354-1_accept_S4: Formula: (and v__p4ltl_6_8 v__p4ltl_5_8)  InVars {_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  OutVars{_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[] 10053#L354-1_accept_S4 
[2023-01-16 04:14:50,052 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:50,052 INFO  L85        PathProgramCache]: Analyzing trace with hash -1044928179, now seen corresponding path program 1 times
[2023-01-16 04:14:50,052 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:50,052 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [316983029]
[2023-01-16 04:14:50,052 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:50,052 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:50,072 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,125 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:50,138 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,214 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:50,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,226 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:50,228 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,236 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:50,238 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,239 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:50,240 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,250 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:50,259 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,326 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:50,327 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,335 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:50,337 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,347 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-01-16 04:14:50,349 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,350 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 110
[2023-01-16 04:14:50,353 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,355 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 04:14:50,356 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:50,358 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:50,359 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:50,359 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [316983029]
[2023-01-16 04:14:50,359 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [316983029] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:50,360 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:50,360 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-01-16 04:14:50,360 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1599557209]
[2023-01-16 04:14:50,360 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:50,361 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:50,361 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:50,361 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-01-16 04:14:50,361 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=168, Unknown=0, NotChecked=0, Total=210
[2023-01-16 04:14:50,362 INFO  L87              Difference]: Start difference. First operand 420 states and 443 transitions. cyclomatic complexity: 25 Second operand  has 15 states, 14 states have (on average 8.0) internal successors, (112), 7 states have internal predecessors, (112), 2 states have call successors, (12), 9 states have call predecessors, (12), 3 states have return successors, (11), 3 states have call predecessors, (11), 2 states have call successors, (11)
[2023-01-16 04:14:55,801 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:55,801 INFO  L93              Difference]: Finished difference Result 2140 states and 2503 transitions.
[2023-01-16 04:14:55,801 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 94 states. 
[2023-01-16 04:14:55,802 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2140 states and 2503 transitions.
[2023-01-16 04:14:55,812 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-01-16 04:14:55,822 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2140 states to 2140 states and 2503 transitions.
[2023-01-16 04:14:55,822 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 975
[2023-01-16 04:14:55,824 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 975
[2023-01-16 04:14:55,825 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2140 states and 2503 transitions.
[2023-01-16 04:14:55,828 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:55,828 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2140 states and 2503 transitions.
[2023-01-16 04:14:55,829 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2140 states and 2503 transitions.
[2023-01-16 04:14:55,852 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2140 to 460.
[2023-01-16 04:14:55,852 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 460 states, 357 states have (on average 1.0756302521008403) internal successors, (384), 357 states have internal predecessors, (384), 48 states have call successors, (48), 48 states have call predecessors, (48), 55 states have return successors, (55), 55 states have call predecessors, (55), 47 states have call successors, (55)
[2023-01-16 04:14:55,853 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 460 states to 460 states and 487 transitions.
[2023-01-16 04:14:55,853 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 460 states and 487 transitions.
[2023-01-16 04:14:55,854 INFO  L399   stractBuchiCegarLoop]: Abstraction has 460 states and 487 transitions.
[2023-01-16 04:14:55,854 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-01-16 04:14:55,854 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 460 states and 487 transitions.
[2023-01-16 04:14:55,855 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:14:55,855 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:14:55,855 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:14:55,856 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:55,856 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:14:55,857 INFO  L752   eck$LassoCheckResult]: Stem: 13085#ULTIMATE.startENTRY_NONWA [826] ULTIMATE.startENTRY_NONWA-->L354-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13084#L354-1_T0_init [759] L354-1_T0_init-->L354_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12970#L354_T0_init [988] L354_T0_init-->L354_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13124#L354_T0_init-D29 [1114] L354_T0_init-D29-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12991#mainENTRY_T0_init [1110] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13182#mainENTRY_T0_init-D3 [804] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12990#havocProcedureENTRY_T0_init [948] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 12992#L209_T0_init [956] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 13030#L210_T0_init [1041] L210_T0_init-->L211_T0_init: Formula: (= v_standard_metadata.ingress_port_30 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 13273#L211_T0_init [887] L211_T0_init-->L212_T0_init: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 13303#L212_T0_init [926] L212_T0_init-->L213_T0_init: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 13260#L213_T0_init [1036] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 13261#L214_T0_init [916] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 13314#L215_T0_init [1072] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 13246#L216_T0_init [852] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 13247#L217_T0_init [1037] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 13262#L218_T0_init [927] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 13336#L219_T0_init [931] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 13338#L220_T0_init [1119] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 13340#L221_T0_init [937] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 13101#L222_T0_init [765] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 13062#L223_T0_init [756] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 13063#L224_T0_init [1049] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 13169#L225_T0_init [797] L225_T0_init-->L226_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 13058#L226_T0_init [754] L226_T0_init-->L227_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 13059#L227_T0_init [980] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 13104#L228_T0_init [869] L228_T0_init-->L229_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 13228#L229_T0_init [1023] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 13041#L230_T0_init [749] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_25) (<= v_hdr.ethernet.etherType_25 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 13042#L231_T0_init [774] L231_T0_init-->L232_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 13121#L232_T0_init [830] L232_T0_init-->L233_T0_init: Formula: (= (store v_emit_16 v_hdr.topology_3 false) v_emit_15)  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 13223#L233_T0_init [1094] L233_T0_init-->L234_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 13170#L234_T0_init [798] L234_T0_init-->L235_T0_init: Formula: (and (<= v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 13149#L235_T0_init [792] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 13150#L236_T0_init [1085] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.port_14) (<= v_hdr.topology.port_14 65536))  InVars {hdr.topology.port=v_hdr.topology.port_14}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[] 13327#L237_T0_init [921] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 13288#L238_T0_init [879] L238_T0_init-->L239_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 13242#L239_T0_init [1031] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 13243#L240_T0_init [912] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.mac_10 281474976710656) (<= 0 v_hdr.topology.mac_10))  InVars {hdr.topology.mac=v_hdr.topology.mac_10}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[] 13106#L241_T0_init [767] L241_T0_init-->L242_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 13107#L242_T0_init [1078] L242_T0_init-->L243_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 13319#L243_T0_init [1095] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 13055#L244_T0_init [963] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 13056#L245_T0_init [1084] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 13052#L246_T0_init [962] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 13053#L247_T0_init [859] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 13259#L248_T0_init [1054] L248_T0_init-->L249_T0_init: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 13290#L249_T0_init [1113] L249_T0_init-->L250_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 13318#L250_T0_init [903] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 13074#L251_T0_init [971] L251_T0_init-->L252_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 13075#L252_T0_init [936] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 12999#L253_T0_init [951] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 13000#L254_T0_init [922] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 13015#L255_T0_init [745] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 13016#L256_T0_init [923] L256_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 13320#havocProcedureFINAL_T0_init [1079] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13304#havocProcedureEXIT_T0_init >[1196] havocProcedureEXIT_T0_init-->L333-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13069#L333-D43 [967] L333-D43-->L333_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13070#L333_T0_init [1045] L333_T0_init-->L333_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13255#L333_T0_init-D17 [856] L333_T0_init-D17-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13079#_parser_packetParserENTRY_T0_init [822] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13139#_parser_packetParserENTRY_T0_init-D39 [784] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13140#startENTRY_T0_init [905] startENTRY_T0_init-->L426_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 13078#L426_T0_init [973] L426_T0_init-->L426-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 13080#L426-1_T0_init [843] L426-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13235#startEXIT_T0_init >[1167] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13322#_parser_packetParserFINAL-D55 [940] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13158#_parser_packetParserFINAL_T0_init [795] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13159#_parser_packetParserEXIT_T0_init >[1147] _parser_packetParserEXIT_T0_init-->L334-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13337#L334-D47 [1108] L334-D47-->L334_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12997#L334_T0_init [888] L334_T0_init-->L334_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12996#L334_T0_init-D27 [740] L334_T0_init-D27-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12998#verifyChecksumFINAL_T0_init [807] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13188#verifyChecksumEXIT_T0_init >[1126] verifyChecksumEXIT_T0_init-->L335-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13201#L335-D49 [915] L335-D49-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13023#L335_T0_init [866] L335_T0_init-->L335_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13271#L335_T0_init-D25 [941] L335_T0_init-D25-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13151#ingressENTRY_T0_init [790] ingressENTRY_T0_init-->L275_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 13152#L275_T0_init [878] L275_T0_init-->L276_T0_init: Formula: (= v_meta.accepted_20 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 13287#L276_T0_init [1106] L276_T0_init-->L277_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 13089#L277_T0_init [867] L277_T0_init-->L277_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13210#L277_T0_init-D35 [820] L277_T0_init-D35-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13088#protect_c_period.applyENTRY_T0_init [978] protect_c_period.applyENTRY_T0_init-->L382_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 13091#L382_T0_init [1021] L382_T0_init-->L382-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_19))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_19}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_19}  AuxVars[]  AssignedVars[] 13225#L382-1_T0_init [1030] L382-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13203#protect_c_period.applyEXIT_T0_init >[1202] protect_c_period.applyEXIT_T0_init-->L277-1-D77: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13204#L277-1-D77 [1055] L277-1-D77-->L277-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13005#L277-1_T0_init [813] L277-1_T0_init-->L277-1_T0_init-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13197#L277-1_T0_init-D7 [1025] L277-1_T0_init-D7-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13236#protect_c_port_config.applyENTRY_T0_init [1098] protect_c_port_config.applyENTRY_T0_init-->L394_T0_init: Formula: (not (= v_protect_c_port_config.action_run_17 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  AuxVars[]  AssignedVars[] 13265#L394_T0_init [1040] L394_T0_init-->L394-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_19))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  AuxVars[]  AssignedVars[] 13006#L394-1_T0_init [1057] L394-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13136#protect_c_port_config.applyEXIT_T0_init >[1163] protect_c_port_config.applyEXIT_T0_init-->L278-D45: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13137#L278-D45 [1035] L278-D45-->L278_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13256#L278_T0_init [1082] L278_T0_init-->L280_T0_init: Formula: (= v_protect_c_accepted_18 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 13325#L280_T0_init [914] L280_T0_init-->L281_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 13115#L281_T0_init [984] L281_T0_init-->L283_T0_init: Formula: (= v_meta.primary_15 v_standard_metadata.ingress_port_19)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_19, meta.primary=v_meta.primary_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19, meta.primary=v_meta.primary_15}  AuxVars[]  AssignedVars[] 13116#L283_T0_init [1109] L283_T0_init-->L283_T0_init-D9: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 13184#L283_T0_init-D9 [1005] L283_T0_init-D9-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13185#protect_c_last_primary.writeENTRY_T0_init [1076] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_20 v_protect_c_last_primary.write_index_3 v_protect_c_last_primary.write_value_3) v_protect_c_last_primary_19)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_20}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_19}  AuxVars[]  AssignedVars[protect_c_last_primary] 13315#protect_c_last_primary.writeFINAL_T0_init [910] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13291#protect_c_last_primary.writeEXIT_T0_init >[1165] protect_c_last_primary.writeEXIT_T0_init-->L283-1-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 13250#L283-1-D71 [853] L283-1-D71-->L283-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13022#L283-1_T0_init [954] L283-1_T0_init-->L287-1_T0_init: Formula: (= v_protect_c_accepted_16 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 13024#L287-1_T0_init [1046] L287-1_T0_init-->L276-2_T0_init: Formula: (= v_protect_c_accepted_12 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_12}  OutVars{protect_c_accepted=v_protect_c_accepted_12, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 13391#L276-2_T0_init [1073] L276-2_T0_init-->L298_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {meta.accepted=v_meta.accepted_16}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[] 13002#L298_T0_init [791] L298_T0_init-->L298_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13001#L298_T0_init-D15 [741] L298_T0_init-D15-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13003#l2_c_l2_forwarding.applyENTRY_T0_init [1122] l2_c_l2_forwarding.applyENTRY_T0_init-->L326_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_15))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 13388#L326_T0_init [1092] L326_T0_init-->L326-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_17 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 13408#L326-1_T0_init [736] L326-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13407#l2_c_l2_forwarding.applyEXIT_T0_init >[1168] l2_c_l2_forwarding.applyEXIT_T0_init-->L297-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13406#L297-D73 [816] L297-D73-->L297_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13405#L297_T0_init [897] L297_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13380#ingressEXIT_T0_init >[1204] ingressEXIT_T0_init-->L336-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13379#L336-D81 [909] L336-D81-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13375#L336_T0_init [777] L336_T0_init-->L336_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13376#L336_T0_init-D23 [748] L336_T0_init-D23-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13377#egressFINAL_T0_init [983] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13374#egressEXIT_T0_init >[1140] egressEXIT_T0_init-->L337-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13372#L337-D67 [999] L337-D67-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13365#L337_T0_init [918] L337_T0_init-->L337_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13366#L337_T0_init-D1 [1101] L337_T0_init-D1-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13367#createChecksumFINAL_T0_init [899] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13364#createChecksumEXIT_T0_init >[1150] createChecksumEXIT_T0_init-->L338-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13362#L338-D57 [870] L338-D57-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13357#L338_T0_init [827] L338_T0_init-->L340_T0_init: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 13355#L340_T0_init [895] L340_T0_init-->L339-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 13353#L339-1_T0_init [1124] L339-1_T0_init-->L343_T0_init: Formula: (= v__p4ltl_1_8 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_14 281474976710656) (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656))) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{_p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[_p4ltl_1] 13352#L343_T0_init [942] L343_T0_init-->L344_T0_init: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_13))) (or (and v__p4ltl_0_7 .cse0) (and (not .cse0) (not v__p4ltl_0_7))))  InVars {_p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_13, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 13351#L344_T0_init [886] L344_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_32 v_meta.secondary_24))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[_p4ltl_2] 13350#L345_T0_init [834] L345_T0_init-->L346_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 13349#L346_T0_init [835] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_12 v_meta.period_29))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_12, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 13348#L347_T0_init [998] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_23))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_23}  OutVars{meta.secondary=v_meta.secondary_23, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 13347#L348_T0_init [1083] L348_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 13346#mainFINAL_T0_init [932] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13345#mainEXIT_T0_init >[1143] mainEXIT_T0_init-->L354-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13344#L354-1-D69 [838] L354-1-D69-->L354-1_accept_S4: Formula: (and v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 v__p4ltl_6_10 v__p4ltl_5_10 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_10, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 13100#L354-1_accept_S4 
[2023-01-16 04:14:55,858 INFO  L754   eck$LassoCheckResult]: Loop: 13100#L354-1_accept_S4 [763] L354-1_accept_S4-->L354_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12984#L354_accept_S4 [771] L354_accept_S4-->L354_accept_S4-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13114#L354_accept_S4-D30 [800] L354_accept_S4-D30-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12973#mainENTRY_accept_S4 [877] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13095#mainENTRY_accept_S4-D4 [761] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13096#havocProcedureENTRY_accept_S4 [1120] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 13292#L209_accept_S4 [881] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 13258#L210_accept_S4 [858] L210_accept_S4-->L211_accept_S4: Formula: (= v_standard_metadata.ingress_port_31 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 13191#L211_accept_S4 [1007] L211_accept_S4-->L212_accept_S4: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 13076#L212_accept_S4 [970] L212_accept_S4-->L213_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 13077#L213_accept_S4 [1002] L213_accept_S4-->L214_accept_S4: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 13173#L214_accept_S4 [1123] L214_accept_S4-->L215_accept_S4: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 13174#L215_accept_S4 [802] L215_accept_S4-->L216_accept_S4: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 13175#L216_accept_S4 [855] L216_accept_S4-->L217_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 13254#L217_accept_S4 [882] L217_accept_S4-->L218_accept_S4: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 13295#L218_accept_S4 [904] L218_accept_S4-->L219_accept_S4: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 13226#L219_accept_S4 [832] L219_accept_S4-->L220_accept_S4: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 13227#L220_accept_S4 [896] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 13144#L221_accept_S4 [994] L221_accept_S4-->L222_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 13141#L222_accept_S4 [785] L222_accept_S4-->L223_accept_S4: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 13045#L223_accept_S4 [750] L223_accept_S4-->L224_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 13046#L224_accept_S4 [900] L224_accept_S4-->L225_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 13313#L225_accept_S4 [1088] L225_accept_S4-->L226_accept_S4: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 13257#L226_accept_S4 [857] L226_accept_S4-->L227_accept_S4: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ethernet_2 false))  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 13081#L227_accept_S4 [974] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 13082#L228_accept_S4 [762] L228_accept_S4-->L229_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 13097#L229_accept_S4 [1062] L229_accept_S4-->L230_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 13043#L230_accept_S4 [960] L230_accept_S4-->L231_accept_S4: Formula: (and (<= v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 13044#L231_accept_S4 [786] L231_accept_S4-->L232_accept_S4: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 13142#L232_accept_S4 [793] L232_accept_S4-->L233_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 13155#L233_accept_S4 [1004] L233_accept_S4-->L234_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[hdr.topology.identifier] 13057#L234_accept_S4 [964] L234_accept_S4-->L235_accept_S4: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 12972#L235_accept_S4 [945] L235_accept_S4-->L236_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 12974#L236_accept_S4 [780] L236_accept_S4-->L237_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 13130#L237_accept_S4 [783] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 13060#L238_accept_S4 [755] L238_accept_S4-->L239_accept_S4: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 13061#L239_accept_S4 [863] L239_accept_S4-->L240_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 13267#L240_accept_S4 [874] L240_accept_S4-->L241_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 13214#L241_accept_S4 [1017] L241_accept_S4-->L242_accept_S4: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 13215#L242_accept_S4 [1066] L242_accept_S4-->L243_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 12975#L243_accept_S4 [946] L243_accept_S4-->L244_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 12976#L244_accept_S4 [933] L244_accept_S4-->L245_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 13311#L245_accept_S4 [1071] L245_accept_S4-->L246_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 13146#L246_accept_S4 [788] L246_accept_S4-->L247_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 13028#L247_accept_S4 [747] L247_accept_S4-->L248_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 13029#L248_accept_S4 [758] L248_accept_S4-->L249_accept_S4: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 13083#L249_accept_S4 [806] L249_accept_S4-->L250_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 13186#L250_accept_S4 [880] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 13289#L251_accept_S4 [1075] L251_accept_S4-->L252_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 13110#L252_accept_S4 [769] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 13111#L253_accept_S4 [1100] L253_accept_S4-->L254_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 13333#L254_accept_S4 [924] L254_accept_S4-->L255_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 13251#L255_accept_S4 [1034] L255_accept_S4-->L256_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 13252#L256_accept_S4 [901] L256_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 13013#havocProcedureFINAL_accept_S4 [744] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13014#havocProcedureEXIT_accept_S4 >[1192] havocProcedureEXIT_accept_S4-->L333-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13335#L333-D44 [1102] L333-D44-->L333_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13018#L333_accept_S4 [1103] L333_accept_S4-->L333_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13211#L333_accept_S4-D18 [1014] L333_accept_S4-D18-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13133#_parser_packetParserENTRY_accept_S4 [846] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13240#_parser_packetParserENTRY_accept_S4-D40 [1070] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13176#startENTRY_accept_S4 [1003] startENTRY_accept_S4-->L426_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 13177#L426_accept_S4 [1012] L426_accept_S4-->L426-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 13132#L426-1_accept_S4 [992] L426-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13134#startEXIT_accept_S4 >[1170] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13147#_parser_packetParserFINAL-D56 [996] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13017#_parser_packetParserFINAL_accept_S4 [746] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13019#_parser_packetParserEXIT_accept_S4 >[1191] _parser_packetParserEXIT_accept_S4-->L334-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13054#L334-D48 [1018] L334-D48-->L334_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13008#L334_accept_S4 [861] L334_accept_S4-->L334_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13200#L334_accept_S4-D28 [815] L334_accept_S4-D28-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13007#verifyChecksumFINAL_accept_S4 [742] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13009#verifyChecksumEXIT_accept_S4 >[1183] verifyChecksumEXIT_accept_S4-->L335-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13284#L335-D50 [890] L335-D50-->L335_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12978#L335_accept_S4 [1080] L335_accept_S4-->L335_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13321#L335_accept_S4-D26 [1081] L335_accept_S4-D26-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13245#ingressENTRY_accept_S4 [850] ingressENTRY_accept_S4-->L275_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 12977#L275_accept_S4 [734] L275_accept_S4-->L276_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 12979#L276_accept_S4 [752] L276_accept_S4-->L277_accept_S4: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 13049#L277_accept_S4 [1096] L277_accept_S4-->L277_accept_S4-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13328#L277_accept_S4-D36 [1086] L277_accept_S4-D36-->protect_c_period.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13268#protect_c_period.applyENTRY_accept_S4 [865] protect_c_period.applyENTRY_accept_S4-->L382_accept_S4: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 13126#L382_accept_S4 [776] L382_accept_S4-->L382-1_accept_S4: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_21))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 13128#L382-1_accept_S4 [829] L382-1_accept_S4-->protect_c_period.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13221#protect_c_period.applyEXIT_accept_S4 >[1139] protect_c_period.applyEXIT_accept_S4-->L277-1-D78: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13037#L277-1-D78 [959] L277-1-D78-->L277-1_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13038#L277-1_accept_S4 [872] L277-1_accept_S4-->L277-1_accept_S4-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13280#L277-1_accept_S4-D8 [1050] L277-1_accept_S4-D8-->protect_c_port_config.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13071#protect_c_port_config.applyENTRY_accept_S4 [969] protect_c_port_config.applyENTRY_accept_S4-->L394_accept_S4: Formula: (not (= v_protect_c_port_config.action_run_21 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  AuxVars[]  AssignedVars[] 13073#L394_accept_S4 [935] L394_accept_S4-->L394-1_accept_S4: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_15))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 13154#L394-1_accept_S4 [906] L394-1_accept_S4-->protect_c_port_config.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13269#protect_c_port_config.applyEXIT_accept_S4 >[1178] protect_c_port_config.applyEXIT_accept_S4-->L278-D46: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13270#L278-D46 [1053] L278-D46-->L278_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13208#L278_accept_S4 [817] L278_accept_S4-->L280_accept_S4: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 13209#L280_accept_S4 [919] L280_accept_S4-->L281_accept_S4: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 13234#L281_accept_S4 [842] L281_accept_S4-->L287_accept_S4: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 13189#L287_accept_S4 [809] L287_accept_S4-->L287-1_accept_S4: Formula: (not (= v_standard_metadata.ingress_port_22 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 13190#L287-1_accept_S4 [1061] L287-1_accept_S4-->L276-2_accept_S4: Formula: (= v_protect_c_accepted_15 v_meta.accepted_18)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[meta.accepted] 13298#L276-2_accept_S4 [929] L276-2_accept_S4-->L297_accept_S4: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 13050#L297_accept_S4 [961] L297_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13051#ingressEXIT_accept_S4 >[1175] ingressEXIT_accept_S4-->L336-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12983#L336-D82 [737] L336-D82-->L336_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12985#L336_accept_S4 [995] L336_accept_S4-->L336_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13143#L336_accept_S4-D24 [1077] L336_accept_S4-D24-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13316#egressFINAL_accept_S4 [1099] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13332#egressEXIT_accept_S4 >[1188] egressEXIT_accept_S4-->L337-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13263#L337-D68 [1038] L337-D68-->L337_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13264#L337_accept_S4 [911] L337_accept_S4-->L337_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13317#L337_accept_S4-D2 [902] L337_accept_S4-D2-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13293#createChecksumFINAL_accept_S4 [1059] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13294#createChecksumEXIT_accept_S4 >[1154] createChecksumEXIT_accept_S4-->L338-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13244#L338-D58 [851] L338-D58-->L338_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13193#L338_accept_S4 [811] L338_accept_S4-->L340_accept_S4: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 13194#L340_accept_S4 [889] L340_accept_S4-->L339-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 13160#L339-1_accept_S4 [796] L339-1_accept_S4-->L343_accept_S4: Formula: (= v__p4ltl_1_10 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_15 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  OutVars{_p4ltl_1=v__p4ltl_1_10, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[_p4ltl_1] 13161#L343_accept_S4 [907] L343_accept_S4-->L344_accept_S4: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 13224#L344_accept_S4 [831] L344_accept_S4-->L345_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_33 v_meta.secondary_25))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[_p4ltl_2] 13020#L345_accept_S4 [955] L345_accept_S4-->L346_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 13021#L346_accept_S4 [1056] L346_accept_S4-->L347_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_9 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 13285#L347_accept_S4 [1052] L347_accept_S4-->L348_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 13286#L348_accept_S4 [1118] L348_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 13281#mainFINAL_accept_S4 [1048] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13282#mainEXIT_accept_S4 >[1127] mainEXIT_accept_S4-->L354-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13272#L354-1-D70 [871] L354-1-D70-->L354-1_accept_S4: Formula: (and v__p4ltl_6_8 v__p4ltl_5_8)  InVars {_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  OutVars{_p4ltl_6=v__p4ltl_6_8, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[] 13100#L354-1_accept_S4 
[2023-01-16 04:14:55,859 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:14:55,859 INFO  L85        PathProgramCache]: Analyzing trace with hash 919203808, now seen corresponding path program 1 times
[2023-01-16 04:14:55,859 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:14:55,859 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [542891780]
[2023-01-16 04:14:55,859 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:14:55,859 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:55,871 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:55,914 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:14:55,921 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:55,961 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:55,965 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:55,973 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:14:55,975 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:55,980 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:14:55,980 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:55,981 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:14:55,982 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:55,990 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:14:55,994 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:56,000 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:14:56,002 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:56,007 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:14:56,008 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:56,012 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:14:56,014 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:56,018 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:14:56,019 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:56,020 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:14:56,021 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:56,022 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:14:56,023 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:14:56,024 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:14:56,025 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:14:56,025 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [542891780]
[2023-01-16 04:14:56,025 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [542891780] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:14:56,025 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:14:56,025 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 04:14:56,026 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [149608841]
[2023-01-16 04:14:56,026 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:14:56,026 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:14:56,026 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:14:56,026 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-01-16 04:14:56,027 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=140, Unknown=0, NotChecked=0, Total=182
[2023-01-16 04:14:56,027 INFO  L87              Difference]: Start difference. First operand 460 states and 487 transitions. cyclomatic complexity: 29 Second operand  has 14 states, 13 states have (on average 8.692307692307692) internal successors, (113), 5 states have internal predecessors, (113), 2 states have call successors, (13), 10 states have call predecessors, (13), 3 states have return successors, (12), 3 states have call predecessors, (12), 2 states have call successors, (12)
[2023-01-16 04:14:57,942 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:14:57,943 INFO  L93              Difference]: Finished difference Result 1017 states and 1170 transitions.
[2023-01-16 04:14:57,943 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 78 states. 
[2023-01-16 04:14:57,943 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1017 states and 1170 transitions.
[2023-01-16 04:14:57,947 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 04:14:57,947 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1017 states to 0 states and 0 transitions.
[2023-01-16 04:14:57,947 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-01-16 04:14:57,948 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-01-16 04:14:57,948 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-01-16 04:14:57,948 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:14:57,948 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:14:57,948 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:14:57,948 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:14:57,948 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-01-16 04:14:57,948 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-01-16 04:14:57,948 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 04:14:57,948 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-01-16 04:14:57,953 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:14:57 BasicIcfg
[2023-01-16 04:14:57,953 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-01-16 04:14:57,953 INFO  L158              Benchmark]: Toolchain (without parser) took 18700.55ms. Allocated memory was 89.1MB in the beginning and 920.6MB in the end (delta: 831.5MB). Free memory was 63.5MB in the beginning and 795.6MB in the end (delta: -732.1MB). Peak memory consumption was 99.7MB. Max. memory is 4.3GB.
[2023-01-16 04:14:57,953 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.12ms. Allocated memory is still 89.1MB. Free memory is still 65.5MB. There was no memory consumed. Max. memory is 4.3GB.
[2023-01-16 04:14:57,954 INFO  L158              Benchmark]: Boogie Preprocessor took 39.17ms. Allocated memory is still 89.1MB. Free memory was 63.5MB in the beginning and 60.9MB in the end (delta: 2.6MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-01-16 04:14:57,954 INFO  L158              Benchmark]: ThufvSpecLang took 32.89ms. Allocated memory is still 89.1MB. Free memory was 60.9MB in the beginning and 58.7MB in the end (delta: 2.2MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 04:14:57,954 INFO  L158              Benchmark]: RCFGBuilder took 355.42ms. Allocated memory is still 89.1MB. Free memory was 58.6MB in the beginning and 58.9MB in the end (delta: -279.6kB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
[2023-01-16 04:14:57,954 INFO  L158              Benchmark]: ThufvLTL2Aut took 52.64ms. Allocated memory is still 89.1MB. Free memory was 58.9MB in the beginning and 55.6MB in the end (delta: 3.3MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-01-16 04:14:57,955 INFO  L158              Benchmark]: Büchi Program Product took 221.42ms. Allocated memory is still 89.1MB. Free memory was 55.6MB in the beginning and 27.5MB in the end (delta: 28.1MB). Peak memory consumption was 28.3MB. Max. memory is 4.3GB.
[2023-01-16 04:14:57,955 INFO  L158              Benchmark]: BlockEncodingV2 took 95.59ms. Allocated memory is still 89.1MB. Free memory was 27.3MB in the beginning and 56.2MB in the end (delta: -28.9MB). Peak memory consumption was 9.4MB. Max. memory is 4.3GB.
[2023-01-16 04:14:57,955 INFO  L158              Benchmark]: BuchiAutomizer took 17898.18ms. Allocated memory was 89.1MB in the beginning and 920.6MB in the end (delta: 831.5MB). Free memory was 56.2MB in the beginning and 795.6MB in the end (delta: -739.4MB). Peak memory consumption was 92.1MB. Max. memory is 4.3GB.
[2023-01-16 04:14:57,956 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    399 locations, 473 edges
  - StatisticsResult: Encoded RCFG
    391 locations, 462 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.12ms. Allocated memory is still 89.1MB. Free memory is still 65.5MB. There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 39.17ms. Allocated memory is still 89.1MB. Free memory was 63.5MB in the beginning and 60.9MB in the end (delta: 2.6MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 32.89ms. Allocated memory is still 89.1MB. Free memory was 60.9MB in the beginning and 58.7MB in the end (delta: 2.2MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 355.42ms. Allocated memory is still 89.1MB. Free memory was 58.6MB in the beginning and 58.9MB in the end (delta: -279.6kB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 52.64ms. Allocated memory is still 89.1MB. Free memory was 58.9MB in the beginning and 55.6MB in the end (delta: 3.3MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 221.42ms. Allocated memory is still 89.1MB. Free memory was 55.6MB in the beginning and 27.5MB in the end (delta: 28.1MB). Peak memory consumption was 28.3MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 95.59ms. Allocated memory is still 89.1MB. Free memory was 27.3MB in the beginning and 56.2MB in the end (delta: -28.9MB). Peak memory consumption was 9.4MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 17898.18ms. Allocated memory was 89.1MB in the beginning and 920.6MB in the end (delta: 831.5MB). Free memory was 56.2MB in the beginning and 795.6MB in the end (delta: -739.4MB). Peak memory consumption was 92.1MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    2 locations, 3 edges
  - StatisticsResult: Initial RCFG
    160 locations, 196 edges
  - StatisticsResult: BuchiProgram size
    399 locations, 473 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 8 terminating modules (8 trivial, 0 deterministic, 0 nondeterministic). 8 modules have a trivial ranking function, the largest among these consists of 15 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 17.8s and 9 iterations.  TraceHistogramMax:1. Analysis of lassos took 1.9s. Construction of modules took 9.0s. Büchi inclusion checks took 6.5s. Highest rank in rank-based complementation 0. Minimization of det autom 8. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 7 MinimizatonAttempts, 4605 StatesRemovedByMinimization, 7 NontrivialMinimizations. Non-live state removal took 0.1s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 12619 SdHoareTripleChecker+Valid, 10.1s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 12525 mSDsluCounter, 8514 SdHoareTripleChecker+Invalid, 9.0s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 4468 mSDsCounter, 5512 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 18816 IncrementalHoareTripleChecker+Invalid, 24328 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 5512 mSolverCounterUnsat, 4046 mSDtfsCounter, 18816 mSolverCounterSat, 0.2s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU8 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((_p4ltl_6 == true && _p4ltl_5 == true)) )) || ( ( ( []((!((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_4 == true))) ) || ( (!((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_4 == true)) U ((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_0 == true) ) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
