$date
	Sun Nov  5 12:26:13 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_CU $end
$var reg 1 ! clk $end
$upscope $end
$scope module test_CU $end
$var reg 1 " reset $end
$upscope $end
$scope module test_CU $end
$var wire 16 # pc_out [15:0] $end
$upscope $end
$scope module test_CU $end
$var wire 8 $ alu_result [7:0] $end
$upscope $end
$scope module test_CU $end
$var wire 3 % state [2:0] $end
$upscope $end
$scope module test_CU $end
$var wire 1 & hold $end
$upscope $end
$scope module test_CU $end
$var wire 4 ' opcode [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 '
0&
b0 %
bx $
b0 #
1"
0!
$end
#5000
b1 %
1&
0"
1!
#10000
0!
#15000
b101 $
b10 %
1!
#20000
0!
#25000
b11 %
1!
#30000
0!
#35000
0&
b100 %
1!
#40000
0!
#45000
b1 #
b0 %
1!
#50000
0!
#55000
b1011 '
b10 #
b1 %
1&
1!
#60000
0!
#65000
b10 %
1!
#70000
0!
#75000
b11 %
1!
#80000
0!
#85000
0&
b0 %
1!
#90000
0!
#95000
b11 #
b1 %
1&
1!
#100000
0!
#105000
b10 %
1!
#110000
0!
#115000
b11 %
1!
#120000
0!
#125000
0&
b0 %
1!
#130000
0!
#135000
b0 '
b100 #
b1 %
1&
1!
#140000
0!
#145000
bx $
b10 %
1!
#150000
0!
#155000
b11 %
1!
#160000
0!
#165000
0&
b0 %
1!
#170000
0!
#175000
b111 '
b101 #
b1 %
1&
1!
#180000
0!
#185000
1!
#190000
0!
#195000
1!
#200000
0!
#205000
1!
#210000
0!
#215000
1!
#220000
0!
#225000
1!
#230000
0!
#235000
1!
#240000
0!
#245000
1!
#250000
0!
#255000
1!
#260000
0!
#265000
1!
#270000
0!
#275000
1!
#280000
0!
#285000
1!
#290000
0!
#295000
1!
#300000
0!
