-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Wed Oct 16 20:35:45 2019
-- Host        : DESKTOP-3TNSMFC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/ip/brd_testAERDVSSM_0_0/brd_testAERDVSSM_0_0_sim_netlist.vhdl
-- Design      : brd_testAERDVSSM_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffg900-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear is
  port (
    TimestampResetBuffer_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AERSMFifoFull_AI : in STD_LOGIC;
    \OutFifoControl_SO_reg[AlmostEmpty_S]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \StateTimestampNext_DP_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FifoData_DO_reg[12]\ : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    State_DN1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear is
  signal \State_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \^timestampresetbuffer_s\ : STD_LOGIC;
begin
  TimestampResetBuffer_S <= \^timestampresetbuffer_s\;
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Output_SO_reg[0]\,
      Q => \^timestampresetbuffer_s\
    );
\State_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0602060206030602"
    )
        port map (
      I0 => \State_DP_reg[2]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^timestampresetbuffer_s\,
      I5 => AERSMFifoFull_AI,
      O => D(0)
    );
\State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => \State_DP[2]_i_2_n_0\,
      I1 => \OutFifoControl_SO_reg[AlmostEmpty_S]\,
      I2 => \State_DP_reg[1]\,
      I3 => \State_DP_reg[1]_0\,
      I4 => \StateTimestampNext_DP_reg[2]\(0),
      I5 => \FifoData_DO_reg[12]\,
      O => D(1)
    );
\State_DP[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AERSMFifoAlmostFull_AI,
      I1 => AERSMFifoFull_AI,
      I2 => \^timestampresetbuffer_s\,
      I3 => State_DN1,
      O => \State_DP[2]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_59 is
  port (
    \FSM_onehot_State_DP_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[26]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_State_DP_reg[23]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[34]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[29]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias33Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_59 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_59;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_59 is
  signal \FSM_onehot_State_DP[26]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[1]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[34]\ : STD_LOGIC;
  signal \Memory_SP_i_1__35_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[26]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[34]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__35\ : label is "soft_lutpair16";
begin
  \FSM_onehot_State_DP_reg[1]\ <= \^fsm_onehot_state_dp_reg[1]\;
  \FSM_onehot_State_DP_reg[34]\ <= \^fsm_onehot_state_dp_reg[34]\;
\FSM_onehot_State_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_onehot_State_DP[26]_i_2_n_0\,
      I1 => Bias23Changed_S,
      I2 => Bias27Changed_S,
      I3 => Bias26Changed_S,
      I4 => Bias25Changed_S,
      I5 => Bias24Changed_S,
      O => \FSM_onehot_State_DP_reg[26]\(2)
    );
\FSM_onehot_State_DP[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out\(0),
      I1 => \^fsm_onehot_state_dp_reg[1]\,
      O => \FSM_onehot_State_DP_reg[26]\(0)
    );
\FSM_onehot_State_DP[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[34]\,
      I1 => Bias25Changed_S,
      I2 => Bias24Changed_S,
      I3 => Memory_SP_reg_2,
      I4 => Bias35Changed_S,
      I5 => Bias36Changed_S,
      O => \FSM_onehot_State_DP_reg[23]\
    );
\FSM_onehot_State_DP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[26]_i_2_n_0\,
      I1 => Memory_SP_reg_0,
      I2 => Bias15Changed_S,
      I3 => Bias16Changed_S,
      I4 => Bias14Changed_S,
      I5 => Memory_SP_reg_1,
      O => \FSM_onehot_State_DP_reg[26]\(3)
    );
\FSM_onehot_State_DP[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[1]\,
      I1 => \out\(0),
      I2 => Bias35Changed_S,
      I3 => Bias36Changed_S,
      I4 => Memory_SP_reg_3,
      O => \FSM_onehot_State_DP[26]_i_2_n_0\
    );
\FSM_onehot_State_DP[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \out\(0),
      I1 => \^fsm_onehot_state_dp_reg[1]\,
      I2 => Bias11Changed_S,
      I3 => Bias10Changed_S,
      I4 => Bias13Changed_S,
      I5 => Bias14Changed_S,
      O => \FSM_onehot_State_DP_reg[29]\
    );
\FSM_onehot_State_DP[34]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[1]\,
      I1 => \out\(0),
      O => \^fsm_onehot_state_dp_reg[34]\
    );
\FSM_onehot_State_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[1]\,
      I1 => \out\(0),
      I2 => Bias35Changed_S,
      I3 => Bias36Changed_S,
      I4 => Bias33Changed_S,
      I5 => Bias34Changed_S,
      O => \FSM_onehot_State_DP_reg[26]\(1)
    );
\Memory_SP_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[1]\,
      O => \Memory_SP_i_1__35_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__35_n_0\,
      Q => \^fsm_onehot_state_dp_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_60 is
  port (
    Bias9Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_60 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_60;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_60 is
  signal \^bias9changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__10_n_0\ : STD_LOGIC;
begin
  Bias9Changed_S <= \^bias9changed_s\;
\Memory_SP_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias9changed_s\,
      O => \Memory_SP_i_1__10_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__10_n_0\,
      Q => \^bias9changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_61 is
  port (
    Bias8Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[34]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias28Changed_S : in STD_LOGIC;
    Bias30Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_61 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_61;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_61 is
  signal \^bias8changed_s\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[34]\ : STD_LOGIC;
  signal \Memory_SP_i_1__9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[34]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__9\ : label is "soft_lutpair14";
begin
  Bias8Changed_S <= \^bias8changed_s\;
  \FSM_onehot_State_DP_reg[34]\ <= \^fsm_onehot_state_dp_reg[34]\;
\FSM_onehot_State_DP[34]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias8changed_s\,
      I1 => Bias9Changed_S,
      O => \^fsm_onehot_state_dp_reg[34]\
    );
\FSM_onehot_State_DP[46]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[34]\,
      I1 => Bias28Changed_S,
      I2 => Bias30Changed_S,
      I3 => Memory_SP_reg_0,
      I4 => Bias36Changed_S,
      I5 => ChipChanged_S,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\Memory_SP_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias8changed_s\,
      O => \Memory_SP_i_1__9_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__9_n_0\,
      Q => \^bias8changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_62 is
  port (
    \FSM_onehot_State_DP_reg[34]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias6Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias5Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_62 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_62;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_62 is
  signal \^fsm_onehot_state_dp_reg[34]\ : STD_LOGIC;
  signal \Memory_SP_i_1__8_n_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[34]\ <= \^fsm_onehot_state_dp_reg[34]\;
\FSM_onehot_State_DP[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[34]\,
      I1 => Bias6Changed_S,
      I2 => Memory_SP_reg_0,
      I3 => Memory_SP_reg_1,
      I4 => Bias5Changed_S,
      I5 => Memory_SP_reg_2,
      O => D(0)
    );
\FSM_onehot_State_DP[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[34]\,
      I1 => Bias6Changed_S,
      I2 => Bias9Changed_S,
      I3 => Bias8Changed_S,
      O => \FSM_onehot_State_DP_reg[39]\
    );
\Memory_SP_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[34]\,
      O => \Memory_SP_i_1__8_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__8_n_0\,
      Q => \^fsm_onehot_state_dp_reg[34]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_63 is
  port (
    Bias6Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[36]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias7Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_63 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_63;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_63 is
  signal \^bias6changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[36]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__7\ : label is "soft_lutpair13";
begin
  Bias6Changed_S <= \^bias6changed_s\;
\FSM_onehot_State_DP[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias6changed_s\,
      I1 => Bias7Changed_S,
      O => \FSM_onehot_State_DP_reg[36]\
    );
\Memory_SP_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias6changed_s\,
      O => \Memory_SP_i_1__7_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__7_n_0\,
      Q => \^bias6changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_64 is
  port (
    Bias5Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_64 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_64;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_64 is
  signal \^bias5changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__6_n_0\ : STD_LOGIC;
begin
  Bias5Changed_S <= \^bias5changed_s\;
\Memory_SP_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias5changed_s\,
      O => \Memory_SP_i_1__6_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__6_n_0\,
      Q => \^bias5changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_65 is
  port (
    \FSM_onehot_State_DP_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias5Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias2Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_65 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_65;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_65 is
  signal \^fsm_onehot_state_dp_reg[39]\ : STD_LOGIC;
  signal \Memory_SP_i_1__5_n_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[39]\ <= \^fsm_onehot_state_dp_reg[39]\;
\FSM_onehot_State_DP[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[39]\,
      I1 => Bias5Changed_S,
      I2 => Memory_SP_reg_0,
      I3 => Memory_SP_reg_1,
      I4 => Bias2Changed_S,
      I5 => Memory_SP_reg_2,
      O => D(0)
    );
\FSM_onehot_State_DP[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[39]\,
      I1 => Bias5Changed_S,
      I2 => Memory_SP_reg_0,
      I3 => Memory_SP_reg_1,
      I4 => Bias1Changed_S,
      I5 => Memory_SP_reg_3,
      O => D(1)
    );
\FSM_onehot_State_DP[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[39]\,
      I1 => Bias5Changed_S,
      I2 => Memory_SP_reg_0,
      I3 => Memory_SP_reg_1,
      I4 => Memory_SP_reg_3,
      I5 => Bias1Changed_S,
      O => D(2)
    );
\Memory_SP_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[39]\,
      O => \Memory_SP_i_1__5_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__5_n_0\,
      Q => \^fsm_onehot_state_dp_reg[39]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_66 is
  port (
    Bias3Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[37]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_66 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_66;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_66 is
  signal \^bias3changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[37]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__4\ : label is "soft_lutpair12";
begin
  Bias3Changed_S <= \^bias3changed_s\;
\FSM_onehot_State_DP[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^bias3changed_s\,
      I1 => \out\(0),
      I2 => ChipChanged_S,
      O => \FSM_onehot_State_DP_reg[37]\
    );
\Memory_SP_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^bias3changed_s\,
      O => \Memory_SP_i_1__4_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__4_n_0\,
      Q => \^bias3changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_67 is
  port (
    \FSM_onehot_State_DP_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_onehot_State_DP_reg[12]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[20]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[16]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Bias7Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    Memory_SP_reg_5 : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Memory_SP_reg_6 : in STD_LOGIC;
    Bias22Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    Memory_SP_reg_7 : in STD_LOGIC;
    Bias30Changed_S : in STD_LOGIC;
    Bias28Changed_S : in STD_LOGIC;
    Bias31Changed_S : in STD_LOGIC;
    Bias32Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias33Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_67 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_67;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_67 is
  signal \FSM_onehot_State_DP[21]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[12]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[20]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[6]\ : STD_LOGIC;
  signal \Memory_SP_i_1__34_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[16]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[21]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[36]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[6]_i_1\ : label is "soft_lutpair10";
begin
  \FSM_onehot_State_DP_reg[12]\ <= \^fsm_onehot_state_dp_reg[12]\;
  \FSM_onehot_State_DP_reg[20]\ <= \^fsm_onehot_state_dp_reg[20]\;
  \FSM_onehot_State_DP_reg[6]\ <= \^fsm_onehot_state_dp_reg[6]\;
\FSM_onehot_State_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[12]\,
      I1 => Bias30Changed_S,
      I2 => Bias32Changed_S,
      I3 => Bias31Changed_S,
      I4 => Bias34Changed_S,
      I5 => Bias33Changed_S,
      O => D(1)
    );
\FSM_onehot_State_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[12]\,
      I1 => Memory_SP_reg_7,
      I2 => Bias30Changed_S,
      I3 => Bias28Changed_S,
      I4 => Bias31Changed_S,
      I5 => Bias32Changed_S,
      O => D(2)
    );
\FSM_onehot_State_DP[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => ChipChanged_S,
      O => \FSM_onehot_State_DP_reg[16]\
    );
\FSM_onehot_State_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_onehot_State_DP[21]_i_2_n_0\,
      I1 => Memory_SP_reg_2,
      I2 => Bias24Changed_S,
      I3 => Bias25Changed_S,
      I4 => Bias27Changed_S,
      I5 => Bias26Changed_S,
      O => D(3)
    );
\FSM_onehot_State_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[20]\,
      I1 => Memory_SP_reg_2,
      I2 => Bias27Changed_S,
      I3 => Bias26Changed_S,
      I4 => Memory_SP_reg_6,
      I5 => Bias20Changed_S,
      O => D(4)
    );
\FSM_onehot_State_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \FSM_onehot_State_DP[21]_i_2_n_0\,
      I1 => Memory_SP_reg_4,
      I2 => Bias20Changed_S,
      I3 => Bias19Changed_S,
      I4 => Memory_SP_reg_2,
      I5 => Memory_SP_reg_5,
      O => D(5)
    );
\FSM_onehot_State_DP[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => Bias35Changed_S,
      I2 => Memory_SP_reg_6,
      O => \FSM_onehot_State_DP[21]_i_2_n_0\
    );
\FSM_onehot_State_DP[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => Bias35Changed_S,
      I2 => Bias22Changed_S,
      I3 => Bias23Changed_S,
      I4 => Bias24Changed_S,
      I5 => Bias25Changed_S,
      O => \^fsm_onehot_state_dp_reg[20]\
    );
\FSM_onehot_State_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[12]\,
      I1 => Memory_SP_reg_0,
      I2 => Bias14Changed_S,
      I3 => Bias13Changed_S,
      I4 => Bias15Changed_S,
      I5 => Bias16Changed_S,
      O => D(6)
    );
\FSM_onehot_State_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => Bias35Changed_S,
      I2 => Memory_SP_reg_2,
      I3 => Memory_SP_reg_0,
      I4 => Bias11Changed_S,
      I5 => Memory_SP_reg_3,
      O => D(7)
    );
\FSM_onehot_State_DP[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[12]\,
      I1 => Memory_SP_reg_0,
      I2 => Bias9Changed_S,
      I3 => Bias8Changed_S,
      I4 => Bias7Changed_S,
      I5 => Memory_SP_reg_1,
      O => D(8)
    );
\FSM_onehot_State_DP[36]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => Bias35Changed_S,
      I2 => \out\(0),
      I3 => ChipChanged_S,
      O => \^fsm_onehot_state_dp_reg[12]\
    );
\FSM_onehot_State_DP[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[6]\,
      I1 => \out\(0),
      I2 => ChipChanged_S,
      O => D(0)
    );
\Memory_SP_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[6]\,
      O => \Memory_SP_i_1__34_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__34_n_0\,
      Q => \^fsm_onehot_state_dp_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_68 is
  port (
    Bias35Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias36Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_68 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_68;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_68 is
  signal \^bias35changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__33_n_0\ : STD_LOGIC;
begin
  Bias35Changed_S <= \^bias35changed_s\;
\FSM_onehot_State_DP[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^bias35changed_s\,
      I1 => ChipChanged_S,
      I2 => \out\(0),
      I3 => Bias36Changed_S,
      O => D(0)
    );
\Memory_SP_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^bias35changed_s\,
      O => \Memory_SP_i_1__33_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__33_n_0\,
      Q => \^bias35changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_69 is
  port (
    \FSM_onehot_State_DP_reg[8]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias33Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias32Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias36Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_69 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_69;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_69 is
  signal \^fsm_onehot_state_dp_reg[8]\ : STD_LOGIC;
  signal \Memory_SP_i_1__32_n_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[8]\ <= \^fsm_onehot_state_dp_reg[8]\;
\FSM_onehot_State_DP[46]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[8]\,
      I1 => Bias33Changed_S,
      I2 => Bias35Changed_S,
      I3 => Bias32Changed_S,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\FSM_onehot_State_DP[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[8]\,
      I1 => ChipChanged_S,
      I2 => \out\(0),
      I3 => Bias35Changed_S,
      I4 => Bias36Changed_S,
      O => D(0)
    );
\Memory_SP_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[8]\,
      O => \Memory_SP_i_1__32_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__32_n_0\,
      Q => \^fsm_onehot_state_dp_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_70 is
  port (
    Bias33Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[13]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias34Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_70 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_70;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_70 is
  signal \^bias33changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__31_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[13]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__31\ : label is "soft_lutpair9";
begin
  Bias33Changed_S <= \^bias33changed_s\;
\FSM_onehot_State_DP[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bias33changed_s\,
      I1 => Bias34Changed_S,
      O => \FSM_onehot_State_DP_reg[13]\
    );
\Memory_SP_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias33changed_s\,
      O => \Memory_SP_i_1__31_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__31_n_0\,
      Q => \^bias33changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_71 is
  port (
    \FSM_onehot_State_DP_reg[10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_State_DP_reg[15]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias35Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias31Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias33Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_71 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_71;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_71 is
  signal \^fsm_onehot_state_dp_reg[10]\ : STD_LOGIC;
  signal \Memory_SP_i_1__30_n_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[10]\ <= \^fsm_onehot_state_dp_reg[10]\;
\FSM_onehot_State_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[10]\,
      I1 => Bias36Changed_S,
      I2 => Bias35Changed_S,
      I3 => Memory_SP_reg_1,
      I4 => Bias33Changed_S,
      I5 => Bias34Changed_S,
      O => D(0)
    );
\FSM_onehot_State_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[10]\,
      I1 => Bias35Changed_S,
      I2 => Memory_SP_reg_0,
      I3 => Bias31Changed_S,
      I4 => Bias36Changed_S,
      I5 => Memory_SP_reg_1,
      O => D(1)
    );
\FSM_onehot_State_DP[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[10]\,
      I1 => Bias31Changed_S,
      I2 => Bias34Changed_S,
      I3 => Bias33Changed_S,
      O => \FSM_onehot_State_DP_reg[15]\
    );
\Memory_SP_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[10]\,
      O => \Memory_SP_i_1__30_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__30_n_0\,
      Q => \^fsm_onehot_state_dp_reg[10]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_72 is
  port (
    Bias31Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias7Changed_S : in STD_LOGIC;
    Bias6Changed_S : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Bias0Changed_S : in STD_LOGIC;
    Bias5Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_72 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_72;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_72 is
  signal \^bias31changed_s\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_24_n_0\ : STD_LOGIC;
  signal \Memory_SP_i_1__29_n_0\ : STD_LOGIC;
begin
  Bias31Changed_S <= \^bias31changed_s\;
\FSM_onehot_State_DP[46]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_onehot_State_DP[46]_i_24_n_0\,
      I1 => Memory_SP_reg_3,
      I2 => Memory_SP_reg_4,
      I3 => Bias4Changed_S,
      I4 => Bias7Changed_S,
      I5 => Bias6Changed_S,
      O => \FSM_onehot_State_DP[46]_i_18_n_0\
    );
\FSM_onehot_State_DP[46]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^bias31changed_s\,
      I1 => Bias1Changed_S,
      I2 => Bias0Changed_S,
      I3 => Bias5Changed_S,
      O => \FSM_onehot_State_DP[46]_i_24_n_0\
    );
\FSM_onehot_State_DP[46]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => \out\(1),
      I1 => \FSM_onehot_State_DP[46]_i_18_n_0\,
      I2 => Memory_SP_reg_0,
      I3 => Memory_SP_reg_1,
      I4 => Memory_SP_reg_2,
      I5 => \out\(0),
      O => \FSM_onehot_State_DP_reg[0]\
    );
\Memory_SP_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(2),
      I1 => CO(0),
      I2 => \^bias31changed_s\,
      O => \Memory_SP_i_1__29_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__29_n_0\,
      Q => \^bias31changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_73 is
  port (
    \FSM_onehot_State_DP_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_State_DP_reg[31]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[20]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Bias28Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias33Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias31Changed_S : in STD_LOGIC;
    Bias32Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_73 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_73;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_73 is
  signal \FSM_onehot_State_DP[29]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[15]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[20]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[31]\ : STD_LOGIC;
  signal \Memory_SP_i_1__28_n_0\ : STD_LOGIC;
begin
  \FSM_onehot_State_DP_reg[15]\ <= \^fsm_onehot_state_dp_reg[15]\;
  \FSM_onehot_State_DP_reg[20]\ <= \^fsm_onehot_state_dp_reg[20]\;
  \FSM_onehot_State_DP_reg[31]\ <= \^fsm_onehot_state_dp_reg[31]\;
\FSM_onehot_State_DP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[15]\,
      I1 => Bias28Changed_S,
      I2 => Bias26Changed_S,
      I3 => Bias27Changed_S,
      I4 => Memory_SP_reg_0,
      I5 => Memory_SP_reg_4,
      O => D(0)
    );
\FSM_onehot_State_DP[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[15]\,
      I1 => Bias28Changed_S,
      I2 => Bias33Changed_S,
      I3 => Bias34Changed_S,
      I4 => Bias31Changed_S,
      I5 => Bias32Changed_S,
      O => \^fsm_onehot_state_dp_reg[20]\
    );
\FSM_onehot_State_DP[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_onehot_State_DP[29]_i_2_n_0\,
      I1 => Bias18Changed_S,
      I2 => ChipChanged_S,
      I3 => \out\(0),
      O => D(1)
    );
\FSM_onehot_State_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[29]_i_2_n_0\,
      I1 => Bias18Changed_S,
      I2 => Bias17Changed_S,
      I3 => Memory_SP_reg_3,
      I4 => Bias16Changed_S,
      I5 => Bias15Changed_S,
      O => D(2)
    );
\FSM_onehot_State_DP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_onehot_State_DP[29]_i_2_n_0\,
      I1 => \FSM_onehot_State_DP_reg[0]\,
      I2 => Bias16Changed_S,
      I3 => Bias15Changed_S,
      I4 => Bias18Changed_S,
      I5 => Bias17Changed_S,
      O => D(3)
    );
\FSM_onehot_State_DP[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[20]\,
      I1 => Bias35Changed_S,
      I2 => Bias36Changed_S,
      I3 => Memory_SP_reg_2,
      O => \FSM_onehot_State_DP[29]_i_2_n_0\
    );
\FSM_onehot_State_DP[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[31]\,
      I1 => Memory_SP_reg_0,
      I2 => Bias9Changed_S,
      I3 => Bias8Changed_S,
      I4 => Memory_SP_reg_1,
      O => D(4)
    );
\FSM_onehot_State_DP[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[20]\,
      I1 => Bias17Changed_S,
      I2 => Bias18Changed_S,
      I3 => Memory_SP_reg_2,
      O => \^fsm_onehot_state_dp_reg[31]\
    );
\Memory_SP_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[15]\,
      O => \Memory_SP_i_1__28_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__28_n_0\,
      Q => \^fsm_onehot_state_dp_reg[15]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_74 is
  port (
    Bias2Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias3Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_74 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_74;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_74 is
  signal \^bias2changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__3_n_0\ : STD_LOGIC;
begin
  Bias2Changed_S <= \^bias2changed_s\;
\FSM_onehot_State_DP[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^bias2changed_s\,
      I1 => ChipChanged_S,
      I2 => \out\(0),
      I3 => Bias3Changed_S,
      O => \FSM_onehot_State_DP_reg[39]\
    );
\Memory_SP_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^bias2changed_s\,
      O => \Memory_SP_i_1__3_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__3_n_0\,
      Q => \^bias2changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_75 is
  port (
    Bias28Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_75 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_75;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_75 is
  signal \^bias28changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__27_n_0\ : STD_LOGIC;
begin
  Bias28Changed_S <= \^bias28changed_s\;
\Memory_SP_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias28changed_s\,
      O => \Memory_SP_i_1__27_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__27_n_0\,
      Q => \^bias28changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_76 is
  port (
    \FSM_onehot_State_DP_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_State_DP_reg[26]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[33]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias7Changed_S : in STD_LOGIC;
    Bias6Changed_S : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias5Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_5 : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Memory_SP_reg_6 : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    Memory_SP_reg_7 : in STD_LOGIC;
    Memory_SP_reg_8 : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Memory_SP_reg_9 : in STD_LOGIC;
    Bias22Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_76 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_76;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_76 is
  signal \FSM_onehot_State_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[36]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[14]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[21]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[26]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[33]\ : STD_LOGIC;
  signal \Memory_SP_i_1__26_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[21]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[24]_i_2\ : label is "soft_lutpair8";
begin
  \FSM_onehot_State_DP_reg[14]\ <= \^fsm_onehot_state_dp_reg[14]\;
  \FSM_onehot_State_DP_reg[21]\ <= \^fsm_onehot_state_dp_reg[21]\;
  \FSM_onehot_State_DP_reg[26]\ <= \^fsm_onehot_state_dp_reg[26]\;
  \FSM_onehot_State_DP_reg[33]\ <= \^fsm_onehot_state_dp_reg[33]\;
\FSM_onehot_State_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[14]\,
      I1 => Memory_SP_reg_2,
      I2 => Bias36Changed_S,
      I3 => Bias35Changed_S,
      I4 => \out\(0),
      I5 => ChipChanged_S,
      O => D(0)
    );
\FSM_onehot_State_DP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[24]_i_2_n_0\,
      I1 => Bias25Changed_S,
      I2 => Bias24Changed_S,
      I3 => Bias22Changed_S,
      I4 => Bias23Changed_S,
      I5 => Memory_SP_reg_0,
      O => D(1)
    );
\FSM_onehot_State_DP[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[14]\,
      I1 => Bias26Changed_S,
      I2 => Bias25Changed_S,
      I3 => Bias24Changed_S,
      O => \^fsm_onehot_state_dp_reg[21]\
    );
\FSM_onehot_State_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[24]_i_2_n_0\,
      I1 => Bias20Changed_S,
      I2 => Bias19Changed_S,
      I3 => Bias17Changed_S,
      I4 => Bias18Changed_S,
      I5 => Memory_SP_reg_7,
      O => D(2)
    );
\FSM_onehot_State_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_onehot_State_DP[24]_i_2_n_0\,
      I1 => Memory_SP_reg_8,
      I2 => Bias16Changed_S,
      I3 => Bias19Changed_S,
      I4 => Bias20Changed_S,
      I5 => Memory_SP_reg_9,
      O => D(3)
    );
\FSM_onehot_State_DP[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[14]\,
      I1 => Bias26Changed_S,
      I2 => Memory_SP_reg_2,
      O => \FSM_onehot_State_DP[24]_i_2_n_0\
    );
\FSM_onehot_State_DP[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[21]\,
      I1 => Bias19Changed_S,
      I2 => Bias20Changed_S,
      I3 => Bias22Changed_S,
      I4 => Bias23Changed_S,
      O => \^fsm_onehot_state_dp_reg[26]\
    );
\FSM_onehot_State_DP[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[33]\,
      I1 => Bias9Changed_S,
      I2 => ChipChanged_S,
      I3 => \out\(0),
      O => D(4)
    );
\FSM_onehot_State_DP[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[33]\,
      I1 => Memory_SP_reg_5,
      I2 => Bias6Changed_S,
      I3 => Bias7Changed_S,
      I4 => Bias9Changed_S,
      I5 => Bias8Changed_S,
      O => D(5)
    );
\FSM_onehot_State_DP[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[36]_i_2_n_0\,
      I1 => Bias7Changed_S,
      I2 => Bias6Changed_S,
      I3 => Bias4Changed_S,
      I4 => Bias5Changed_S,
      I5 => Memory_SP_reg_0,
      O => D(6)
    );
\FSM_onehot_State_DP[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[36]_i_2_n_0\,
      I1 => Memory_SP_reg_1,
      I2 => Bias4Changed_S,
      I3 => Bias3Changed_S,
      I4 => Bias5Changed_S,
      I5 => Memory_SP_reg_0,
      O => D(7)
    );
\FSM_onehot_State_DP[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[26]\,
      I1 => Bias18Changed_S,
      I2 => Bias17Changed_S,
      I3 => Memory_SP_reg_2,
      I4 => Memory_SP_reg_3,
      I5 => Memory_SP_reg_4,
      O => \FSM_onehot_State_DP[36]_i_2_n_0\
    );
\FSM_onehot_State_DP[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[26]\,
      I1 => Bias36Changed_S,
      I2 => Bias35Changed_S,
      I3 => Memory_SP_reg_2,
      I4 => Memory_SP_reg_3,
      I5 => Memory_SP_reg_6,
      O => \^fsm_onehot_state_dp_reg[33]\
    );
\Memory_SP_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^fsm_onehot_state_dp_reg[14]\,
      O => \Memory_SP_i_1__26_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__26_n_0\,
      Q => \^fsm_onehot_state_dp_reg[14]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_77 is
  port (
    Bias26Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_77 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_77;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_77 is
  signal \^bias26changed_s\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \Memory_SP_i_1__25_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[16]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__25\ : label is "soft_lutpair7";
begin
  Bias26Changed_S <= \^bias26changed_s\;
\FSM_onehot_State_DP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[16]_i_2_n_0\,
      I1 => Memory_SP_reg_0,
      I2 => Bias35Changed_S,
      I3 => Bias25Changed_S,
      I4 => \out\(0),
      I5 => Memory_SP_reg_1,
      O => D(0)
    );
\FSM_onehot_State_DP[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias26changed_s\,
      I1 => Bias27Changed_S,
      O => \FSM_onehot_State_DP[16]_i_2_n_0\
    );
\Memory_SP_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^bias26changed_s\,
      O => \Memory_SP_i_1__25_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__25_n_0\,
      Q => \^bias26changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_78 is
  port (
    Bias25Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_78 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_78;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_78 is
  signal \^bias25changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__24_n_0\ : STD_LOGIC;
begin
  Bias25Changed_S <= \^bias25changed_s\;
\Memory_SP_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias25changed_s\,
      O => \Memory_SP_i_1__24_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__24_n_0\,
      Q => \^bias25changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_79 is
  port (
    Bias24Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_79 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_79;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_79 is
  signal \^bias24changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__23_n_0\ : STD_LOGIC;
begin
  Bias24Changed_S <= \^bias24changed_s\;
\Memory_SP_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias24changed_s\,
      O => \Memory_SP_i_1__23_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__23_n_0\,
      Q => \^bias24changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_8 is
  port (
    Memory_SP_reg_0 : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HighestTimestampSent_SN6_out : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \State_DP_reg[1]\ : in STD_LOGIC;
    \FifoData_DO_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \Output_SO_reg[0]\ : in STD_LOGIC;
    \Count_DP_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \State_DP_reg[1]_1\ : in STD_LOGIC;
    \State_DP_reg[1]_2\ : in STD_LOGIC;
    \State_DP_reg[1]_3\ : in STD_LOGIC;
    \State_DP_reg[1]_4\ : in STD_LOGIC;
    \State_DP_reg[1]_5\ : in STD_LOGIC;
    \State_DP_reg[1]_6\ : in STD_LOGIC;
    \State_DP_reg[1]_7\ : in STD_LOGIC;
    \State_DP_reg[1]_8\ : in STD_LOGIC;
    \State_DP_reg[1]_9\ : in STD_LOGIC;
    \State_DP_reg[1]_10\ : in STD_LOGIC;
    FifoData_DO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \State_DP_reg[4]\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    State_DN1 : in STD_LOGIC;
    HighestTimestampSent_SN0 : in STD_LOGIC;
    \State_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \TimestampBuffer_D_reg[2]\ : in STD_LOGIC;
    \TimestampBuffer_D_reg[11]\ : in STD_LOGIC;
    \State_DP_reg[4]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_8 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_8;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_8 is
  signal \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal HighestTimestampSent_SP_i_5_n_0 : STD_LOGIC;
  signal \Memory_SP_i_1__0_n_0\ : STD_LOGIC;
  signal \^memory_sp_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[0]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[15]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[15]_INST_0_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[15]_INST_0_i_2\ : label is "soft_lutpair48";
begin
  Memory_SP_reg_0 <= \^memory_sp_reg_0\;
\AERSMOutFifoData_DO[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(0),
      I2 => \State_DP_reg[1]\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \FifoData_DO_reg[0]\,
      O => AERSMOutFifoData_DO(0)
    );
\AERSMOutFifoData_DO[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(10),
      I2 => \State_DP_reg[1]_9\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(9),
      O => AERSMOutFifoData_DO(10)
    );
\AERSMOutFifoData_DO[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(11),
      I2 => \State_DP_reg[1]_10\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(10),
      O => AERSMOutFifoData_DO(11)
    );
\AERSMOutFifoData_DO[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \Output_SO_reg[0]\,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I2 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I3 => Q(12),
      I4 => FifoData_DO(0),
      I5 => \State_DP_reg[4]\,
      O => AERSMOutFifoData_DO(12)
    );
\AERSMOutFifoData_DO[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \Output_SO_reg[0]\,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I2 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I3 => Q(13),
      I4 => FifoData_DO(1),
      I5 => \State_DP_reg[4]\,
      O => AERSMOutFifoData_DO(13)
    );
\AERSMOutFifoData_DO[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \Output_SO_reg[0]\,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I2 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I3 => Q(14),
      I4 => FifoData_DO(2),
      I5 => \State_DP_reg[4]\,
      O => AERSMOutFifoData_DO(14)
    );
\AERSMOutFifoData_DO[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I1 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      O => AERSMOutFifoData_DO(15)
    );
\AERSMOutFifoData_DO[15]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_3_n_0\,
      I1 => HighestTimestampSent_SP,
      I2 => State_DN1,
      O => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[15]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_3_n_0\,
      I1 => HighestTimestampSent_SN0,
      O => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^memory_sp_reg_0\,
      I1 => \State_DP_reg[4]_0\(1),
      I2 => \State_DP_reg[4]_0\(2),
      I3 => \State_DP_reg[4]_0\(3),
      I4 => \State_DP_reg[4]_0\(4),
      I5 => \State_DP_reg[4]_0\(0),
      O => \AERSMOutFifoData_DO[15]_INST_0_i_3_n_0\
    );
\AERSMOutFifoData_DO[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(1),
      I2 => \State_DP_reg[1]_0\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(0),
      O => AERSMOutFifoData_DO(1)
    );
\AERSMOutFifoData_DO[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(2),
      I2 => \State_DP_reg[1]_1\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(1),
      O => AERSMOutFifoData_DO(2)
    );
\AERSMOutFifoData_DO[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(3),
      I2 => \State_DP_reg[1]_2\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(2),
      O => AERSMOutFifoData_DO(3)
    );
\AERSMOutFifoData_DO[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(4),
      I2 => \State_DP_reg[1]_3\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(3),
      O => AERSMOutFifoData_DO(4)
    );
\AERSMOutFifoData_DO[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(5),
      I2 => \State_DP_reg[1]_4\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(4),
      O => AERSMOutFifoData_DO(5)
    );
\AERSMOutFifoData_DO[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(6),
      I2 => \State_DP_reg[1]_5\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(5),
      O => AERSMOutFifoData_DO(6)
    );
\AERSMOutFifoData_DO[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(7),
      I2 => \State_DP_reg[1]_6\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(6),
      O => AERSMOutFifoData_DO(7)
    );
\AERSMOutFifoData_DO[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(8),
      I2 => \State_DP_reg[1]_7\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(7),
      O => AERSMOutFifoData_DO(8)
    );
\AERSMOutFifoData_DO[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[15]_INST_0_i_2_n_0\,
      I1 => Q(9),
      I2 => \State_DP_reg[1]_8\,
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \Output_SO_reg[0]\,
      I5 => \Count_DP_reg[11]\(8),
      O => AERSMOutFifoData_DO(9)
    );
HighestTimestampSent_SP_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => HighestTimestampSent_SP_i_5_n_0,
      I1 => \TimestampBuffer_D_reg[2]\,
      I2 => HighestTimestampSent_SP,
      I3 => State_DN1,
      I4 => HighestTimestampSent_SN0,
      O => HighestTimestampSent_SN6_out
    );
HighestTimestampSent_SP_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(14),
      I3 => \^memory_sp_reg_0\,
      I4 => \TimestampBuffer_D_reg[11]\,
      O => HighestTimestampSent_SP_i_5_n_0
    );
\Memory_SP_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2FFFFFFFF"
    )
        port map (
      I0 => \^memory_sp_reg_0\,
      I1 => \State_DP_reg[4]_0\(1),
      I2 => \State_DP_reg[4]_0\(2),
      I3 => \State_DP_reg[4]_0\(3),
      I4 => \State_DP_reg[4]_1\,
      I5 => CO(0),
      O => \Memory_SP_i_1__0_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \Memory_SP_i_1__0_n_0\,
      Q => \^memory_sp_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_80 is
  port (
    Bias23Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_80 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_80;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_80 is
  signal \^bias23changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__22_n_0\ : STD_LOGIC;
begin
  Bias23Changed_S <= \^bias23changed_s\;
\Memory_SP_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias23changed_s\,
      O => \Memory_SP_i_1__22_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__22_n_0\,
      Q => \^bias23changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_81 is
  port (
    Bias22Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias2Changed_S : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_81 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_81;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_81 is
  signal \^bias22changed_s\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[21]\ : STD_LOGIC;
  signal \Memory_SP_i_1__21_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[21]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__21\ : label is "soft_lutpair6";
begin
  Bias22Changed_S <= \^bias22changed_s\;
  \FSM_onehot_State_DP_reg[21]\ <= \^fsm_onehot_state_dp_reg[21]\;
\FSM_onehot_State_DP[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias22changed_s\,
      I1 => Bias23Changed_S,
      O => \^fsm_onehot_state_dp_reg[21]\
    );
\FSM_onehot_State_DP[46]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[21]\,
      I1 => Bias2Changed_S,
      I2 => Bias3Changed_S,
      I3 => Bias10Changed_S,
      I4 => Bias11Changed_S,
      I5 => Memory_SP_reg_0,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\Memory_SP_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias22changed_s\,
      O => \Memory_SP_i_1__21_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__21_n_0\,
      Q => \^bias22changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_82 is
  port (
    Bias20Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_82 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_82;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_82 is
  signal \^bias20changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__20_n_0\ : STD_LOGIC;
begin
  Bias20Changed_S <= \^bias20changed_s\;
\Memory_SP_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias20changed_s\,
      O => \Memory_SP_i_1__20_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__20_n_0\,
      Q => \^bias20changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_83 is
  port (
    Bias1Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_83 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_83;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_83 is
  signal \^bias1changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__2_n_0\ : STD_LOGIC;
begin
  Bias1Changed_S <= \^bias1changed_s\;
\Memory_SP_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias1changed_s\,
      O => \Memory_SP_i_1__2_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__2_n_0\,
      Q => \^bias1changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_84 is
  port (
    Bias19Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias20Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_84 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_84;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_84 is
  signal \^bias19changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__19_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[46]_i_26\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__19\ : label is "soft_lutpair5";
begin
  Bias19Changed_S <= \^bias19changed_s\;
\FSM_onehot_State_DP[46]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias19changed_s\,
      I1 => Bias20Changed_S,
      O => \FSM_onehot_State_DP_reg[0]\
    );
\Memory_SP_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias19changed_s\,
      O => \Memory_SP_i_1__19_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__19_n_0\,
      Q => \^bias19changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_85 is
  port (
    Bias18Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[24]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias17Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_85 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_85;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_85 is
  signal \^bias18changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__18_n_0\ : STD_LOGIC;
begin
  Bias18Changed_S <= \^bias18changed_s\;
\FSM_onehot_State_DP[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^bias18changed_s\,
      I1 => Bias17Changed_S,
      I2 => \out\(0),
      I3 => ChipChanged_S,
      O => \FSM_onehot_State_DP_reg[24]\
    );
\Memory_SP_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(1),
      I1 => CO(0),
      I2 => \^bias18changed_s\,
      O => \Memory_SP_i_1__18_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__18_n_0\,
      Q => \^bias18changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_86 is
  port (
    Bias17Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[26]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias18Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_86 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_86;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_86 is
  signal \^bias17changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__17_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[26]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Memory_SP_i_1__17\ : label is "soft_lutpair4";
begin
  Bias17Changed_S <= \^bias17changed_s\;
\FSM_onehot_State_DP[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bias17changed_s\,
      I1 => Bias18Changed_S,
      O => \FSM_onehot_State_DP_reg[26]\
    );
\Memory_SP_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias17changed_s\,
      O => \Memory_SP_i_1__17_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__17_n_0\,
      Q => \^bias17changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_87 is
  port (
    Bias16Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[28]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias15Changed_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_87 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_87;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_87 is
  signal \^bias16changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__16_n_0\ : STD_LOGIC;
begin
  Bias16Changed_S <= \^bias16changed_s\;
\FSM_onehot_State_DP[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^bias16changed_s\,
      I1 => Bias15Changed_S,
      I2 => Bias14Changed_S,
      I3 => Bias13Changed_S,
      O => \FSM_onehot_State_DP_reg[28]\
    );
\Memory_SP_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias16changed_s\,
      O => \Memory_SP_i_1__16_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__16_n_0\,
      Q => \^bias16changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_88 is
  port (
    Bias15Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_88 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_88;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_88 is
  signal \^bias15changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__15_n_0\ : STD_LOGIC;
begin
  Bias15Changed_S <= \^bias15changed_s\;
\Memory_SP_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias15changed_s\,
      O => \Memory_SP_i_1__15_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__15_n_0\,
      Q => \^bias15changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_89 is
  port (
    Bias14Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_89 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_89;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_89 is
  signal \^bias14changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__14_n_0\ : STD_LOGIC;
begin
  Bias14Changed_S <= \^bias14changed_s\;
\Memory_SP_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias14changed_s\,
      O => \Memory_SP_i_1__14_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__14_n_0\,
      Q => \^bias14changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_90 is
  port (
    Bias13Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bias14Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_90 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_90;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_90 is
  signal \^bias13changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__13_n_0\ : STD_LOGIC;
begin
  Bias13Changed_S <= \^bias13changed_s\;
\FSM_onehot_State_DP[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^bias13changed_s\,
      I1 => Bias14Changed_S,
      I2 => Bias15Changed_S,
      I3 => Bias16Changed_S,
      I4 => Bias11Changed_S,
      I5 => Bias10Changed_S,
      O => \FSM_onehot_State_DP_reg[32]\
    );
\Memory_SP_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias13changed_s\,
      O => \Memory_SP_i_1__13_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__13_n_0\,
      Q => \^bias13changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_91 is
  port (
    Bias11Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_91 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_91;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_91 is
  signal \^bias11changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__12_n_0\ : STD_LOGIC;
begin
  Bias11Changed_S <= \^bias11changed_s\;
\Memory_SP_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias11changed_s\,
      O => \Memory_SP_i_1__12_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__12_n_0\,
      Q => \^bias11changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_92 is
  port (
    Bias10Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_92 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_92;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_92 is
  signal \^bias10changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__11_n_0\ : STD_LOGIC;
begin
  Bias10Changed_S <= \^bias10changed_s\;
\Memory_SP_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias10changed_s\,
      O => \Memory_SP_i_1__11_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__11_n_0\,
      Q => \^bias10changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_93 is
  port (
    Bias0Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_93 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_93;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_93 is
  signal \^bias0changed_s\ : STD_LOGIC;
  signal \Memory_SP_i_1__1_n_0\ : STD_LOGIC;
begin
  Bias0Changed_S <= \^bias0changed_s\;
\Memory_SP_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \out\(0),
      I1 => CO(0),
      I2 => \^bias0changed_s\,
      O => \Memory_SP_i_1__1_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => \Memory_SP_i_1__1_n_0\,
      Q => \^bias0changed_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ is
  port (
    DVSAERAckReg_SB : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]\ : out STD_LOGIC;
    StatisticsEventsRow_SN : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DVSAERAckReg_SB0 : in STD_LOGIC;
    \State_DN__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : in STD_LOGIC;
    DVSAERReq_ABI : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DVSEventDataReg_D : in STD_LOGIC_VECTOR ( 0 to 0 );
    DVSAERData_AI_6_sp_1 : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ : entity is "ContinuousCounter";
end \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ is
  signal AckCount_S : STD_LOGIC;
  signal Count_DN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Count_DP : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Count_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal DVSAERAck_SBO_i_2_n_0 : STD_LOGIC;
  signal DVSAERAck_SBO_i_4_n_0 : STD_LOGIC;
  signal DVSAERData_AI_6_sn_1 : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \^statisticseventsrow_sn\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[1]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of DVSAERAck_SBO_i_4 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[1]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Output_SO[12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Output_SO[13]_i_1\ : label is "soft_lutpair38";
begin
  DVSAERData_AI_6_sn_1 <= DVSAERData_AI_6_sp_1;
  StatisticsEventsRow_SN <= \^statisticseventsrow_sn\;
\Count_DP[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C300C300D300F3"
    )
        port map (
      I0 => Count_DP(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => Count_DP(0),
      I4 => \out\(0),
      I5 => \Count_DP[1]_i_2_n_0\,
      O => Count_DN(0)
    );
\Count_DP[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F10FF10F0000"
    )
        port map (
      I0 => \Count_DP[1]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => Count_DP(0),
      I5 => Count_DP(1),
      O => Count_DN(1)
    );
\Count_DP[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Count_DP(2),
      I1 => Count_DP(3),
      O => \Count_DP[1]_i_2_n_0\
    );
\Count_DP[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844884422112311"
    )
        port map (
      I0 => \out\(2),
      I1 => \Count_DP[2]_i_2_n_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => Count_DP(3),
      I5 => Count_DP(2),
      O => Count_DN(2)
    );
\Count_DP[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Count_DP(0),
      I1 => Count_DP(1),
      O => \Count_DP[2]_i_2_n_0\
    );
\Count_DP[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => DVSAERReq_ABI,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(2),
      O => AckCount_S
    );
\Count_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00007F80000080"
    )
        port map (
      I0 => Count_DP(1),
      I1 => Count_DP(0),
      I2 => Count_DP(2),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Count_DP(3),
      O => Count_DN(3)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => AckCount_S,
      CLR => AR(0),
      D => Count_DN(0),
      Q => Count_DP(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => AckCount_S,
      CLR => AR(0),
      D => Count_DN(1),
      Q => Count_DP(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => AckCount_S,
      CLR => AR(0),
      D => Count_DN(2),
      Q => Count_DP(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => AckCount_S,
      CLR => AR(0),
      D => Count_DN(3),
      Q => Count_DP(3)
    );
DVSAERAck_SBO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DVSAERAck_SBO_i_2_n_0,
      I1 => DVSAERAckReg_SB0,
      O => DVSAERAckReg_SB
    );
DVSAERAck_SBO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDCF010FF1CF010F"
    )
        port map (
      I0 => \Count_DP[1]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => DVSAERReq_ABI,
      I5 => DVSAERAck_SBO_i_4_n_0,
      O => DVSAERAck_SBO_i_2_n_0
    );
DVSAERAck_SBO_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Count_DP(0),
      I1 => Count_DP(2),
      I2 => Count_DP(3),
      I3 => Count_DP(1),
      O => DVSAERAck_SBO_i_4_n_0
    );
\FSM_sequential_State_DP[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050BFFFF050B0000"
    )
        port map (
      I0 => \out\(2),
      I1 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I5 => in0(0),
      O => \FSM_sequential_State_DP_reg[0]\
    );
\FSM_sequential_State_DP[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \State_DN__0\(0),
      I1 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I2 => in0(1),
      O => \FSM_sequential_State_DP_reg[1]\
    );
\FSM_sequential_State_DP[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \State_DN__0\(1),
      I1 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I2 => in0(2),
      O => \FSM_sequential_State_DP_reg[2]\
    );
\FSM_sequential_State_DP[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_4__0_n_0\,
      I1 => \FSM_sequential_State_DP[2]_i_5__0_n_0\,
      I2 => DVSAERReq_ABI,
      I3 => DI(0),
      I4 => \out\(1),
      I5 => \out\(0),
      O => \FSM_sequential_State_DP[2]_i_3__0_n_0\
    );
\FSM_sequential_State_DP[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FAF2FFF0FFF0F0"
    )
        port map (
      I0 => DVSAERReq_ABI,
      I1 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      I2 => \^statisticseventsrow_sn\,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \out\(2),
      O => \FSM_sequential_State_DP[2]_i_4__0_n_0\
    );
\FSM_sequential_State_DP[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => DVSAERReq_ABI,
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => Count_DP(1),
      I4 => \Count_DP[1]_i_2_n_0\,
      I5 => Count_DP(0),
      O => \FSM_sequential_State_DP[2]_i_5__0_n_0\
    );
\Output_SO[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Count_DP(3),
      I4 => Count_DP(2),
      O => \^statisticseventsrow_sn\
    );
\Output_SO[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => DVSAERData_AI(1),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => DVSAERData_AI(0),
      I4 => \^statisticseventsrow_sn\,
      O => D(0)
    );
\Output_SO[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAFC00"
    )
        port map (
      I0 => DVSAERData_AI(0),
      I1 => Count_DP(2),
      I2 => Count_DP(3),
      I3 => \out\(1),
      I4 => \out\(2),
      O => D(8)
    );
\Output_SO[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E00F0"
    )
        port map (
      I0 => Count_DP(2),
      I1 => Count_DP(3),
      I2 => \out\(2),
      I3 => \out\(0),
      I4 => \out\(1),
      O => E(0)
    );
\Output_SO[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => DVSAERData_AI(2),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => DVSAERData_AI(1),
      I4 => \^statisticseventsrow_sn\,
      O => D(1)
    );
\Output_SO[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => DVSAERData_AI(3),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => DVSAERData_AI(2),
      I4 => \^statisticseventsrow_sn\,
      O => D(2)
    );
\Output_SO[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => DVSAERData_AI(4),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => DVSAERData_AI(3),
      I4 => \^statisticseventsrow_sn\,
      O => D(3)
    );
\Output_SO[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => DVSAERData_AI(5),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => DVSAERData_AI(4),
      I4 => \^statisticseventsrow_sn\,
      O => D(4)
    );
\Output_SO[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => DVSAERData_AI(5),
      I1 => DVSAERData_AI(4),
      I2 => \^statisticseventsrow_sn\,
      I3 => DVSAERData_AI(6),
      I4 => DVSEventDataReg_D(0),
      O => D(5)
    );
\Output_SO[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF950095009500"
    )
        port map (
      I0 => DVSAERData_AI(6),
      I1 => DVSAERData_AI(4),
      I2 => DVSAERData_AI(5),
      I3 => \^statisticseventsrow_sn\,
      I4 => DVSAERData_AI(7),
      I5 => DVSEventDataReg_D(0),
      O => D(6)
    );
\Output_SO[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FF84848"
    )
        port map (
      I0 => DVSAERData_AI(8),
      I1 => DVSEventDataReg_D(0),
      I2 => DVSAERData_AI(7),
      I3 => DVSAERData_AI_6_sn_1,
      I4 => \^statisticseventsrow_sn\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
  D(39 downto 0) <= \^d\(39 downto 0);
\Count_DP[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^d\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep_8\,
      O => S(0)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => O(0),
      Q => \^d\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(2),
      Q => \^d\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3),
      Q => \^d\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(0),
      Q => \^d\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(1),
      Q => \^d\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(2),
      Q => \^d\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3),
      Q => \^d\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(0),
      Q => \^d\(16)
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(1),
      Q => \^d\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(2),
      Q => \^d\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3),
      Q => \^d\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => O(1),
      Q => \^d\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(0),
      Q => \^d\(20)
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(1),
      Q => \^d\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(2),
      Q => \^d\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3),
      Q => \^d\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(0),
      Q => \^d\(24)
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(1),
      Q => \^d\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(2),
      Q => \^d\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3),
      Q => \^d\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(0),
      Q => \^d\(28)
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(1),
      Q => \^d\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => O(2),
      Q => \^d\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(2),
      Q => \^d\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3),
      Q => \^d\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(0),
      Q => \^d\(32)
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(1),
      Q => \^d\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(2),
      Q => \^d\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3),
      Q => \^d\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(0),
      Q => \^d\(36)
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(1),
      Q => \^d\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(2),
      Q => \^d\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3),
      Q => \^d\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => O(3),
      Q => \^d\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(0),
      Q => \^d\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(1),
      Q => \^d\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(2),
      Q => \^d\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(3),
      Q => \^d\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(0),
      Q => \^d\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(1),
      Q => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_17 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_17 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_17;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_17 is
  signal \Count_DP[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(39 downto 0);
\Count_DP[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(3),
      O => \Count_DP[0]_i_3__4_n_0\
    );
\Count_DP[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(2),
      O => \Count_DP[0]_i_4__4_n_0\
    );
\Count_DP[0]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(1),
      O => \Count_DP[0]_i_5__4_n_0\
    );
\Count_DP[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(0),
      I1 => DI(0),
      O => \Count_DP[0]_i_6__1_n_0\
    );
\Count_DP[12]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(15),
      O => \Count_DP[12]_i_2__4_n_0\
    );
\Count_DP[12]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(14),
      O => \Count_DP[12]_i_3__4_n_0\
    );
\Count_DP[12]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(13),
      O => \Count_DP[12]_i_4__4_n_0\
    );
\Count_DP[12]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(12),
      O => \Count_DP[12]_i_5__4_n_0\
    );
\Count_DP[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(19),
      O => \Count_DP[16]_i_2__4_n_0\
    );
\Count_DP[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(18),
      O => \Count_DP[16]_i_3__4_n_0\
    );
\Count_DP[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(17),
      O => \Count_DP[16]_i_4__4_n_0\
    );
\Count_DP[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(16),
      O => \Count_DP[16]_i_5__4_n_0\
    );
\Count_DP[20]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(23),
      O => \Count_DP[20]_i_2__4_n_0\
    );
\Count_DP[20]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(22),
      O => \Count_DP[20]_i_3__4_n_0\
    );
\Count_DP[20]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(21),
      O => \Count_DP[20]_i_4__4_n_0\
    );
\Count_DP[20]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(20),
      O => \Count_DP[20]_i_5__4_n_0\
    );
\Count_DP[24]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(27),
      O => \Count_DP[24]_i_2__4_n_0\
    );
\Count_DP[24]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(26),
      O => \Count_DP[24]_i_3__4_n_0\
    );
\Count_DP[24]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(25),
      O => \Count_DP[24]_i_4__4_n_0\
    );
\Count_DP[24]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(24),
      O => \Count_DP[24]_i_5__4_n_0\
    );
\Count_DP[28]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(31),
      O => \Count_DP[28]_i_2__4_n_0\
    );
\Count_DP[28]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(30),
      O => \Count_DP[28]_i_3__4_n_0\
    );
\Count_DP[28]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(29),
      O => \Count_DP[28]_i_4__4_n_0\
    );
\Count_DP[28]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(28),
      O => \Count_DP[28]_i_5__4_n_0\
    );
\Count_DP[32]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(35),
      O => \Count_DP[32]_i_2__4_n_0\
    );
\Count_DP[32]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(34),
      O => \Count_DP[32]_i_3__4_n_0\
    );
\Count_DP[32]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(33),
      O => \Count_DP[32]_i_4__4_n_0\
    );
\Count_DP[32]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(32),
      O => \Count_DP[32]_i_5__4_n_0\
    );
\Count_DP[36]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(39),
      O => \Count_DP[36]_i_2__4_n_0\
    );
\Count_DP[36]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(38),
      O => \Count_DP[36]_i_3__4_n_0\
    );
\Count_DP[36]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(37),
      O => \Count_DP[36]_i_4__4_n_0\
    );
\Count_DP[36]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(36),
      O => \Count_DP[36]_i_5__4_n_0\
    );
\Count_DP[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(7),
      O => \Count_DP[4]_i_2__4_n_0\
    );
\Count_DP[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(6),
      O => \Count_DP[4]_i_3__4_n_0\
    );
\Count_DP[4]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(5),
      O => \Count_DP[4]_i_4__4_n_0\
    );
\Count_DP[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(4),
      O => \Count_DP[4]_i_5__4_n_0\
    );
\Count_DP[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(11),
      O => \Count_DP[8]_i_2__4_n_0\
    );
\Count_DP[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(10),
      O => \Count_DP[8]_i_3__4_n_0\
    );
\Count_DP[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(9),
      O => \Count_DP[8]_i_4__4_n_0\
    );
\Count_DP[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(8),
      O => \Count_DP[8]_i_5__4_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[0]_i_2__1_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(0)
    );
\Count_DP_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__1_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__1_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__1_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \Count_DP_reg[0]_i_2__1_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__1_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__1_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__1_n_7\,
      S(3) => \Count_DP[0]_i_3__4_n_0\,
      S(2) => \Count_DP[0]_i_4__4_n_0\,
      S(1) => \Count_DP[0]_i_5__4_n_0\,
      S(0) => \Count_DP[0]_i_6__1_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[8]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[8]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[12]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(12)
    );
\Count_DP_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__4_n_7\,
      S(3) => \Count_DP[12]_i_2__4_n_0\,
      S(2) => \Count_DP[12]_i_3__4_n_0\,
      S(1) => \Count_DP[12]_i_4__4_n_0\,
      S(0) => \Count_DP[12]_i_5__4_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[12]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[12]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[12]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[16]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(16)
    );
\Count_DP_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__4_n_7\,
      S(3) => \Count_DP[16]_i_2__4_n_0\,
      S(2) => \Count_DP[16]_i_3__4_n_0\,
      S(1) => \Count_DP[16]_i_4__4_n_0\,
      S(0) => \Count_DP[16]_i_5__4_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[16]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[16]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[16]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[0]_i_2__1_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[20]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(20)
    );
\Count_DP_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__4_n_7\,
      S(3) => \Count_DP[20]_i_2__4_n_0\,
      S(2) => \Count_DP[20]_i_3__4_n_0\,
      S(1) => \Count_DP[20]_i_4__4_n_0\,
      S(0) => \Count_DP[20]_i_5__4_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[20]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[20]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[20]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[24]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(24)
    );
\Count_DP_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__4_n_7\,
      S(3) => \Count_DP[24]_i_2__4_n_0\,
      S(2) => \Count_DP[24]_i_3__4_n_0\,
      S(1) => \Count_DP[24]_i_4__4_n_0\,
      S(0) => \Count_DP[24]_i_5__4_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[24]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[24]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[24]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[28]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(28)
    );
\Count_DP_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__4_n_7\,
      S(3) => \Count_DP[28]_i_2__4_n_0\,
      S(2) => \Count_DP[28]_i_3__4_n_0\,
      S(1) => \Count_DP[28]_i_4__4_n_0\,
      S(0) => \Count_DP[28]_i_5__4_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[28]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[0]_i_2__1_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[28]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[28]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[32]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(32)
    );
\Count_DP_reg[32]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__4_n_7\,
      S(3) => \Count_DP[32]_i_2__4_n_0\,
      S(2) => \Count_DP[32]_i_3__4_n_0\,
      S(1) => \Count_DP[32]_i_4__4_n_0\,
      S(0) => \Count_DP[32]_i_5__4_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[32]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[32]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[32]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[36]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(36)
    );
\Count_DP_reg[36]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__4_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__4_n_7\,
      S(3) => \Count_DP[36]_i_2__4_n_0\,
      S(2) => \Count_DP[36]_i_3__4_n_0\,
      S(1) => \Count_DP[36]_i_4__4_n_0\,
      S(0) => \Count_DP[36]_i_5__4_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[36]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[36]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[36]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[0]_i_2__1_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[4]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(4)
    );
\Count_DP_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__1_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__4_n_7\,
      S(3) => \Count_DP[4]_i_2__4_n_0\,
      S(2) => \Count_DP[4]_i_3__4_n_0\,
      S(1) => \Count_DP[4]_i_4__4_n_0\,
      S(0) => \Count_DP[4]_i_5__4_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[4]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[4]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[4]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[8]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(8)
    );
\Count_DP_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__4_n_7\,
      S(3) => \Count_DP[8]_i_2__4_n_0\,
      S(2) => \Count_DP[8]_i_3__4_n_0\,
      S(1) => \Count_DP[8]_i_4__4_n_0\,
      S(0) => \Count_DP[8]_i_5__4_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[8]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventscolumn_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_19 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_19 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_19;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_19 is
  signal \Count_DP[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(39 downto 0);
\Count_DP[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(3),
      O => \Count_DP[0]_i_3__5_n_0\
    );
\Count_DP[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(2),
      O => \Count_DP[0]_i_4__5_n_0\
    );
\Count_DP[0]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(1),
      O => \Count_DP[0]_i_5__5_n_0\
    );
\Count_DP[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(0),
      I1 => DI(0),
      O => \Count_DP[0]_i_6__2_n_0\
    );
\Count_DP[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(15),
      O => \Count_DP[12]_i_2__5_n_0\
    );
\Count_DP[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(14),
      O => \Count_DP[12]_i_3__5_n_0\
    );
\Count_DP[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(13),
      O => \Count_DP[12]_i_4__5_n_0\
    );
\Count_DP[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(12),
      O => \Count_DP[12]_i_5__5_n_0\
    );
\Count_DP[16]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(19),
      O => \Count_DP[16]_i_2__5_n_0\
    );
\Count_DP[16]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(18),
      O => \Count_DP[16]_i_3__5_n_0\
    );
\Count_DP[16]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(17),
      O => \Count_DP[16]_i_4__5_n_0\
    );
\Count_DP[16]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(16),
      O => \Count_DP[16]_i_5__5_n_0\
    );
\Count_DP[20]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(23),
      O => \Count_DP[20]_i_2__5_n_0\
    );
\Count_DP[20]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(22),
      O => \Count_DP[20]_i_3__5_n_0\
    );
\Count_DP[20]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(21),
      O => \Count_DP[20]_i_4__5_n_0\
    );
\Count_DP[20]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(20),
      O => \Count_DP[20]_i_5__5_n_0\
    );
\Count_DP[24]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(27),
      O => \Count_DP[24]_i_2__5_n_0\
    );
\Count_DP[24]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(26),
      O => \Count_DP[24]_i_3__5_n_0\
    );
\Count_DP[24]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(25),
      O => \Count_DP[24]_i_4__5_n_0\
    );
\Count_DP[24]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(24),
      O => \Count_DP[24]_i_5__5_n_0\
    );
\Count_DP[28]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(31),
      O => \Count_DP[28]_i_2__5_n_0\
    );
\Count_DP[28]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(30),
      O => \Count_DP[28]_i_3__5_n_0\
    );
\Count_DP[28]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(29),
      O => \Count_DP[28]_i_4__5_n_0\
    );
\Count_DP[28]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(28),
      O => \Count_DP[28]_i_5__5_n_0\
    );
\Count_DP[32]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(35),
      O => \Count_DP[32]_i_2__5_n_0\
    );
\Count_DP[32]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(34),
      O => \Count_DP[32]_i_3__5_n_0\
    );
\Count_DP[32]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(33),
      O => \Count_DP[32]_i_4__5_n_0\
    );
\Count_DP[32]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(32),
      O => \Count_DP[32]_i_5__5_n_0\
    );
\Count_DP[36]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(39),
      O => \Count_DP[36]_i_2__5_n_0\
    );
\Count_DP[36]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(38),
      O => \Count_DP[36]_i_3__5_n_0\
    );
\Count_DP[36]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(37),
      O => \Count_DP[36]_i_4__5_n_0\
    );
\Count_DP[36]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(36),
      O => \Count_DP[36]_i_5__5_n_0\
    );
\Count_DP[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(7),
      O => \Count_DP[4]_i_2__5_n_0\
    );
\Count_DP[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(6),
      O => \Count_DP[4]_i_3__5_n_0\
    );
\Count_DP[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(5),
      O => \Count_DP[4]_i_4__5_n_0\
    );
\Count_DP[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(4),
      O => \Count_DP[4]_i_5__5_n_0\
    );
\Count_DP[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(11),
      O => \Count_DP[8]_i_2__5_n_0\
    );
\Count_DP[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(10),
      O => \Count_DP[8]_i_3__5_n_0\
    );
\Count_DP[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(9),
      O => \Count_DP[8]_i_4__5_n_0\
    );
\Count_DP[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(8),
      O => \Count_DP[8]_i_5__5_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[0]_i_2__2_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(0)
    );
\Count_DP_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__2_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__2_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__2_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \Count_DP_reg[0]_i_2__2_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__2_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__2_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__2_n_7\,
      S(3) => \Count_DP[0]_i_3__5_n_0\,
      S(2) => \Count_DP[0]_i_4__5_n_0\,
      S(1) => \Count_DP[0]_i_5__5_n_0\,
      S(0) => \Count_DP[0]_i_6__2_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[8]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[8]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[12]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(12)
    );
\Count_DP_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__5_n_7\,
      S(3) => \Count_DP[12]_i_2__5_n_0\,
      S(2) => \Count_DP[12]_i_3__5_n_0\,
      S(1) => \Count_DP[12]_i_4__5_n_0\,
      S(0) => \Count_DP[12]_i_5__5_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[12]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[12]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[12]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[16]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(16)
    );
\Count_DP_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__5_n_7\,
      S(3) => \Count_DP[16]_i_2__5_n_0\,
      S(2) => \Count_DP[16]_i_3__5_n_0\,
      S(1) => \Count_DP[16]_i_4__5_n_0\,
      S(0) => \Count_DP[16]_i_5__5_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[16]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[16]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[16]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[0]_i_2__2_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[20]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(20)
    );
\Count_DP_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__5_n_7\,
      S(3) => \Count_DP[20]_i_2__5_n_0\,
      S(2) => \Count_DP[20]_i_3__5_n_0\,
      S(1) => \Count_DP[20]_i_4__5_n_0\,
      S(0) => \Count_DP[20]_i_5__5_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[20]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[20]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[20]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[24]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(24)
    );
\Count_DP_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__5_n_7\,
      S(3) => \Count_DP[24]_i_2__5_n_0\,
      S(2) => \Count_DP[24]_i_3__5_n_0\,
      S(1) => \Count_DP[24]_i_4__5_n_0\,
      S(0) => \Count_DP[24]_i_5__5_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[24]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[24]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[24]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[28]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(28)
    );
\Count_DP_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__5_n_7\,
      S(3) => \Count_DP[28]_i_2__5_n_0\,
      S(2) => \Count_DP[28]_i_3__5_n_0\,
      S(1) => \Count_DP[28]_i_4__5_n_0\,
      S(0) => \Count_DP[28]_i_5__5_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[28]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[0]_i_2__2_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[28]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[28]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[32]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(32)
    );
\Count_DP_reg[32]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__5_n_7\,
      S(3) => \Count_DP[32]_i_2__5_n_0\,
      S(2) => \Count_DP[32]_i_3__5_n_0\,
      S(1) => \Count_DP[32]_i_4__5_n_0\,
      S(0) => \Count_DP[32]_i_5__5_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[32]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[32]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[32]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[36]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(36)
    );
\Count_DP_reg[36]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__5_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__5_n_7\,
      S(3) => \Count_DP[36]_i_2__5_n_0\,
      S(2) => \Count_DP[36]_i_3__5_n_0\,
      S(1) => \Count_DP[36]_i_4__5_n_0\,
      S(0) => \Count_DP[36]_i_5__5_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[36]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[36]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[36]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[0]_i_2__2_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[4]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(4)
    );
\Count_DP_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__2_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__5_n_7\,
      S(3) => \Count_DP[4]_i_2__5_n_0\,
      S(2) => \Count_DP[4]_i_3__5_n_0\,
      S(1) => \Count_DP[4]_i_4__5_n_0\,
      S(0) => \Count_DP[4]_i_5__5_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[4]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[4]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[4]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[8]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(8)
    );
\Count_DP_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__5_n_7\,
      S(3) => \Count_DP[8]_i_2__5_n_0\,
      S(2) => \Count_DP[8]_i_3__5_n_0\,
      S(1) => \Count_DP[8]_i_4__5_n_0\,
      S(0) => \Count_DP[8]_i_5__5_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__16\(0),
      D => \Count_DP_reg[8]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsdropped_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_21 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_21 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_21;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_21 is
  signal \Count_DP[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticseventsrow_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(39 downto 0);
\Count_DP[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(3),
      O => \Count_DP[0]_i_3__3_n_0\
    );
\Count_DP[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(2),
      O => \Count_DP[0]_i_4__3_n_0\
    );
\Count_DP[0]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(1),
      O => \Count_DP[0]_i_5__3_n_0\
    );
\Count_DP[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(0),
      I1 => DI(0),
      O => \Count_DP[0]_i_6__0_n_0\
    );
\Count_DP[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(15),
      O => \Count_DP[12]_i_2__3_n_0\
    );
\Count_DP[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(14),
      O => \Count_DP[12]_i_3__3_n_0\
    );
\Count_DP[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(13),
      O => \Count_DP[12]_i_4__3_n_0\
    );
\Count_DP[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(12),
      O => \Count_DP[12]_i_5__3_n_0\
    );
\Count_DP[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(19),
      O => \Count_DP[16]_i_2__3_n_0\
    );
\Count_DP[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(18),
      O => \Count_DP[16]_i_3__3_n_0\
    );
\Count_DP[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(17),
      O => \Count_DP[16]_i_4__3_n_0\
    );
\Count_DP[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(16),
      O => \Count_DP[16]_i_5__3_n_0\
    );
\Count_DP[20]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(23),
      O => \Count_DP[20]_i_2__3_n_0\
    );
\Count_DP[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(22),
      O => \Count_DP[20]_i_3__3_n_0\
    );
\Count_DP[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(21),
      O => \Count_DP[20]_i_4__3_n_0\
    );
\Count_DP[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(20),
      O => \Count_DP[20]_i_5__3_n_0\
    );
\Count_DP[24]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(27),
      O => \Count_DP[24]_i_2__3_n_0\
    );
\Count_DP[24]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(26),
      O => \Count_DP[24]_i_3__3_n_0\
    );
\Count_DP[24]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(25),
      O => \Count_DP[24]_i_4__3_n_0\
    );
\Count_DP[24]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(24),
      O => \Count_DP[24]_i_5__3_n_0\
    );
\Count_DP[28]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(31),
      O => \Count_DP[28]_i_2__3_n_0\
    );
\Count_DP[28]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(30),
      O => \Count_DP[28]_i_3__3_n_0\
    );
\Count_DP[28]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(29),
      O => \Count_DP[28]_i_4__3_n_0\
    );
\Count_DP[28]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(28),
      O => \Count_DP[28]_i_5__3_n_0\
    );
\Count_DP[32]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(35),
      O => \Count_DP[32]_i_2__3_n_0\
    );
\Count_DP[32]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(34),
      O => \Count_DP[32]_i_3__3_n_0\
    );
\Count_DP[32]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(33),
      O => \Count_DP[32]_i_4__3_n_0\
    );
\Count_DP[32]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(32),
      O => \Count_DP[32]_i_5__3_n_0\
    );
\Count_DP[36]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(39),
      O => \Count_DP[36]_i_2__3_n_0\
    );
\Count_DP[36]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(38),
      O => \Count_DP[36]_i_3__3_n_0\
    );
\Count_DP[36]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(37),
      O => \Count_DP[36]_i_4__3_n_0\
    );
\Count_DP[36]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(36),
      O => \Count_DP[36]_i_5__3_n_0\
    );
\Count_DP[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(7),
      O => \Count_DP[4]_i_2__3_n_0\
    );
\Count_DP[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(6),
      O => \Count_DP[4]_i_3__3_n_0\
    );
\Count_DP[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(5),
      O => \Count_DP[4]_i_4__3_n_0\
    );
\Count_DP[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(4),
      O => \Count_DP[4]_i_5__3_n_0\
    );
\Count_DP[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(11),
      O => \Count_DP[8]_i_2__3_n_0\
    );
\Count_DP[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(10),
      O => \Count_DP[8]_i_3__3_n_0\
    );
\Count_DP[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(9),
      O => \Count_DP[8]_i_4__3_n_0\
    );
\Count_DP[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(8),
      O => \Count_DP[8]_i_5__3_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[0]_i_2__0_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(0)
    );
\Count_DP_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__0_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__0_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__0_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \Count_DP_reg[0]_i_2__0_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__0_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__0_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__0_n_7\,
      S(3) => \Count_DP[0]_i_3__3_n_0\,
      S(2) => \Count_DP[0]_i_4__3_n_0\,
      S(1) => \Count_DP[0]_i_5__3_n_0\,
      S(0) => \Count_DP[0]_i_6__0_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[8]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[8]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[12]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(12)
    );
\Count_DP_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__3_n_7\,
      S(3) => \Count_DP[12]_i_2__3_n_0\,
      S(2) => \Count_DP[12]_i_3__3_n_0\,
      S(1) => \Count_DP[12]_i_4__3_n_0\,
      S(0) => \Count_DP[12]_i_5__3_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[12]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[12]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[12]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[16]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(16)
    );
\Count_DP_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__3_n_7\,
      S(3) => \Count_DP[16]_i_2__3_n_0\,
      S(2) => \Count_DP[16]_i_3__3_n_0\,
      S(1) => \Count_DP[16]_i_4__3_n_0\,
      S(0) => \Count_DP[16]_i_5__3_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[16]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[16]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[16]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[0]_i_2__0_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[20]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(20)
    );
\Count_DP_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__3_n_7\,
      S(3) => \Count_DP[20]_i_2__3_n_0\,
      S(2) => \Count_DP[20]_i_3__3_n_0\,
      S(1) => \Count_DP[20]_i_4__3_n_0\,
      S(0) => \Count_DP[20]_i_5__3_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[20]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[20]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[20]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[24]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(24)
    );
\Count_DP_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__3_n_7\,
      S(3) => \Count_DP[24]_i_2__3_n_0\,
      S(2) => \Count_DP[24]_i_3__3_n_0\,
      S(1) => \Count_DP[24]_i_4__3_n_0\,
      S(0) => \Count_DP[24]_i_5__3_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[24]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[24]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[24]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[28]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(28)
    );
\Count_DP_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__3_n_7\,
      S(3) => \Count_DP[28]_i_2__3_n_0\,
      S(2) => \Count_DP[28]_i_3__3_n_0\,
      S(1) => \Count_DP[28]_i_4__3_n_0\,
      S(0) => \Count_DP[28]_i_5__3_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[28]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[0]_i_2__0_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[28]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[28]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[32]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(32)
    );
\Count_DP_reg[32]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__3_n_7\,
      S(3) => \Count_DP[32]_i_2__3_n_0\,
      S(2) => \Count_DP[32]_i_3__3_n_0\,
      S(1) => \Count_DP[32]_i_4__3_n_0\,
      S(0) => \Count_DP[32]_i_5__3_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[32]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[32]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[32]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[36]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(36)
    );
\Count_DP_reg[36]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__3_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__3_n_7\,
      S(3) => \Count_DP[36]_i_2__3_n_0\,
      S(2) => \Count_DP[36]_i_3__3_n_0\,
      S(1) => \Count_DP[36]_i_4__3_n_0\,
      S(0) => \Count_DP[36]_i_5__3_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[36]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[36]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[36]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[0]_i_2__0_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[4]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(4)
    );
\Count_DP_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__0_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__3_n_7\,
      S(3) => \Count_DP[4]_i_2__3_n_0\,
      S(2) => \Count_DP[4]_i_3__3_n_0\,
      S(1) => \Count_DP[4]_i_4__3_n_0\,
      S(0) => \Count_DP[4]_i_5__3_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[4]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[4]_i_1__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[4]_i_1__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[8]_i_1__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(8)
    );
\Count_DP_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__3_n_7\,
      S(3) => \Count_DP[8]_i_2__3_n_0\,
      S(2) => \Count_DP[8]_i_3__3_n_0\,
      S(1) => \Count_DP[8]_i_4__3_n_0\,
      S(0) => \Count_DP[8]_i_5__3_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[8]_i_1__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticseventsrow_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_23 is
  port (
    \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_23 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_23;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_23 is
  signal \Count_DP[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\(39 downto 0) <= \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(39 downto 0);
\Count_DP[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(3),
      O => \Count_DP[0]_i_3__6_n_0\
    );
\Count_DP[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(2),
      O => \Count_DP[0]_i_4__6_n_0\
    );
\Count_DP[0]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(1),
      O => \Count_DP[0]_i_5__6_n_0\
    );
\Count_DP[0]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(0),
      I1 => DI(0),
      O => \Count_DP[0]_i_6__3_n_0\
    );
\Count_DP[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(15),
      O => \Count_DP[12]_i_2__6_n_0\
    );
\Count_DP[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(14),
      O => \Count_DP[12]_i_3__6_n_0\
    );
\Count_DP[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(13),
      O => \Count_DP[12]_i_4__6_n_0\
    );
\Count_DP[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(12),
      O => \Count_DP[12]_i_5__6_n_0\
    );
\Count_DP[16]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(19),
      O => \Count_DP[16]_i_2__6_n_0\
    );
\Count_DP[16]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(18),
      O => \Count_DP[16]_i_3__6_n_0\
    );
\Count_DP[16]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(17),
      O => \Count_DP[16]_i_4__6_n_0\
    );
\Count_DP[16]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(16),
      O => \Count_DP[16]_i_5__6_n_0\
    );
\Count_DP[20]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(23),
      O => \Count_DP[20]_i_2__6_n_0\
    );
\Count_DP[20]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(22),
      O => \Count_DP[20]_i_3__6_n_0\
    );
\Count_DP[20]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(21),
      O => \Count_DP[20]_i_4__6_n_0\
    );
\Count_DP[20]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(20),
      O => \Count_DP[20]_i_5__6_n_0\
    );
\Count_DP[24]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(27),
      O => \Count_DP[24]_i_2__6_n_0\
    );
\Count_DP[24]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(26),
      O => \Count_DP[24]_i_3__6_n_0\
    );
\Count_DP[24]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(25),
      O => \Count_DP[24]_i_4__6_n_0\
    );
\Count_DP[24]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(24),
      O => \Count_DP[24]_i_5__6_n_0\
    );
\Count_DP[28]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(31),
      O => \Count_DP[28]_i_2__6_n_0\
    );
\Count_DP[28]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(30),
      O => \Count_DP[28]_i_3__6_n_0\
    );
\Count_DP[28]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(29),
      O => \Count_DP[28]_i_4__6_n_0\
    );
\Count_DP[28]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(28),
      O => \Count_DP[28]_i_5__6_n_0\
    );
\Count_DP[32]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(35),
      O => \Count_DP[32]_i_2__6_n_0\
    );
\Count_DP[32]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(34),
      O => \Count_DP[32]_i_3__6_n_0\
    );
\Count_DP[32]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(33),
      O => \Count_DP[32]_i_4__6_n_0\
    );
\Count_DP[32]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(32),
      O => \Count_DP[32]_i_5__6_n_0\
    );
\Count_DP[36]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(39),
      O => \Count_DP[36]_i_2__6_n_0\
    );
\Count_DP[36]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(38),
      O => \Count_DP[36]_i_3__6_n_0\
    );
\Count_DP[36]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(37),
      O => \Count_DP[36]_i_4__6_n_0\
    );
\Count_DP[36]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(36),
      O => \Count_DP[36]_i_5__6_n_0\
    );
\Count_DP[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(7),
      O => \Count_DP[4]_i_2__6_n_0\
    );
\Count_DP[4]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(6),
      O => \Count_DP[4]_i_3__6_n_0\
    );
\Count_DP[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(5),
      O => \Count_DP[4]_i_4__6_n_0\
    );
\Count_DP[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(4),
      O => \Count_DP[4]_i_5__6_n_0\
    );
\Count_DP[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(11),
      O => \Count_DP[8]_i_2__6_n_0\
    );
\Count_DP[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(10),
      O => \Count_DP[8]_i_3__6_n_0\
    );
\Count_DP[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(9),
      O => \Count_DP[8]_i_4__6_n_0\
    );
\Count_DP[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(8),
      O => \Count_DP[8]_i_5__6_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__17\(0),
      D => \Count_DP_reg[0]_i_2__3_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(0)
    );
\Count_DP_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__3_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__3_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__3_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \Count_DP_reg[0]_i_2__3_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__3_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__3_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__3_n_7\,
      S(3) => \Count_DP[0]_i_3__6_n_0\,
      S(2) => \Count_DP[0]_i_4__6_n_0\,
      S(1) => \Count_DP[0]_i_5__6_n_0\,
      S(0) => \Count_DP[0]_i_6__3_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[8]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[8]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[12]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(12)
    );
\Count_DP_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__6_n_7\,
      S(3) => \Count_DP[12]_i_2__6_n_0\,
      S(2) => \Count_DP[12]_i_3__6_n_0\,
      S(1) => \Count_DP[12]_i_4__6_n_0\,
      S(0) => \Count_DP[12]_i_5__6_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[12]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[12]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[12]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[16]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(16)
    );
\Count_DP_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__6_n_7\,
      S(3) => \Count_DP[16]_i_2__6_n_0\,
      S(2) => \Count_DP[16]_i_3__6_n_0\,
      S(1) => \Count_DP[16]_i_4__6_n_0\,
      S(0) => \Count_DP[16]_i_5__6_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[16]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[16]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[16]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[0]_i_2__3_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[20]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(20)
    );
\Count_DP_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__6_n_7\,
      S(3) => \Count_DP[20]_i_2__6_n_0\,
      S(2) => \Count_DP[20]_i_3__6_n_0\,
      S(1) => \Count_DP[20]_i_4__6_n_0\,
      S(0) => \Count_DP[20]_i_5__6_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[20]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[20]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[20]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[24]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(24)
    );
\Count_DP_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__6_n_7\,
      S(3) => \Count_DP[24]_i_2__6_n_0\,
      S(2) => \Count_DP[24]_i_3__6_n_0\,
      S(1) => \Count_DP[24]_i_4__6_n_0\,
      S(0) => \Count_DP[24]_i_5__6_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[24]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[24]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[24]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[28]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(28)
    );
\Count_DP_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__6_n_7\,
      S(3) => \Count_DP[28]_i_2__6_n_0\,
      S(2) => \Count_DP[28]_i_3__6_n_0\,
      S(1) => \Count_DP[28]_i_4__6_n_0\,
      S(0) => \Count_DP[28]_i_5__6_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[28]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[0]_i_2__3_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[28]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[28]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[32]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(32)
    );
\Count_DP_reg[32]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__6_n_7\,
      S(3) => \Count_DP[32]_i_2__6_n_0\,
      S(2) => \Count_DP[32]_i_3__6_n_0\,
      S(1) => \Count_DP[32]_i_4__6_n_0\,
      S(0) => \Count_DP[32]_i_5__6_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[32]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[32]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[32]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[36]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(36)
    );
\Count_DP_reg[36]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__6_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__6_n_7\,
      S(3) => \Count_DP[36]_i_2__6_n_0\,
      S(2) => \Count_DP[36]_i_3__6_n_0\,
      S(1) => \Count_DP[36]_i_4__6_n_0\,
      S(0) => \Count_DP[36]_i_5__6_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[36]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[36]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[36]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[0]_i_2__3_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[4]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(4)
    );
\Count_DP_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__3_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__6_n_7\,
      S(3) => \Count_DP[4]_i_2__6_n_0\,
      S(2) => \Count_DP[4]_i_3__6_n_0\,
      S(1) => \Count_DP[4]_i_4__6_n_0\,
      S(0) => \Count_DP[4]_i_5__6_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[4]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[4]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[4]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[8]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(8)
    );
\Count_DP_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__6_n_7\,
      S(3) => \Count_DP[8]_i_2__6_n_0\,
      S(2) => \Count_DP[8]_i_3__6_n_0\,
      S(1) => \Count_DP[8]_i_4__6_n_0\,
      S(0) => \Count_DP[8]_i_5__6_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => AR(0),
      D => \Count_DP_reg[8]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfoout_do[statisticsfilteredpixels_d]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_3 is
  port (
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_3 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_3;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_3 is
  signal \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
  \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\(39 downto 0) <= \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(39 downto 0);
\Count_DP[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep_9\,
      O => \Count_DP_reg[3]_0\(0)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(16)
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(20)
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(24)
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(28)
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(32)
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(36)
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__19\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_4 is
  port (
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_4 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_4;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_4 is
  signal \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
  \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\(39 downto 0) <= \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(39 downto 0);
\Count_DP[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep_9\,
      O => \Count_DP_reg[3]_0\(0)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(16)
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(20)
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(24)
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(28)
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(32)
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(36)
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(2),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_5 is
  port (
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_5 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_5;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_5 is
  signal \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
  \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\(39 downto 0) <= \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(39 downto 0);
\Count_DP[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep_9\,
      O => \Count_DP_reg[3]_0\(0)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(16)
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(20)
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(24)
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(28)
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(32)
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(36)
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => AR(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_Counter__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SPIOutputSRegMode_D_Debug[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamInput_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_State_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ParamAddressReg_DN : out STD_LOGIC;
    ReadOperationReg_SP_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SPISlaveSelectSync_SB : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    \ShiftReg_DP_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ParamOutput_DP_Debug : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SPISlaveSelectEdgeDetectorReg_S : in STD_LOGIC;
    ReadOperationReg_SP_Debug : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_Counter__parameterized0\ : entity is "Counter";
end \brd_testAERDVSSM_0_0_Counter__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_Counter__parameterized0\ is
  signal Count_DN : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \Count_DP[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_5_n_0\ : STD_LOGIC;
  signal \ParamInput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ReadOperationReg_SP_i_2_n_0 : STD_LOGIC;
  signal \^spioutputsregmode_d_debug[2]\ : STD_LOGIC;
  signal \SPIOutputSRegMode_D_Debug[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[31]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[3]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[3]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[3]_i_5\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ParamInput_DP[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ParamInput_DP[7]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ReadOperationReg_SP_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ShiftReg_DP[0]_i_1__0\ : label is "soft_lutpair76";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \SPIOutputSRegMode_D_Debug[2]\ <= \^spioutputsregmode_d_debug[2]\;
\Count_DP[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      O => \Count_DP[0]_i_1__9_n_0\
    );
\Count_DP[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \out\(0),
      O => Count_DN(1)
    );
\Count_DP[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \out\(0),
      O => Count_DN(2)
    );
\Count_DP[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \out\(0),
      O => Count_DN(3)
    );
\Count_DP[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \out\(0),
      O => Count_DN(4)
    );
\Count_DP[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04500400"
    )
        port map (
      I0 => SPISlaveSelectSync_SB,
      I1 => \out\(3),
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => \out\(1),
      I5 => \out\(0),
      O => \Count_DP[5]_i_1__1_n_0\
    );
\Count_DP[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \Count_DP[5]_i_3_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \out\(0),
      O => Count_DN(5)
    );
\Count_DP[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \Count_DP[5]_i_3_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => AS(0),
      D => \Count_DP[0]_i_1__9_n_0\,
      Q => \^q\(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => AS(0),
      D => Count_DN(1),
      Q => \^q\(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => AS(0),
      D => Count_DN(2),
      Q => \^q\(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => AS(0),
      D => Count_DN(3),
      Q => \^q\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => AS(0),
      D => Count_DN(4),
      Q => \^q\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__1_n_0\,
      CLR => AS(0),
      D => Count_DN(5),
      Q => \^q\(5)
    );
\FSM_onehot_State_DP[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \out\(2),
      I1 => \SPIOutputSRegMode_D_Debug[2]_INST_0_i_1_n_0\,
      I2 => \out\(3),
      O => \FSM_onehot_State_DP_reg[3]\(0)
    );
\FSM_onehot_State_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \FSM_onehot_State_DP[3]_i_3_n_0\,
      I1 => SPISlaveSelectSync_SB,
      I2 => \out\(0),
      I3 => SPISlaveSelectEdgeDetectorReg_S,
      I4 => \out\(2),
      I5 => \FSM_onehot_State_DP[3]_i_4_n_0\,
      O => E(0)
    );
\FSM_onehot_State_DP[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(2),
      I1 => \SPIOutputSRegMode_D_Debug[2]_INST_0_i_1_n_0\,
      O => \FSM_onehot_State_DP_reg[3]\(1)
    );
\FSM_onehot_State_DP[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \out\(1),
      I1 => ReadOperationReg_SP_Debug,
      I2 => \^q\(5),
      I3 => \ParamInput_DP[7]_i_2_n_0\,
      O => \FSM_onehot_State_DP[3]_i_3_n_0\
    );
\FSM_onehot_State_DP[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[3]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \out\(3),
      O => \FSM_onehot_State_DP[3]_i_4_n_0\
    );
\FSM_onehot_State_DP[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \FSM_onehot_State_DP[3]_i_5_n_0\
    );
\ParamAddressReg_DP[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(1),
      I1 => \SPIOutputSRegMode_D_Debug[2]_INST_0_i_1_n_0\,
      O => ParamAddressReg_DN
    );
\ParamInput_DP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(3),
      I5 => ReadOperationReg_SP_i_2_n_0,
      O => \ParamInput_DP_reg[15]\(1)
    );
\ParamInput_DP[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \ParamInput_DP[7]_i_2_n_0\,
      O => \ParamInput_DP_reg[15]\(0)
    );
\ParamInput_DP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => \ParamInput_DP[7]_i_2_n_0\
    );
ReadOperationReg_SP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \out\(1),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => ReadOperationReg_SP_i_2_n_0,
      O => ReadOperationReg_SP_reg(0)
    );
ReadOperationReg_SP_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => ReadOperationReg_SP_i_2_n_0
    );
\SPIOutputSRegMode_D_Debug[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => SPIClockEdgeDetectorReg_S_reg,
      I1 => SPIClockSync_C,
      I2 => \out\(3),
      I3 => SPISlaveSelectSync_SB,
      I4 => \SPIOutputSRegMode_D_Debug[2]_INST_0_i_1_n_0\,
      O => \^spioutputsregmode_d_debug[2]\
    );
\SPIOutputSRegMode_D_Debug[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(5),
      O => \SPIOutputSRegMode_D_Debug[2]_INST_0_i_1_n_0\
    );
\ShiftReg_DP[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => ParamOutput_DP_Debug(0),
      I1 => \out\(0),
      I2 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(0)
    );
\ShiftReg_DP[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(9),
      I3 => ParamOutput_DP_Debug(10),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(10)
    );
\ShiftReg_DP[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(10),
      I3 => ParamOutput_DP_Debug(11),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(11)
    );
\ShiftReg_DP[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(11),
      I3 => ParamOutput_DP_Debug(12),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(12)
    );
\ShiftReg_DP[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(12),
      I3 => ParamOutput_DP_Debug(13),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(13)
    );
\ShiftReg_DP[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(13),
      I3 => ParamOutput_DP_Debug(14),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(14)
    );
\ShiftReg_DP[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(14),
      I3 => ParamOutput_DP_Debug(15),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(15)
    );
\ShiftReg_DP[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(15),
      I3 => ParamOutput_DP_Debug(16),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(16)
    );
\ShiftReg_DP[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(16),
      I3 => ParamOutput_DP_Debug(17),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(17)
    );
\ShiftReg_DP[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(17),
      I3 => ParamOutput_DP_Debug(18),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(18)
    );
\ShiftReg_DP[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(18),
      I3 => ParamOutput_DP_Debug(19),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(19)
    );
\ShiftReg_DP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(0),
      I3 => ParamOutput_DP_Debug(1),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(1)
    );
\ShiftReg_DP[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(19),
      I3 => ParamOutput_DP_Debug(20),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(20)
    );
\ShiftReg_DP[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(20),
      I3 => ParamOutput_DP_Debug(21),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(21)
    );
\ShiftReg_DP[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(21),
      I3 => ParamOutput_DP_Debug(22),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(22)
    );
\ShiftReg_DP[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(22),
      I3 => ParamOutput_DP_Debug(23),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(23)
    );
\ShiftReg_DP[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(23),
      I3 => ParamOutput_DP_Debug(24),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(24)
    );
\ShiftReg_DP[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(24),
      I3 => ParamOutput_DP_Debug(25),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(25)
    );
\ShiftReg_DP[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(25),
      I3 => ParamOutput_DP_Debug(26),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(26)
    );
\ShiftReg_DP[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(26),
      I3 => ParamOutput_DP_Debug(27),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(27)
    );
\ShiftReg_DP[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(27),
      I3 => ParamOutput_DP_Debug(28),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(28)
    );
\ShiftReg_DP[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(28),
      I3 => ParamOutput_DP_Debug(29),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(29)
    );
\ShiftReg_DP[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(1),
      I3 => ParamOutput_DP_Debug(2),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(2)
    );
\ShiftReg_DP[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(29),
      I3 => ParamOutput_DP_Debug(30),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(30)
    );
\ShiftReg_DP[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(30),
      I3 => ParamOutput_DP_Debug(31),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(31)
    );
\ShiftReg_DP[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => SPIClockEdgeDetectorReg_S_reg,
      I1 => SPIClockSync_C,
      I2 => \out\(3),
      I3 => SPISlaveSelectSync_SB,
      I4 => \SPIOutputSRegMode_D_Debug[2]_INST_0_i_1_n_0\,
      O => \ShiftReg_DP[31]_i_3_n_0\
    );
\ShiftReg_DP[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(2),
      I3 => ParamOutput_DP_Debug(3),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(3)
    );
\ShiftReg_DP[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(3),
      I3 => ParamOutput_DP_Debug(4),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(4)
    );
\ShiftReg_DP[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(4),
      I3 => ParamOutput_DP_Debug(5),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(5)
    );
\ShiftReg_DP[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(5),
      I3 => ParamOutput_DP_Debug(6),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(6)
    );
\ShiftReg_DP[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(6),
      I3 => ParamOutput_DP_Debug(7),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(7)
    );
\ShiftReg_DP[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(7),
      I3 => ParamOutput_DP_Debug(8),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(8)
    );
\ShiftReg_DP[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \out\(0),
      I1 => \^spioutputsregmode_d_debug[2]\,
      I2 => \ShiftReg_DP_reg[30]\(8),
      I3 => ParamOutput_DP_Debug(9),
      I4 => \ShiftReg_DP[31]_i_3_n_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_Counter__parameterized0_58\ is
  port (
    \Count_DP_reg[3]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Count_DP_reg[13]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_Counter__parameterized0_58\ : entity is "Counter";
end \brd_testAERDVSSM_0_0_Counter__parameterized0_58\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_Counter__parameterized0_58\ is
  signal Count_DN : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Count_DP[5]_i_4_n_0\ : STD_LOGIC;
  signal \^count_dp_reg[3]_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_22_n_0\ : STD_LOGIC;
  signal SentBitsCounterData_D : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1__3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[46]_i_22\ : label is "soft_lutpair17";
begin
  \Count_DP_reg[3]_0\ <= \^count_dp_reg[3]_0\;
\Count_DP[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SentBitsCounterData_D(0),
      O => Count_DN(0)
    );
\Count_DP[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SentBitsCounterData_D(1),
      I1 => SentBitsCounterData_D(0),
      O => Count_DN(1)
    );
\Count_DP[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => SentBitsCounterData_D(2),
      I1 => SentBitsCounterData_D(1),
      I2 => SentBitsCounterData_D(0),
      O => Count_DN(2)
    );
\Count_DP[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => SentBitsCounterData_D(0),
      I1 => SentBitsCounterData_D(1),
      I2 => SentBitsCounterData_D(2),
      I3 => SentBitsCounterData_D(3),
      I4 => \^count_dp_reg[3]_0\,
      O => Count_DN(3)
    );
\Count_DP[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \^count_dp_reg[3]_0\,
      I1 => SentBitsCounterData_D(2),
      I2 => SentBitsCounterData_D(1),
      I3 => SentBitsCounterData_D(0),
      I4 => SentBitsCounterData_D(3),
      I5 => SentBitsCounterData_D(4),
      O => Count_DN(4)
    );
\Count_DP[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F708"
    )
        port map (
      I0 => SentBitsCounterData_D(4),
      I1 => SentBitsCounterData_D(3),
      I2 => \Count_DP[5]_i_4_n_0\,
      I3 => SentBitsCounterData_D(5),
      I4 => \^count_dp_reg[3]_0\,
      O => Count_DN(5)
    );
\Count_DP[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => SentBitsCounterData_D(0),
      I1 => SentBitsCounterData_D(1),
      I2 => SentBitsCounterData_D(2),
      O => \Count_DP[5]_i_4_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Count_DN(0),
      Q => SentBitsCounterData_D(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Count_DN(1),
      Q => SentBitsCounterData_D(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Count_DN(2),
      Q => SentBitsCounterData_D(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Count_DN(3),
      Q => SentBitsCounterData_D(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Count_DN(4),
      Q => SentBitsCounterData_D(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Count_DN(5),
      Q => SentBitsCounterData_D(5)
    );
\FSM_onehot_State_DP[46]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFDFFFFFFFD"
    )
        port map (
      I0 => \out\(1),
      I1 => SentBitsCounterData_D(5),
      I2 => SentBitsCounterData_D(4),
      I3 => SentBitsCounterData_D(3),
      I4 => \Count_DP[5]_i_4_n_0\,
      I5 => \out\(2),
      O => \FSM_onehot_State_DP[46]_i_21_n_0\
    );
\FSM_onehot_State_DP[46]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => SentBitsCounterData_D(3),
      I1 => SentBitsCounterData_D(2),
      I2 => SentBitsCounterData_D(1),
      I3 => SentBitsCounterData_D(0),
      O => \FSM_onehot_State_DP[46]_i_22_n_0\
    );
\FSM_onehot_State_DP[46]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5555555"
    )
        port map (
      I0 => \FSM_onehot_State_DP[46]_i_21_n_0\,
      I1 => \FSM_onehot_State_DP[46]_i_22_n_0\,
      I2 => \out\(0),
      I3 => SentBitsCounterData_D(4),
      I4 => SentBitsCounterData_D(5),
      I5 => \Count_DP_reg[13]\,
      O => \^count_dp_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_Counter__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ChipBiasClockReg_CB : out STD_LOGIC;
    \Count_DP_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[5]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ShiftReg_DP_reg[0]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ShiftReg_DP_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ShiftReg_DP_reg[0]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \FSM_onehot_State_DP_reg[23]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[9]\ : in STD_LOGIC;
    \ChipConfigReg_D_reg[DigitalMux0_D][3]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \ShiftReg_DP_reg[54]\ : in STD_LOGIC_VECTOR ( 54 downto 0 );
    \FSM_onehot_State_DP_reg[2]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[3]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[4]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[23]_0\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[18]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[46]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[42]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[9]_0\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[ApsCasBpc_D][0]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[RefrBp_D][0]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AEPuYBp_D][0]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[AdcRefHigh_D][0]\ : in STD_LOGIC;
    \BiasConfigReg_D_reg[OffBn_D][0]\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[9]_1\ : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_Counter__parameterized1\ : entity is "Counter";
end \brd_testAERDVSSM_0_0_Counter__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_Counter__parameterized1\ is
  signal ChipBiasClock_CBO_i_10_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_14_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_15_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_16_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_3_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_4_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_7_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_8_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_9_n_0 : STD_LOGIC;
  signal \Count_DP[0]_i_10_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_11_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_12_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_13_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_14_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_15_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_16_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_17_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_18_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_19_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_20_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_9_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__7_n_0\ : STD_LOGIC;
  signal Count_DP_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \Count_DP_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \^count_dp_reg[5]_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[55]_i_6_n_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[0]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[0]_2\ : STD_LOGIC;
  signal \NLW_Count_DP_reg[12]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Count_DP_reg[12]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ChipBiasClock_CBO_i_14 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ChipBiasClock_CBO_i_15 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of ChipBiasClock_CBO_i_16 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ChipBiasClock_CBO_i_8 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Count_DP[0]_i_13\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_DP[0]_i_14\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Count_DP[0]_i_19\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Count_DP[0]_i_20\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_DP[0]_i_4__7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Count_DP[0]_i_7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[46]_i_17\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[46]_i_23\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ShiftReg_DP[0]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ShiftReg_DP[15]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ShiftReg_DP[15]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ShiftReg_DP[19]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ShiftReg_DP[22]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ShiftReg_DP[23]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ShiftReg_DP[26]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ShiftReg_DP[30]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ShiftReg_DP[31]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ShiftReg_DP[32]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ShiftReg_DP[33]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ShiftReg_DP[34]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ShiftReg_DP[35]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ShiftReg_DP[36]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ShiftReg_DP[37]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ShiftReg_DP[38]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ShiftReg_DP[39]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ShiftReg_DP[44]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ShiftReg_DP[55]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ShiftReg_DP[55]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ShiftReg_DP[55]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ShiftReg_DP[7]_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ShiftReg_DP[7]_i_4\ : label is "soft_lutpair27";
begin
  \Count_DP_reg[5]_1\ <= \^count_dp_reg[5]_1\;
  \ShiftReg_DP_reg[0]_0\ <= \^shiftreg_dp_reg[0]_0\;
  \ShiftReg_DP_reg[0]_2\ <= \^shiftreg_dp_reg[0]_2\;
ChipBiasClock_CBO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBAAFB"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[0]_0\,
      I1 => ChipBiasClock_CBO_i_3_n_0,
      I2 => ChipBiasClock_CBO_i_4_n_0,
      I3 => \FSM_onehot_State_DP_reg[18]\,
      I4 => \FSM_onehot_State_DP_reg[46]\,
      I5 => ChipBiasClock_CBO_i_7_n_0,
      O => ChipBiasClockReg_CB
    );
ChipBiasClock_CBO_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Count_DP_reg(11),
      I1 => Count_DP_reg(13),
      I2 => \out\(11),
      I3 => Count_DP_reg(10),
      I4 => Count_DP_reg(12),
      I5 => ChipBiasClock_CBO_i_16_n_0,
      O => ChipBiasClock_CBO_i_10_n_0
    );
ChipBiasClock_CBO_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Count_DP_reg(5),
      I1 => Count_DP_reg(4),
      O => ChipBiasClock_CBO_i_14_n_0
    );
ChipBiasClock_CBO_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Count_DP_reg(6),
      I1 => Count_DP_reg(7),
      O => ChipBiasClock_CBO_i_15_n_0
    );
ChipBiasClock_CBO_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Count_DP_reg(9),
      I1 => Count_DP_reg(8),
      O => ChipBiasClock_CBO_i_16_n_0
    );
ChipBiasClock_CBO_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFFFFBFFFB"
    )
        port map (
      I0 => Count_DP_reg(6),
      I1 => ChipBiasClock_CBO_i_8_n_0,
      I2 => ChipBiasClock_CBO_i_9_n_0,
      I3 => Count_DP_reg(7),
      I4 => Count_DP_reg(8),
      I5 => Count_DP_reg(9),
      O => ChipBiasClock_CBO_i_3_n_0
    );
ChipBiasClock_CBO_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[23]_0\,
      I1 => ChipBiasClock_CBO_i_10_n_0,
      I2 => \FSM_onehot_State_DP_reg[42]\,
      I3 => \FSM_onehot_State_DP_reg[5]\,
      I4 => \FSM_onehot_State_DP_reg[9]_0\,
      O => ChipBiasClock_CBO_i_4_n_0
    );
ChipBiasClock_CBO_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(9),
      I3 => \out\(10),
      I4 => \out\(6),
      I5 => \out\(7),
      O => ChipBiasClock_CBO_i_7_n_0
    );
ChipBiasClock_CBO_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55557FFF"
    )
        port map (
      I0 => Count_DP_reg(5),
      I1 => Count_DP_reg(2),
      I2 => Count_DP_reg(3),
      I3 => Count_DP_reg(1),
      I4 => Count_DP_reg(4),
      O => ChipBiasClock_CBO_i_8_n_0
    );
ChipBiasClock_CBO_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F070F"
    )
        port map (
      I0 => Count_DP_reg(0),
      I1 => Count_DP_reg(1),
      I2 => ChipBiasClock_CBO_i_14_n_0,
      I3 => Count_DP_reg(3),
      I4 => Count_DP_reg(2),
      I5 => ChipBiasClock_CBO_i_15_n_0,
      O => ChipBiasClock_CBO_i_9_n_0
    );
\Count_DP[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(3),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[0]_i_10_n_0\
    );
\Count_DP[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(1),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[0]_i_11_n_0\
    );
\Count_DP[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454555555555"
    )
        port map (
      I0 => Count_DP_reg(0),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[0]_i_12_n_0\
    );
\Count_DP[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(7),
      I2 => \out\(3),
      O => \Count_DP[0]_i_13_n_0\
    );
\Count_DP[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(6),
      I2 => \out\(9),
      O => \Count_DP[0]_i_14_n_0\
    );
\Count_DP[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(11),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \Count_DP[0]_i_13_n_0\,
      O => \Count_DP[0]_i_15_n_0\
    );
\Count_DP[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Count_DP[0]_i_19_n_0\,
      I1 => \out\(11),
      I2 => \out\(4),
      I3 => \Count_DP[0]_i_20_n_0\,
      I4 => \out\(2),
      I5 => \out\(3),
      O => \Count_DP[0]_i_16_n_0\
    );
\Count_DP[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(8),
      I2 => \out\(11),
      I3 => \out\(4),
      I4 => \out\(5),
      O => \Count_DP[0]_i_17_n_0\
    );
\Count_DP[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \Count_DP[0]_i_13_n_0\,
      I2 => \out\(5),
      I3 => \out\(4),
      I4 => \out\(11),
      I5 => \out\(8),
      O => \Count_DP[0]_i_18_n_0\
    );
\Count_DP[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(9),
      I2 => \out\(7),
      I3 => \out\(8),
      O => \Count_DP[0]_i_19_n_0\
    );
\Count_DP[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FF04040404"
    )
        port map (
      I0 => \Count_DP[0]_i_3__7_n_0\,
      I1 => \Count_DP[0]_i_4__7_n_0\,
      I2 => \Count_DP[0]_i_5__7_n_0\,
      I3 => \Count_DP[0]_i_6__4_n_0\,
      I4 => \Count_DP[0]_i_7_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[0]_i_1__3_n_0\
    );
\Count_DP[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(5),
      O => \Count_DP[0]_i_20_n_0\
    );
\Count_DP[0]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF5F5757"
    )
        port map (
      I0 => ChipBiasClock_CBO_i_7_n_0,
      I1 => \Count_DP[0]_i_13_n_0\,
      I2 => \ShiftReg_DP[55]_i_3_n_0\,
      I3 => \Count_DP[0]_i_14_n_0\,
      I4 => \FSM_onehot_State_DP[46]_i_4_n_0\,
      I5 => \FSM_onehot_State_DP[46]_i_15_n_0\,
      O => \Count_DP[0]_i_3__7_n_0\
    );
\Count_DP[0]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \out\(1),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \Count_DP[0]_i_15_n_0\,
      I3 => \Count_DP[0]_i_16_n_0\,
      O => \Count_DP[0]_i_4__7_n_0\
    );
\Count_DP[0]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002AAAA"
    )
        port map (
      I0 => \FSM_onehot_State_DP[46]_i_4_n_0\,
      I1 => \out\(9),
      I2 => \out\(6),
      I3 => \out\(2),
      I4 => \ShiftReg_DP[55]_i_3_n_0\,
      I5 => \Count_DP[0]_i_17_n_0\,
      O => \Count_DP[0]_i_5__7_n_0\
    );
\Count_DP[0]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => \Count_DP[0]_i_14_n_0\,
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \Count_DP[0]_i_17_n_0\,
      I3 => \FSM_onehot_State_DP[46]_i_15_n_0\,
      I4 => \FSM_onehot_State_DP[46]_i_4_n_0\,
      O => \Count_DP[0]_i_6__4_n_0\
    );
\Count_DP[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => \Count_DP[0]_i_16_n_0\,
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \Count_DP[0]_i_15_n_0\,
      I3 => \out\(1),
      O => \Count_DP[0]_i_7_n_0\
    );
\Count_DP[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD0000FFFFFFFF"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_3_n_0\,
      I1 => \out\(3),
      I2 => \out\(7),
      I3 => \out\(10),
      I4 => ChipBiasClock_CBO_i_7_n_0,
      I5 => \FSM_onehot_State_DP[46]_i_15_n_0\,
      O => \Count_DP[0]_i_8_n_0\
    );
\Count_DP[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(0),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[0]_i_9_n_0\
    );
\Count_DP[12]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(13),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[12]_i_2__7_n_0\
    );
\Count_DP[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(7),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[4]_i_2__7_n_0\
    );
\Count_DP[4]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(6),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[4]_i_3__7_n_0\
    );
\Count_DP[4]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(5),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[4]_i_4__7_n_0\
    );
\Count_DP[4]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(4),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[4]_i_5__7_n_0\
    );
\Count_DP[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(6),
      I2 => \out\(2),
      I3 => \^count_dp_reg[5]_1\,
      O => \Count_DP_reg[5]_0\(0)
    );
\Count_DP[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Count_DP_reg(13),
      I1 => Count_DP_reg(11),
      I2 => Count_DP_reg(2),
      I3 => Count_DP_reg(1),
      I4 => \Count_DP[5]_i_5_n_0\,
      I5 => \ShiftReg_DP[55]_i_5_n_0\,
      O => \^count_dp_reg[5]_1\
    );
\Count_DP[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Count_DP_reg(7),
      I1 => Count_DP_reg(6),
      I2 => Count_DP_reg(12),
      I3 => Count_DP_reg(0),
      I4 => Count_DP_reg(9),
      I5 => Count_DP_reg(8),
      O => \Count_DP[5]_i_5_n_0\
    );
\Count_DP[8]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(11),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[8]_i_2__7_n_0\
    );
\Count_DP[8]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(10),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[8]_i_3__7_n_0\
    );
\Count_DP[8]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(9),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[8]_i_4__7_n_0\
    );
\Count_DP[8]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8AAAAAAAAA"
    )
        port map (
      I0 => Count_DP_reg(8),
      I1 => \Count_DP[0]_i_6__4_n_0\,
      I2 => \out\(1),
      I3 => \Count_DP[0]_i_18_n_0\,
      I4 => \Count_DP[0]_i_16_n_0\,
      I5 => \Count_DP[0]_i_8_n_0\,
      O => \Count_DP[8]_i_5__7_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2__4_n_7\,
      Q => Count_DP_reg(0)
    );
\Count_DP_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__4_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__4_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__4_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Count_DP[0]_i_9_n_0\,
      O(3) => \Count_DP_reg[0]_i_2__4_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__4_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__4_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__4_n_7\,
      S(3) => \Count_DP[0]_i_10_n_0\,
      S(2) => Count_DP_reg(2),
      S(1) => \Count_DP[0]_i_11_n_0\,
      S(0) => \Count_DP[0]_i_12_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[8]_i_1__7_n_5\,
      Q => Count_DP_reg(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[8]_i_1__7_n_4\,
      Q => Count_DP_reg(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__7_n_7\,
      Q => Count_DP_reg(12)
    );
\Count_DP_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__7_n_0\,
      CO(3 downto 1) => \NLW_Count_DP_reg[12]_i_1__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Count_DP_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Count_DP_reg[12]_i_1__7_O_UNCONNECTED\(3 downto 2),
      O(1) => \Count_DP_reg[12]_i_1__7_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Count_DP[12]_i_2__7_n_0\,
      S(0) => Count_DP_reg(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__7_n_6\,
      Q => Count_DP_reg(13)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2__4_n_6\,
      Q => Count_DP_reg(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2__4_n_5\,
      Q => Count_DP_reg(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[0]_i_2__4_n_4\,
      Q => Count_DP_reg(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1__7_n_7\,
      Q => Count_DP_reg(4)
    );
\Count_DP_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__4_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__7_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__7_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__7_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__7_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__7_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__7_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__7_n_7\,
      S(3) => \Count_DP[4]_i_2__7_n_0\,
      S(2) => \Count_DP[4]_i_3__7_n_0\,
      S(1) => \Count_DP[4]_i_4__7_n_0\,
      S(0) => \Count_DP[4]_i_5__7_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1__7_n_6\,
      Q => Count_DP_reg(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1__7_n_5\,
      Q => Count_DP_reg(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[4]_i_1__7_n_4\,
      Q => Count_DP_reg(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[8]_i_1__7_n_7\,
      Q => Count_DP_reg(8)
    );
\Count_DP_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__7_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__7_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__7_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__7_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__7_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__7_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__7_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__7_n_7\,
      S(3) => \Count_DP[8]_i_2__7_n_0\,
      S(2) => \Count_DP[8]_i_3__7_n_0\,
      S(1) => \Count_DP[8]_i_4__7_n_0\,
      S(0) => \Count_DP[8]_i_5__7_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[0]_i_1__3_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[8]_i_1__7_n_6\,
      Q => Count_DP_reg(9)
    );
\FSM_onehot_State_DP[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4544"
    )
        port map (
      I0 => \FSM_onehot_State_DP[46]_i_3_n_0\,
      I1 => \FSM_onehot_State_DP[46]_i_4_n_0\,
      I2 => \FSM_onehot_State_DP_reg[2]\,
      I3 => \FSM_onehot_State_DP[46]_i_6_n_0\,
      I4 => \FSM_onehot_State_DP_reg[1]\,
      I5 => \FSM_onehot_State_DP_reg[3]\,
      O => \FSM_onehot_State_DP_reg[0]\(0)
    );
\FSM_onehot_State_DP[46]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_4_n_0\,
      I1 => \ShiftReg_DP[55]_i_5_n_0\,
      I2 => Count_DP_reg(1),
      I3 => Count_DP_reg(0),
      I4 => \FSM_onehot_State_DP[46]_i_23_n_0\,
      O => \FSM_onehot_State_DP[46]_i_15_n_0\
    );
\FSM_onehot_State_DP[46]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Count_DP_reg(8),
      I1 => Count_DP_reg(9),
      I2 => Count_DP_reg(5),
      I3 => Count_DP_reg(4),
      I4 => Count_DP_reg(12),
      I5 => Count_DP_reg(0),
      O => \FSM_onehot_State_DP[46]_i_16_n_0\
    );
\FSM_onehot_State_DP[46]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => Count_DP_reg(13),
      I1 => Count_DP_reg(6),
      I2 => Count_DP_reg(1),
      I3 => Count_DP_reg(7),
      O => \FSM_onehot_State_DP[46]_i_17_n_0\
    );
\FSM_onehot_State_DP[46]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Count_DP_reg(13),
      I1 => Count_DP_reg(11),
      I2 => Count_DP_reg(2),
      O => \FSM_onehot_State_DP[46]_i_23_n_0\
    );
\FSM_onehot_State_DP[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101010101010"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[2]_0\,
      I1 => \FSM_onehot_State_DP_reg[9]\,
      I2 => \FSM_onehot_State_DP_reg[23]\,
      I3 => \FSM_onehot_State_DP_reg[4]\,
      I4 => \FSM_onehot_State_DP[46]_i_15_n_0\,
      I5 => \FSM_onehot_State_DP_reg[23]_0\,
      O => \FSM_onehot_State_DP[46]_i_3_n_0\
    );
\FSM_onehot_State_DP[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \FSM_onehot_State_DP[46]_i_16_n_0\,
      I1 => \FSM_onehot_State_DP[46]_i_17_n_0\,
      I2 => Count_DP_reg(3),
      I3 => Count_DP_reg(2),
      I4 => Count_DP_reg(11),
      I5 => Count_DP_reg(10),
      O => \FSM_onehot_State_DP[46]_i_4_n_0\
    );
\FSM_onehot_State_DP[46]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[23]\,
      I1 => \FSM_onehot_State_DP_reg[9]\,
      I2 => \FSM_onehot_State_DP[46]_i_15_n_0\,
      O => \FSM_onehot_State_DP[46]_i_6_n_0\
    );
\ShiftReg_DP[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsCasBpc_D][0]\,
      I1 => \BiasConfigReg_D_reg[RefrBp_D][0]\,
      I2 => \BiasConfigReg_D_reg[AEPuYBp_D][0]\,
      I3 => \BiasConfigReg_D_reg[AdcRefHigh_D][0]\,
      I4 => \BiasConfigReg_D_reg[OffBn_D][0]\,
      I5 => \^shiftreg_dp_reg[0]_0\,
      O => \ShiftReg_DP_reg[0]\(0)
    );
\ShiftReg_DP[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[21]\,
      I1 => \^shiftreg_dp_reg[0]_2\,
      O => \ShiftReg_DP_reg[0]_1\(0)
    );
\ShiftReg_DP[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(10),
      I3 => \out\(0),
      O => D(0)
    );
\ShiftReg_DP[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(20),
      I4 => \ShiftReg_DP_reg[54]\(9),
      O => D(10)
    );
\ShiftReg_DP[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(21),
      I4 => \ShiftReg_DP_reg[54]\(10),
      O => D(11)
    );
\ShiftReg_DP[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(14),
      I4 => \ShiftReg_DP_reg[54]\(11),
      O => D(12)
    );
\ShiftReg_DP[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(15),
      I4 => \ShiftReg_DP_reg[54]\(12),
      O => D(13)
    );
\ShiftReg_DP[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(16),
      I4 => \ShiftReg_DP_reg[54]\(13),
      O => D(14)
    );
\ShiftReg_DP[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[9]_1\,
      I1 => \^shiftreg_dp_reg[0]_0\,
      O => \ShiftReg_DP_reg[15]\(0)
    );
\ShiftReg_DP[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(17),
      I4 => \ShiftReg_DP_reg[54]\(14),
      O => D(15)
    );
\ShiftReg_DP[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(9),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      O => \^shiftreg_dp_reg[0]_0\
    );
\ShiftReg_DP[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(9),
      I4 => \ShiftReg_DP_reg[54]\(15),
      O => D(16)
    );
\ShiftReg_DP[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(8),
      I4 => \ShiftReg_DP_reg[54]\(16),
      O => D(17)
    );
\ShiftReg_DP[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(7),
      I4 => \ShiftReg_DP_reg[54]\(17),
      O => D(18)
    );
\ShiftReg_DP[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(18),
      O => D(19)
    );
\ShiftReg_DP[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(11),
      I4 => \ShiftReg_DP_reg[54]\(0),
      O => D(1)
    );
\ShiftReg_DP[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(6),
      I4 => \ShiftReg_DP_reg[54]\(19),
      O => D(20)
    );
\ShiftReg_DP[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(5),
      I4 => \ShiftReg_DP_reg[54]\(20),
      O => D(21)
    );
\ShiftReg_DP[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(21),
      O => D(22)
    );
\ShiftReg_DP[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(22),
      O => D(23)
    );
\ShiftReg_DP[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(4),
      I4 => \ShiftReg_DP_reg[54]\(23),
      O => D(24)
    );
\ShiftReg_DP[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(3),
      I4 => \ShiftReg_DP_reg[54]\(24),
      O => D(25)
    );
\ShiftReg_DP[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(25),
      O => D(26)
    );
\ShiftReg_DP[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(2),
      I4 => \ShiftReg_DP_reg[54]\(26),
      O => D(27)
    );
\ShiftReg_DP[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(1),
      I4 => \ShiftReg_DP_reg[54]\(27),
      O => D(28)
    );
\ShiftReg_DP[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(0),
      I4 => \ShiftReg_DP_reg[54]\(28),
      O => D(29)
    );
\ShiftReg_DP[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(12),
      I4 => \ShiftReg_DP_reg[54]\(1),
      O => D(2)
    );
\ShiftReg_DP[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(29),
      O => D(30)
    );
\ShiftReg_DP[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(30),
      O => D(31)
    );
\ShiftReg_DP[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(31),
      O => D(32)
    );
\ShiftReg_DP[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(32),
      O => D(33)
    );
\ShiftReg_DP[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(33),
      O => D(34)
    );
\ShiftReg_DP[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(34),
      O => D(35)
    );
\ShiftReg_DP[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(35),
      O => D(36)
    );
\ShiftReg_DP[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(36),
      O => D(37)
    );
\ShiftReg_DP[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(37),
      O => D(38)
    );
\ShiftReg_DP[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \ShiftReg_DP_reg[54]\(38),
      O => D(39)
    );
\ShiftReg_DP[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(13),
      I4 => \ShiftReg_DP_reg[54]\(2),
      O => D(3)
    );
\ShiftReg_DP[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(38),
      I4 => \ShiftReg_DP_reg[54]\(39),
      O => D(40)
    );
\ShiftReg_DP[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(39),
      I4 => \ShiftReg_DP_reg[54]\(40),
      O => D(41)
    );
\ShiftReg_DP[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(40),
      I4 => \ShiftReg_DP_reg[54]\(41),
      O => D(42)
    );
\ShiftReg_DP[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(41),
      I4 => \ShiftReg_DP_reg[54]\(42),
      O => D(43)
    );
\ShiftReg_DP[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(34),
      I4 => \ShiftReg_DP_reg[54]\(43),
      O => D(44)
    );
\ShiftReg_DP[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(35),
      I4 => \ShiftReg_DP_reg[54]\(44),
      O => D(45)
    );
\ShiftReg_DP[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(36),
      I4 => \ShiftReg_DP_reg[54]\(45),
      O => D(46)
    );
\ShiftReg_DP[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(37),
      I4 => \ShiftReg_DP_reg[54]\(46),
      O => D(47)
    );
\ShiftReg_DP[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(30),
      I4 => \ShiftReg_DP_reg[54]\(47),
      O => D(48)
    );
\ShiftReg_DP[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(31),
      I4 => \ShiftReg_DP_reg[54]\(48),
      O => D(49)
    );
\ShiftReg_DP[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(22),
      I4 => \ShiftReg_DP_reg[54]\(3),
      O => D(4)
    );
\ShiftReg_DP[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(32),
      I4 => \ShiftReg_DP_reg[54]\(49),
      O => D(50)
    );
\ShiftReg_DP[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(33),
      I4 => \ShiftReg_DP_reg[54]\(50),
      O => D(51)
    );
\ShiftReg_DP[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(26),
      I4 => \ShiftReg_DP_reg[54]\(51),
      O => D(52)
    );
\ShiftReg_DP[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(27),
      I4 => \ShiftReg_DP_reg[54]\(52),
      O => D(53)
    );
\ShiftReg_DP[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(28),
      I4 => \ShiftReg_DP_reg[54]\(53),
      O => D(54)
    );
\ShiftReg_DP[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      O => E(0)
    );
\ShiftReg_DP[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(29),
      I4 => \ShiftReg_DP_reg[54]\(54),
      O => D(55)
    );
\ShiftReg_DP[55]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \ShiftReg_DP[55]_i_4_n_0\,
      I1 => \ShiftReg_DP[55]_i_5_n_0\,
      I2 => Count_DP_reg(0),
      I3 => \ShiftReg_DP[55]_i_6_n_0\,
      O => \ShiftReg_DP[55]_i_3_n_0\
    );
\ShiftReg_DP[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => Count_DP_reg(8),
      I1 => Count_DP_reg(9),
      I2 => Count_DP_reg(6),
      I3 => Count_DP_reg(7),
      I4 => Count_DP_reg(12),
      O => \ShiftReg_DP[55]_i_4_n_0\
    );
\ShiftReg_DP[55]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Count_DP_reg(10),
      I1 => Count_DP_reg(4),
      I2 => Count_DP_reg(5),
      I3 => Count_DP_reg(3),
      O => \ShiftReg_DP[55]_i_5_n_0\
    );
\ShiftReg_DP[55]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Count_DP_reg(1),
      I1 => Count_DP_reg(2),
      I2 => Count_DP_reg(11),
      I3 => Count_DP_reg(13),
      O => \ShiftReg_DP[55]_i_6_n_0\
    );
\ShiftReg_DP[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(23),
      I4 => \ShiftReg_DP_reg[54]\(4),
      O => D(5)
    );
\ShiftReg_DP[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(24),
      I4 => \ShiftReg_DP_reg[54]\(5),
      O => D(6)
    );
\ShiftReg_DP[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg[9]_1\,
      I1 => \^shiftreg_dp_reg[0]_2\,
      O => \ShiftReg_DP_reg[7]\(0)
    );
\ShiftReg_DP[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(25),
      I4 => \ShiftReg_DP_reg[54]\(6),
      O => D(7)
    );
\ShiftReg_DP[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(6),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      O => \^shiftreg_dp_reg[0]_2\
    );
\ShiftReg_DP[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(18),
      I4 => \ShiftReg_DP_reg[54]\(7),
      O => D(8)
    );
\ShiftReg_DP[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222D000"
    )
        port map (
      I0 => \out\(2),
      I1 => \ShiftReg_DP[55]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \ChipConfigReg_D_reg[DigitalMux0_D][3]\(19),
      I4 => \ShiftReg_DP_reg[54]\(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DAVISrgbSPIConfig is
  port (
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetTestPixel_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AERnArow_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[UseAOut_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TestADC_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasOutput_DP_reg[0]_1\ : out STD_LOGIC;
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasOutput_DP_reg[0]_2\ : out STD_LOGIC;
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasOutput_DP_reg[1]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[1]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[1]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[2]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[2]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[2]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[3]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[3]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[3]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[4]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[4]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[4]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[5]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[5]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[5]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[6]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[6]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[6]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[7]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[7]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[7]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[8]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[8]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[8]_2\ : out STD_LOGIC;
    \BiasOutput_DP_reg[9]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[9]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[10]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[10]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[11]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[11]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[12]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[12]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[13]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[13]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]_1\ : out STD_LOGIC;
    \ChipOutput_DP_reg[0]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[0]_1\ : out STD_LOGIC;
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ChipOutput_DP_reg[1]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[1]_1\ : out STD_LOGIC;
    \ChipOutput_DP_reg[2]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[2]_1\ : out STD_LOGIC;
    \ChipOutput_DP_reg[3]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[3]_1\ : out STD_LOGIC;
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ParamOutput_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ParamOutput_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__26\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_3\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_4\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_5\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_6\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_7\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_8\ : in STD_LOGIC;
    ConfigParamAddress_DO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[2]_rep__0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_rep__0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_rep__0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_rep__1\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_rep__1\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_rep\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ConfigParamInput_DO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DAVISrgbSPIConfig : entity is "DAVISrgbSPIConfig";
end brd_testAERDVSSM_0_0_DAVISrgbSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DAVISrgbSPIConfig is
  signal \BiasOutput_DP[0]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[0]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_14_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_15_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_16_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_17_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_10_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_11_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_12_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_13_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_9_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[aernarow_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[adjustovg1lo_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[adjustovg2lo_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[adjusttx2ovg2hi_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[resetcalibneuron_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[resettestpixel_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[selectgraycounter_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[testadc_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[typencalibneuron_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[useaout_s]\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP[0]_i_9_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \ChipOutput_DP_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \ChipConfigReg_DP_reg[AERnArow_S]\ <= \^chipconfigreg_dp_reg[aernarow_s]\;
  \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ <= \^chipconfigreg_dp_reg[adjustovg1lo_s]\;
  \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ <= \^chipconfigreg_dp_reg[adjustovg2lo_s]\;
  \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ <= \^chipconfigreg_dp_reg[adjusttx2ovg2hi_s]\;
  \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ <= \^chipconfigreg_dp_reg[resetcalibneuron_s]\;
  \ChipConfigReg_DP_reg[ResetTestPixel_S]\ <= \^chipconfigreg_dp_reg[resettestpixel_s]\;
  \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ <= \^chipconfigreg_dp_reg[selectgraycounter_s]\;
  \ChipConfigReg_DP_reg[TestADC_S]\ <= \^chipconfigreg_dp_reg[testadc_s]\;
  \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ <= \^chipconfigreg_dp_reg[typencalibneuron_s]\;
  \ChipConfigReg_DP_reg[UseAOut_S]\ <= \^chipconfigreg_dp_reg[useaout_s]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][8]\(8 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(8 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][8]\(8 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(8 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][8]\(8 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(8 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][8]\(8 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(8 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][8]\(8 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(8 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][8]\(8 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(8 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][14]\(14 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(14 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][15]\(15 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(15 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][8]\(8 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(8 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D][3]\(3 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(3 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D][3]\(3 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(3 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D][3]\(3 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(3 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D][3]\(3 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(3 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D][3]\(3 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(3 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D][3]\(3 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(3 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D][3]\(3 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(3 downto 0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D][3]\(3 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(3 downto 0);
\BiasConfigReg_DP_reg[AEPdBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[AEPdBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[AEPuXBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[AEPuYBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[AdcCompBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(0)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(1)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(2)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(3)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(4)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(5)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(6)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(7)
    );
\BiasConfigReg_DP_reg[AdcRefHigh_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(8)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(0)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(1)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(2)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(3)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(4)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(5)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(6)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(7)
    );
\BiasConfigReg_DP_reg[AdcRefLow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(8)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(0)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(1)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(2)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(3)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(4)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(5)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(6)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(7)
    );
\BiasConfigReg_DP_reg[ApsCasBpc_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(8)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[ApsROSFBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(0)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(10)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(11)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(12)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(13)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(14)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(1)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(2)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(3)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(4)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(5)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(6)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(7)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(8)
    );
\BiasConfigReg_DP_reg[BiasBuffer_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_5\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(9)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[DACBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[DiffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[DiffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[DiffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[DiffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[DiffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[DiffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[DiffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[DiffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[DiffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[DiffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[DiffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[DiffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[DiffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[DiffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[DiffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[FalltimeBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_3\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[Gnd07_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(0)
    );
\BiasConfigReg_DP_reg[Gnd07_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(1)
    );
\BiasConfigReg_DP_reg[Gnd07_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(2)
    );
\BiasConfigReg_DP_reg[Gnd07_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(3)
    );
\BiasConfigReg_DP_reg[Gnd07_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(4)
    );
\BiasConfigReg_DP_reg[Gnd07_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(5)
    );
\BiasConfigReg_DP_reg[Gnd07_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(6)
    );
\BiasConfigReg_DP_reg[Gnd07_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(7)
    );
\BiasConfigReg_DP_reg[Gnd07_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(8)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[IFRefrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[IFThrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[LcolTimeoutBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[LocalBufBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(0)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(1)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(2)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(3)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(4)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(5)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(6)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(7)
    );
\BiasConfigReg_DP_reg[OVG1Lo_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(8)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(0)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(1)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(2)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(3)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(4)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(5)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(6)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(7)
    );
\BiasConfigReg_DP_reg[OVG2Lo_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(8)
    );
\BiasConfigReg_DP_reg[OffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[OffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[OffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[OffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[OffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[OffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[OffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[OffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[OffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[OffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[OffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[OffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[OffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[OffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[OffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[OnBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[OnBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[OnBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[OnBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[OnBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[OnBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[OnBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[OnBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[OnBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[OnBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[OnBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[OnBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[OnBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[OnBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[OnBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[PadFollBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(0)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(10)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(11)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(12)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(13)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(14)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(1)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(2)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(3)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(4)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(5)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(6)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(7)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(8)
    );
\BiasConfigReg_DP_reg[PixInvBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(9)
    );
\BiasConfigReg_DP_reg[PrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[PrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[PrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[PrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[PrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[PrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[PrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[PrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[PrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[PrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[PrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[PrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[PrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[PrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[PrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[PrSFBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[ReadoutBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      CLR => AR(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[RefrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[RefrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[RefrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[RefrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[RefrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[RefrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[RefrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[RefrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[RefrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[RefrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[RefrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[RefrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[RefrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[RefrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[RefrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(0)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(10)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(11)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(12)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(13)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(14)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(1)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(2)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(3)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(4)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(5)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(6)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(7)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(8)
    );
\BiasConfigReg_DP_reg[RisetimeBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(1),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(9)
    );
\BiasConfigReg_DP_reg[SSN_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(0)
    );
\BiasConfigReg_DP_reg[SSN_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(10)
    );
\BiasConfigReg_DP_reg[SSN_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(11)
    );
\BiasConfigReg_DP_reg[SSN_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(12)
    );
\BiasConfigReg_DP_reg[SSN_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(13)
    );
\BiasConfigReg_DP_reg[SSN_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(14)
    );
\BiasConfigReg_DP_reg[SSN_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(15),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(15)
    );
\BiasConfigReg_DP_reg[SSN_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(1)
    );
\BiasConfigReg_DP_reg[SSN_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(2)
    );
\BiasConfigReg_DP_reg[SSN_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(3)
    );
\BiasConfigReg_DP_reg[SSN_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(4)
    );
\BiasConfigReg_DP_reg[SSN_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(5)
    );
\BiasConfigReg_DP_reg[SSN_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(6)
    );
\BiasConfigReg_DP_reg[SSN_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(7)
    );
\BiasConfigReg_DP_reg[SSN_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(8)
    );
\BiasConfigReg_DP_reg[SSN_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_6\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(9)
    );
\BiasConfigReg_DP_reg[SSP_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(0)
    );
\BiasConfigReg_DP_reg[SSP_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(10),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(10)
    );
\BiasConfigReg_DP_reg[SSP_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(11),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(11)
    );
\BiasConfigReg_DP_reg[SSP_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(12),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(12)
    );
\BiasConfigReg_DP_reg[SSP_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(13),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(13)
    );
\BiasConfigReg_DP_reg[SSP_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(14),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(14)
    );
\BiasConfigReg_DP_reg[SSP_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(15),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(15)
    );
\BiasConfigReg_DP_reg[SSP_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(1)
    );
\BiasConfigReg_DP_reg[SSP_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(2)
    );
\BiasConfigReg_DP_reg[SSP_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(3)
    );
\BiasConfigReg_DP_reg[SSP_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(4)
    );
\BiasConfigReg_DP_reg[SSP_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(5)
    );
\BiasConfigReg_DP_reg[SSP_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(6)
    );
\BiasConfigReg_DP_reg[SSP_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(7)
    );
\BiasConfigReg_DP_reg[SSP_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(8)
    );
\BiasConfigReg_DP_reg[SSP_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(9),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(9)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^q\(0)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^q\(1)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^q\(2)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^q\(3)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^q\(4)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^q\(5)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^q\(6)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^q\(7)
    );
\BiasConfigReg_DP_reg[TX2OVG2Hi_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^q\(8)
    );
\BiasConfigReg_DP_reg[vADCTest_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(0)
    );
\BiasConfigReg_DP_reg[vADCTest_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(1)
    );
\BiasConfigReg_DP_reg[vADCTest_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(2)
    );
\BiasConfigReg_DP_reg[vADCTest_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(3)
    );
\BiasConfigReg_DP_reg[vADCTest_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(4),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(4)
    );
\BiasConfigReg_DP_reg[vADCTest_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(5),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(5)
    );
\BiasConfigReg_DP_reg[vADCTest_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(6),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(6)
    );
\BiasConfigReg_DP_reg[vADCTest_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(7),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(7)
    );
\BiasConfigReg_DP_reg[vADCTest_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__27\(0),
      D => ConfigParamInput_DO(8),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(8)
    );
\BiasOutput_DP[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(0),
      O => \BiasOutput_DP[0]_i_10_n_0\
    );
\BiasOutput_DP[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(0),
      O => \BiasOutput_DP[0]_i_11_n_0\
    );
\BiasOutput_DP[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(0),
      O => \BiasOutput_DP[0]_i_12_n_0\
    );
\BiasOutput_DP[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(0),
      O => \BiasOutput_DP[0]_i_13_n_0\
    );
\BiasOutput_DP[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(0),
      O => \BiasOutput_DP[0]_i_14_n_0\
    );
\BiasOutput_DP[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      O => \BiasOutput_DP[0]_i_15_n_0\
    );
\BiasOutput_DP[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(0),
      O => \BiasOutput_DP[0]_i_16_n_0\
    );
\BiasOutput_DP[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      O => \BiasOutput_DP[0]_i_17_n_0\
    );
\BiasOutput_DP[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(0),
      O => \BiasOutput_DP_reg[0]_2\
    );
\BiasOutput_DP[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(10),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(10),
      O => \BiasOutput_DP[10]_i_10_n_0\
    );
\BiasOutput_DP[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(10),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[10]_i_11_n_0\
    );
\BiasOutput_DP[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(10),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(10),
      O => \BiasOutput_DP[10]_i_12_n_0\
    );
\BiasOutput_DP[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(10),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(10),
      O => \BiasOutput_DP[10]_i_13_n_0\
    );
\BiasOutput_DP[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \BiasOutput_DP_reg[10]_i_4_n_0\,
      I1 => \BiasOutput_DP_reg[10]_i_5_n_0\,
      I2 => ConfigParamAddress_DO(1),
      I3 => ConfigParamAddress_DO(0),
      I4 => \BiasOutput_DP_reg[10]_i_6_n_0\,
      O => \BiasOutput_DP_reg[10]_0\
    );
\BiasOutput_DP[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(10),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(10),
      O => \BiasOutput_DP_reg[10]_1\
    );
\BiasOutput_DP[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(10),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(10),
      O => \BiasOutput_DP[10]_i_8_n_0\
    );
\BiasOutput_DP[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(10),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(10),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(10),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[10]_i_9_n_0\
    );
\BiasOutput_DP[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(11),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(11),
      O => \BiasOutput_DP[11]_i_10_n_0\
    );
\BiasOutput_DP[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(11),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[11]_i_11_n_0\
    );
\BiasOutput_DP[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(11),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(11),
      O => \BiasOutput_DP[11]_i_12_n_0\
    );
\BiasOutput_DP[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(11),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(11),
      O => \BiasOutput_DP[11]_i_13_n_0\
    );
\BiasOutput_DP[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \BiasOutput_DP_reg[11]_i_4_n_0\,
      I1 => \BiasOutput_DP_reg[11]_i_5_n_0\,
      I2 => ConfigParamAddress_DO(1),
      I3 => ConfigParamAddress_DO(0),
      I4 => \BiasOutput_DP_reg[11]_i_6_n_0\,
      O => \BiasOutput_DP_reg[11]_0\
    );
\BiasOutput_DP[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(11),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(11),
      O => \BiasOutput_DP_reg[11]_1\
    );
\BiasOutput_DP[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(11),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(11),
      O => \BiasOutput_DP[11]_i_8_n_0\
    );
\BiasOutput_DP[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(11),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(11),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(11),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[11]_i_9_n_0\
    );
\BiasOutput_DP[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(12),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(12),
      O => \BiasOutput_DP[12]_i_10_n_0\
    );
\BiasOutput_DP[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(12),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[12]_i_11_n_0\
    );
\BiasOutput_DP[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(12),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(12),
      O => \BiasOutput_DP[12]_i_12_n_0\
    );
\BiasOutput_DP[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(12),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(12),
      O => \BiasOutput_DP[12]_i_13_n_0\
    );
\BiasOutput_DP[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \BiasOutput_DP_reg[12]_i_4_n_0\,
      I1 => \BiasOutput_DP_reg[12]_i_5_n_0\,
      I2 => ConfigParamAddress_DO(1),
      I3 => ConfigParamAddress_DO(0),
      I4 => \BiasOutput_DP_reg[12]_i_6_n_0\,
      O => \BiasOutput_DP_reg[12]_0\
    );
\BiasOutput_DP[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(12),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(12),
      O => \BiasOutput_DP_reg[12]_1\
    );
\BiasOutput_DP[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(12),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(12),
      O => \BiasOutput_DP[12]_i_8_n_0\
    );
\BiasOutput_DP[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(12),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(12),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(12),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[12]_i_9_n_0\
    );
\BiasOutput_DP[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(13),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(13),
      O => \BiasOutput_DP[13]_i_10_n_0\
    );
\BiasOutput_DP[13]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(13),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[13]_i_11_n_0\
    );
\BiasOutput_DP[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(13),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(13),
      O => \BiasOutput_DP[13]_i_12_n_0\
    );
\BiasOutput_DP[13]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(13),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(13),
      O => \BiasOutput_DP[13]_i_13_n_0\
    );
\BiasOutput_DP[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \BiasOutput_DP_reg[13]_i_4_n_0\,
      I1 => \BiasOutput_DP_reg[13]_i_5_n_0\,
      I2 => ConfigParamAddress_DO(1),
      I3 => ConfigParamAddress_DO(0),
      I4 => \BiasOutput_DP_reg[13]_i_6_n_0\,
      O => \BiasOutput_DP_reg[13]_0\
    );
\BiasOutput_DP[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(13),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(13),
      O => \BiasOutput_DP_reg[13]_1\
    );
\BiasOutput_DP[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(13),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(13),
      O => \BiasOutput_DP[13]_i_8_n_0\
    );
\BiasOutput_DP[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(13),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(13),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(13),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[13]_i_9_n_0\
    );
\BiasOutput_DP[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(14),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(14),
      O => \BiasOutput_DP[14]_i_10_n_0\
    );
\BiasOutput_DP[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(14),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[14]_i_11_n_0\
    );
\BiasOutput_DP[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(14),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(14),
      O => \BiasOutput_DP[14]_i_12_n_0\
    );
\BiasOutput_DP[14]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(14),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(14),
      O => \BiasOutput_DP[14]_i_13_n_0\
    );
\BiasOutput_DP[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \BiasOutput_DP_reg[14]_i_4_n_0\,
      I1 => \BiasOutput_DP_reg[14]_i_5_n_0\,
      I2 => ConfigParamAddress_DO(1),
      I3 => ConfigParamAddress_DO(0),
      I4 => \BiasOutput_DP_reg[14]_i_6_n_0\,
      O => \BiasOutput_DP_reg[14]_0\
    );
\BiasOutput_DP[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(14),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(14),
      O => \BiasOutput_DP_reg[14]_1\
    );
\BiasOutput_DP[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(14),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(14),
      O => \BiasOutput_DP[14]_i_8_n_0\
    );
\BiasOutput_DP[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(14),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(14),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(14),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[14]_i_9_n_0\
    );
\BiasOutput_DP[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(1),
      O => \BiasOutput_DP[1]_i_10_n_0\
    );
\BiasOutput_DP[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(1),
      O => \BiasOutput_DP[1]_i_11_n_0\
    );
\BiasOutput_DP[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(1),
      O => \BiasOutput_DP[1]_i_12_n_0\
    );
\BiasOutput_DP[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(1),
      O => \BiasOutput_DP[1]_i_13_n_0\
    );
\BiasOutput_DP[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(1),
      O => \BiasOutput_DP[1]_i_14_n_0\
    );
\BiasOutput_DP[1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      O => \BiasOutput_DP[1]_i_15_n_0\
    );
\BiasOutput_DP[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(1),
      O => \BiasOutput_DP[1]_i_16_n_0\
    );
\BiasOutput_DP[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      O => \BiasOutput_DP[1]_i_17_n_0\
    );
\BiasOutput_DP[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(1),
      O => \BiasOutput_DP_reg[1]_2\
    );
\BiasOutput_DP[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(2),
      O => \BiasOutput_DP[2]_i_10_n_0\
    );
\BiasOutput_DP[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(2),
      O => \BiasOutput_DP[2]_i_11_n_0\
    );
\BiasOutput_DP[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(2),
      O => \BiasOutput_DP[2]_i_12_n_0\
    );
\BiasOutput_DP[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(2),
      O => \BiasOutput_DP[2]_i_13_n_0\
    );
\BiasOutput_DP[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(2),
      O => \BiasOutput_DP[2]_i_14_n_0\
    );
\BiasOutput_DP[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      O => \BiasOutput_DP[2]_i_15_n_0\
    );
\BiasOutput_DP[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(2),
      O => \BiasOutput_DP[2]_i_16_n_0\
    );
\BiasOutput_DP[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      O => \BiasOutput_DP[2]_i_17_n_0\
    );
\BiasOutput_DP[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(2),
      O => \BiasOutput_DP_reg[2]_2\
    );
\BiasOutput_DP[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(3),
      O => \BiasOutput_DP[3]_i_10_n_0\
    );
\BiasOutput_DP[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(3),
      O => \BiasOutput_DP[3]_i_11_n_0\
    );
\BiasOutput_DP[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(3),
      O => \BiasOutput_DP[3]_i_12_n_0\
    );
\BiasOutput_DP[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(3),
      O => \BiasOutput_DP[3]_i_13_n_0\
    );
\BiasOutput_DP[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(3),
      O => \BiasOutput_DP[3]_i_14_n_0\
    );
\BiasOutput_DP[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[3]_i_15_n_0\
    );
\BiasOutput_DP[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(3),
      O => \BiasOutput_DP[3]_i_16_n_0\
    );
\BiasOutput_DP[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[3]_i_17_n_0\
    );
\BiasOutput_DP[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(3),
      O => \BiasOutput_DP_reg[3]_2\
    );
\BiasOutput_DP[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(4),
      O => \BiasOutput_DP[4]_i_10_n_0\
    );
\BiasOutput_DP[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(4),
      O => \BiasOutput_DP[4]_i_11_n_0\
    );
\BiasOutput_DP[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(4),
      O => \BiasOutput_DP[4]_i_12_n_0\
    );
\BiasOutput_DP[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(4),
      O => \BiasOutput_DP[4]_i_13_n_0\
    );
\BiasOutput_DP[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(4),
      O => \BiasOutput_DP[4]_i_14_n_0\
    );
\BiasOutput_DP[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[4]_i_15_n_0\
    );
\BiasOutput_DP[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(4),
      O => \BiasOutput_DP[4]_i_16_n_0\
    );
\BiasOutput_DP[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[4]_i_17_n_0\
    );
\BiasOutput_DP[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(4),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(4),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(4),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(4),
      O => \BiasOutput_DP_reg[4]_2\
    );
\BiasOutput_DP[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(5),
      O => \BiasOutput_DP[5]_i_10_n_0\
    );
\BiasOutput_DP[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(5),
      O => \BiasOutput_DP[5]_i_11_n_0\
    );
\BiasOutput_DP[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(5),
      O => \BiasOutput_DP[5]_i_12_n_0\
    );
\BiasOutput_DP[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(5),
      O => \BiasOutput_DP[5]_i_13_n_0\
    );
\BiasOutput_DP[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(5),
      O => \BiasOutput_DP[5]_i_14_n_0\
    );
\BiasOutput_DP[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[5]_i_15_n_0\
    );
\BiasOutput_DP[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(5),
      O => \BiasOutput_DP[5]_i_16_n_0\
    );
\BiasOutput_DP[5]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[5]_i_17_n_0\
    );
\BiasOutput_DP[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(5),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(5),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(5),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(5),
      O => \BiasOutput_DP_reg[5]_2\
    );
\BiasOutput_DP[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(6),
      O => \BiasOutput_DP[6]_i_10_n_0\
    );
\BiasOutput_DP[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(6),
      O => \BiasOutput_DP[6]_i_11_n_0\
    );
\BiasOutput_DP[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(6),
      O => \BiasOutput_DP[6]_i_12_n_0\
    );
\BiasOutput_DP[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(6),
      O => \BiasOutput_DP[6]_i_13_n_0\
    );
\BiasOutput_DP[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(6),
      O => \BiasOutput_DP[6]_i_14_n_0\
    );
\BiasOutput_DP[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[6]_i_15_n_0\
    );
\BiasOutput_DP[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(6),
      O => \BiasOutput_DP[6]_i_16_n_0\
    );
\BiasOutput_DP[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[6]_i_17_n_0\
    );
\BiasOutput_DP[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(6),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(6),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(6),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(6),
      O => \BiasOutput_DP_reg[6]_2\
    );
\BiasOutput_DP[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(7),
      O => \BiasOutput_DP[7]_i_10_n_0\
    );
\BiasOutput_DP[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(7),
      O => \BiasOutput_DP[7]_i_11_n_0\
    );
\BiasOutput_DP[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(7),
      O => \BiasOutput_DP[7]_i_12_n_0\
    );
\BiasOutput_DP[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(7),
      O => \BiasOutput_DP[7]_i_13_n_0\
    );
\BiasOutput_DP[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(7),
      O => \BiasOutput_DP[7]_i_14_n_0\
    );
\BiasOutput_DP[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[7]_i_15_n_0\
    );
\BiasOutput_DP[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(7),
      O => \BiasOutput_DP[7]_i_16_n_0\
    );
\BiasOutput_DP[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[7]_i_17_n_0\
    );
\BiasOutput_DP[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(7),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(7),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(7),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(7),
      O => \BiasOutput_DP_reg[7]_2\
    );
\BiasOutput_DP[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg2lo_d][8]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ovg1lo_d][8]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apscasbpc_d][8]\(8),
      O => \BiasOutput_DP[8]_i_10_n_0\
    );
\BiasOutput_DP[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcreflow_d][8]\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adcrefhigh_d][8]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[vadctest_d][8]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[gnd07_d][8]\(8),
      O => \BiasOutput_DP[8]_i_11_n_0\
    );
\BiasOutput_DP[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(8),
      O => \BiasOutput_DP[8]_i_12_n_0\
    );
\BiasOutput_DP[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(8),
      O => \BiasOutput_DP[8]_i_13_n_0\
    );
\BiasOutput_DP[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(8),
      O => \BiasOutput_DP[8]_i_14_n_0\
    );
\BiasOutput_DP[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[8]_i_15_n_0\
    );
\BiasOutput_DP[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(8),
      O => \BiasOutput_DP[8]_i_16_n_0\
    );
\BiasOutput_DP[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[8]_i_17_n_0\
    );
\BiasOutput_DP[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(8),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(8),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(8),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(8),
      O => \BiasOutput_DP_reg[8]_2\
    );
\BiasOutput_DP[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[refrbp_d][14]\(9),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prsfbp_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[prbp_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[offbn_d][14]\(9),
      O => \BiasOutput_DP[9]_i_10_n_0\
    );
\BiasOutput_DP[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[falltimebn_d][14]\(9),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraylogicbufferbn_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[arraybiasbufferbn_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[9]_i_11_n_0\
    );
\BiasOutput_DP[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[padfollbn_d][14]\(9),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[localbufbn_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifthrbn_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ifrefrbn_d][14]\(9),
      O => \BiasOutput_DP[9]_i_12_n_0\
    );
\BiasOutput_DP[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[onbn_d][14]\(9),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[diffbn_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I4 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[pixinvbn_d][14]\(9),
      O => \BiasOutput_DP[9]_i_13_n_0\
    );
\BiasOutput_DP[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \BiasOutput_DP_reg[9]_i_4_n_0\,
      I1 => \BiasOutput_DP_reg[9]_i_5_n_0\,
      I2 => ConfigParamAddress_DO(1),
      I3 => ConfigParamAddress_DO(0),
      I4 => \BiasOutput_DP_reg[9]_i_6_n_0\,
      O => \BiasOutput_DP_reg[9]_0\
    );
\BiasOutput_DP[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssp_d][15]\(9),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[biasbuffer_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuybp_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepuxbp_d][14]\(9),
      O => \BiasOutput_DP_reg[9]_1\
    );
\BiasOutput_DP[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[adccompbp_d][14]\(9),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[apsrosfbn_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[readoutbufbp_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[risetimebp_d][14]\(9),
      O => \BiasOutput_DP[9]_i_8_n_0\
    );
\BiasOutput_DP[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[aepdbn_d][14]\(9),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[lcoltimeoutbn_d][14]\(9),
      I2 => \ParamAddressReg_DP_reg[1]_rep__1\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[dacbufbp_d][14]\(9),
      I4 => \ParamAddressReg_DP_reg[0]_rep__1\,
      O => \BiasOutput_DP[9]_i_9_n_0\
    );
\BiasOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => D(0),
      Q => \ParamOutput_DP_reg[15]\(0)
    );
\BiasOutput_DP_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[0]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[0]_i_6_n_0\,
      O => \BiasOutput_DP_reg[0]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[0]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[0]_i_8_n_0\,
      O => \BiasOutput_DP_reg[0]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[0]_i_10_n_0\,
      I1 => \BiasOutput_DP[0]_i_11_n_0\,
      O => \BiasOutput_DP_reg[0]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[0]_i_12_n_0\,
      I1 => \BiasOutput_DP[0]_i_13_n_0\,
      O => \BiasOutput_DP_reg[0]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[0]_i_14_n_0\,
      I1 => \BiasOutput_DP[0]_i_15_n_0\,
      O => \BiasOutput_DP_reg[0]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[0]_i_16_n_0\,
      I1 => \BiasOutput_DP[0]_i_17_n_0\,
      O => \BiasOutput_DP_reg[0]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(10),
      Q => \ParamOutput_DP_reg[15]\(10)
    );
\BiasOutput_DP_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[10]_i_8_n_0\,
      I1 => \BiasOutput_DP[10]_i_9_n_0\,
      O => \BiasOutput_DP_reg[10]_i_4_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[10]_i_10_n_0\,
      I1 => \BiasOutput_DP[10]_i_11_n_0\,
      O => \BiasOutput_DP_reg[10]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[10]_i_12_n_0\,
      I1 => \BiasOutput_DP[10]_i_13_n_0\,
      O => \BiasOutput_DP_reg[10]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(11),
      Q => \ParamOutput_DP_reg[15]\(11)
    );
\BiasOutput_DP_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[11]_i_8_n_0\,
      I1 => \BiasOutput_DP[11]_i_9_n_0\,
      O => \BiasOutput_DP_reg[11]_i_4_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[11]_i_10_n_0\,
      I1 => \BiasOutput_DP[11]_i_11_n_0\,
      O => \BiasOutput_DP_reg[11]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[11]_i_12_n_0\,
      I1 => \BiasOutput_DP[11]_i_13_n_0\,
      O => \BiasOutput_DP_reg[11]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(12),
      Q => \ParamOutput_DP_reg[15]\(12)
    );
\BiasOutput_DP_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[12]_i_8_n_0\,
      I1 => \BiasOutput_DP[12]_i_9_n_0\,
      O => \BiasOutput_DP_reg[12]_i_4_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[12]_i_10_n_0\,
      I1 => \BiasOutput_DP[12]_i_11_n_0\,
      O => \BiasOutput_DP_reg[12]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[12]_i_12_n_0\,
      I1 => \BiasOutput_DP[12]_i_13_n_0\,
      O => \BiasOutput_DP_reg[12]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(13),
      Q => \ParamOutput_DP_reg[15]\(13)
    );
\BiasOutput_DP_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[13]_i_8_n_0\,
      I1 => \BiasOutput_DP[13]_i_9_n_0\,
      O => \BiasOutput_DP_reg[13]_i_4_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[13]_i_10_n_0\,
      I1 => \BiasOutput_DP[13]_i_11_n_0\,
      O => \BiasOutput_DP_reg[13]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[13]_i_12_n_0\,
      I1 => \BiasOutput_DP[13]_i_13_n_0\,
      O => \BiasOutput_DP_reg[13]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(14),
      Q => \ParamOutput_DP_reg[15]\(14)
    );
\BiasOutput_DP_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[14]_i_8_n_0\,
      I1 => \BiasOutput_DP[14]_i_9_n_0\,
      O => \BiasOutput_DP_reg[14]_i_4_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[14]_i_10_n_0\,
      I1 => \BiasOutput_DP[14]_i_11_n_0\,
      O => \BiasOutput_DP_reg[14]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[14]_i_12_n_0\,
      I1 => \BiasOutput_DP[14]_i_13_n_0\,
      O => \BiasOutput_DP_reg[14]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(15),
      Q => \ParamOutput_DP_reg[15]\(15)
    );
\BiasOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => D(1),
      Q => \ParamOutput_DP_reg[15]\(1)
    );
\BiasOutput_DP_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[1]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[1]_i_6_n_0\,
      O => \BiasOutput_DP_reg[1]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[1]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[1]_i_8_n_0\,
      O => \BiasOutput_DP_reg[1]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[1]_i_10_n_0\,
      I1 => \BiasOutput_DP[1]_i_11_n_0\,
      O => \BiasOutput_DP_reg[1]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[1]_i_12_n_0\,
      I1 => \BiasOutput_DP[1]_i_13_n_0\,
      O => \BiasOutput_DP_reg[1]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[1]_i_14_n_0\,
      I1 => \BiasOutput_DP[1]_i_15_n_0\,
      O => \BiasOutput_DP_reg[1]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[1]_i_16_n_0\,
      I1 => \BiasOutput_DP[1]_i_17_n_0\,
      O => \BiasOutput_DP_reg[1]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => D(2),
      Q => \ParamOutput_DP_reg[15]\(2)
    );
\BiasOutput_DP_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[2]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[2]_i_6_n_0\,
      O => \BiasOutput_DP_reg[2]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[2]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[2]_i_8_n_0\,
      O => \BiasOutput_DP_reg[2]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[2]_i_10_n_0\,
      I1 => \BiasOutput_DP[2]_i_11_n_0\,
      O => \BiasOutput_DP_reg[2]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[2]_i_12_n_0\,
      I1 => \BiasOutput_DP[2]_i_13_n_0\,
      O => \BiasOutput_DP_reg[2]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[2]_i_14_n_0\,
      I1 => \BiasOutput_DP[2]_i_15_n_0\,
      O => \BiasOutput_DP_reg[2]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[2]_i_16_n_0\,
      I1 => \BiasOutput_DP[2]_i_17_n_0\,
      O => \BiasOutput_DP_reg[2]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => D(3),
      Q => \ParamOutput_DP_reg[15]\(3)
    );
\BiasOutput_DP_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[3]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[3]_i_6_n_0\,
      O => \BiasOutput_DP_reg[3]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[3]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[3]_i_8_n_0\,
      O => \BiasOutput_DP_reg[3]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[3]_i_10_n_0\,
      I1 => \BiasOutput_DP[3]_i_11_n_0\,
      O => \BiasOutput_DP_reg[3]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[3]_i_12_n_0\,
      I1 => \BiasOutput_DP[3]_i_13_n_0\,
      O => \BiasOutput_DP_reg[3]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[3]_i_14_n_0\,
      I1 => \BiasOutput_DP[3]_i_15_n_0\,
      O => \BiasOutput_DP_reg[3]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[3]_i_16_n_0\,
      I1 => \BiasOutput_DP[3]_i_17_n_0\,
      O => \BiasOutput_DP_reg[3]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => D(4),
      Q => \ParamOutput_DP_reg[15]\(4)
    );
\BiasOutput_DP_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[4]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[4]_i_6_n_0\,
      O => \BiasOutput_DP_reg[4]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[4]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[4]_i_8_n_0\,
      O => \BiasOutput_DP_reg[4]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[4]_i_10_n_0\,
      I1 => \BiasOutput_DP[4]_i_11_n_0\,
      O => \BiasOutput_DP_reg[4]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[4]_i_12_n_0\,
      I1 => \BiasOutput_DP[4]_i_13_n_0\,
      O => \BiasOutput_DP_reg[4]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[4]_i_14_n_0\,
      I1 => \BiasOutput_DP[4]_i_15_n_0\,
      O => \BiasOutput_DP_reg[4]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[4]_i_16_n_0\,
      I1 => \BiasOutput_DP[4]_i_17_n_0\,
      O => \BiasOutput_DP_reg[4]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => D(5),
      Q => \ParamOutput_DP_reg[15]\(5)
    );
\BiasOutput_DP_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[5]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[5]_i_6_n_0\,
      O => \BiasOutput_DP_reg[5]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[5]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[5]_i_8_n_0\,
      O => \BiasOutput_DP_reg[5]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[5]_i_10_n_0\,
      I1 => \BiasOutput_DP[5]_i_11_n_0\,
      O => \BiasOutput_DP_reg[5]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[5]_i_12_n_0\,
      I1 => \BiasOutput_DP[5]_i_13_n_0\,
      O => \BiasOutput_DP_reg[5]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[5]_i_14_n_0\,
      I1 => \BiasOutput_DP[5]_i_15_n_0\,
      O => \BiasOutput_DP_reg[5]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[5]_i_16_n_0\,
      I1 => \BiasOutput_DP[5]_i_17_n_0\,
      O => \BiasOutput_DP_reg[5]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(6),
      Q => \ParamOutput_DP_reg[15]\(6)
    );
\BiasOutput_DP_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[6]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[6]_i_6_n_0\,
      O => \BiasOutput_DP_reg[6]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[6]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[6]_i_8_n_0\,
      O => \BiasOutput_DP_reg[6]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[6]_i_10_n_0\,
      I1 => \BiasOutput_DP[6]_i_11_n_0\,
      O => \BiasOutput_DP_reg[6]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[6]_i_12_n_0\,
      I1 => \BiasOutput_DP[6]_i_13_n_0\,
      O => \BiasOutput_DP_reg[6]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[6]_i_14_n_0\,
      I1 => \BiasOutput_DP[6]_i_15_n_0\,
      O => \BiasOutput_DP_reg[6]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[6]_i_16_n_0\,
      I1 => \BiasOutput_DP[6]_i_17_n_0\,
      O => \BiasOutput_DP_reg[6]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(7),
      Q => \ParamOutput_DP_reg[15]\(7)
    );
\BiasOutput_DP_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[7]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[7]_i_6_n_0\,
      O => \BiasOutput_DP_reg[7]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[7]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[7]_i_8_n_0\,
      O => \BiasOutput_DP_reg[7]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[7]_i_10_n_0\,
      I1 => \BiasOutput_DP[7]_i_11_n_0\,
      O => \BiasOutput_DP_reg[7]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[7]_i_12_n_0\,
      I1 => \BiasOutput_DP[7]_i_13_n_0\,
      O => \BiasOutput_DP_reg[7]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[7]_i_14_n_0\,
      I1 => \BiasOutput_DP[7]_i_15_n_0\,
      O => \BiasOutput_DP_reg[7]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[7]_i_16_n_0\,
      I1 => \BiasOutput_DP[7]_i_17_n_0\,
      O => \BiasOutput_DP_reg[7]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(8),
      Q => \ParamOutput_DP_reg[15]\(8)
    );
\BiasOutput_DP_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[8]_i_5_n_0\,
      I1 => \BiasOutput_DP_reg[8]_i_6_n_0\,
      O => \BiasOutput_DP_reg[8]_0\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \BiasOutput_DP_reg[8]_i_7_n_0\,
      I1 => \BiasOutput_DP_reg[8]_i_8_n_0\,
      O => \BiasOutput_DP_reg[8]_1\,
      S => ConfigParamAddress_DO(0)
    );
\BiasOutput_DP_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[8]_i_10_n_0\,
      I1 => \BiasOutput_DP[8]_i_11_n_0\,
      O => \BiasOutput_DP_reg[8]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[8]_i_12_n_0\,
      I1 => \BiasOutput_DP[8]_i_13_n_0\,
      O => \BiasOutput_DP_reg[8]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[8]_i_14_n_0\,
      I1 => \BiasOutput_DP[8]_i_15_n_0\,
      O => \BiasOutput_DP_reg[8]_i_7_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[8]_i_16_n_0\,
      I1 => \BiasOutput_DP[8]_i_17_n_0\,
      O => \BiasOutput_DP_reg[8]_i_8_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(1),
      D => D(9),
      Q => \ParamOutput_DP_reg[15]\(9)
    );
\BiasOutput_DP_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[9]_i_8_n_0\,
      I1 => \BiasOutput_DP[9]_i_9_n_0\,
      O => \BiasOutput_DP_reg[9]_i_4_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[9]_i_10_n_0\,
      I1 => \BiasOutput_DP[9]_i_11_n_0\,
      O => \BiasOutput_DP_reg[9]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\BiasOutput_DP_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BiasOutput_DP[9]_i_12_n_0\,
      I1 => \BiasOutput_DP[9]_i_13_n_0\,
      O => \BiasOutput_DP_reg[9]_i_6_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\ChipConfigReg_DP_reg[AERnArow_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => \ParamInput_DP_reg[0]_2\,
      Q => \^chipconfigreg_dp_reg[aernarow_s]\
    );
\ChipConfigReg_DP_reg[AdjustOVG1Lo_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => \ParamInput_DP_reg[0]_6\,
      Q => \^chipconfigreg_dp_reg[adjustovg1lo_s]\
    );
\ChipConfigReg_DP_reg[AdjustOVG2Lo_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_7\,
      Q => \^chipconfigreg_dp_reg[adjustovg2lo_s]\
    );
\ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => \ParamInput_DP_reg[0]_8\,
      Q => \^chipconfigreg_dp_reg[adjusttx2ovg2hi_s]\
    );
\ChipConfigReg_DP_reg[AnalogMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(0)
    );
\ChipConfigReg_DP_reg[AnalogMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(1)
    );
\ChipConfigReg_DP_reg[AnalogMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(2)
    );
\ChipConfigReg_DP_reg[AnalogMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(3)
    );
\ChipConfigReg_DP_reg[AnalogMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(0)
    );
\ChipConfigReg_DP_reg[AnalogMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(1)
    );
\ChipConfigReg_DP_reg[AnalogMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(2)
    );
\ChipConfigReg_DP_reg[AnalogMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(3)
    );
\ChipConfigReg_DP_reg[AnalogMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(0)
    );
\ChipConfigReg_DP_reg[AnalogMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(1)
    );
\ChipConfigReg_DP_reg[AnalogMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(2)
    );
\ChipConfigReg_DP_reg[AnalogMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(3)
    );
\ChipConfigReg_DP_reg[BiasMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(0)
    );
\ChipConfigReg_DP_reg[BiasMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(1)
    );
\ChipConfigReg_DP_reg[BiasMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(2)
    );
\ChipConfigReg_DP_reg[BiasMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(3)
    );
\ChipConfigReg_DP_reg[DigitalMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(0)
    );
\ChipConfigReg_DP_reg[DigitalMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(1)
    );
\ChipConfigReg_DP_reg[DigitalMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(2)
    );
\ChipConfigReg_DP_reg[DigitalMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(3)
    );
\ChipConfigReg_DP_reg[DigitalMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(0)
    );
\ChipConfigReg_DP_reg[DigitalMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(1)
    );
\ChipConfigReg_DP_reg[DigitalMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(2)
    );
\ChipConfigReg_DP_reg[DigitalMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(3)
    );
\ChipConfigReg_DP_reg[DigitalMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(0)
    );
\ChipConfigReg_DP_reg[DigitalMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(1)
    );
\ChipConfigReg_DP_reg[DigitalMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(2)
    );
\ChipConfigReg_DP_reg[DigitalMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AR(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(3)
    );
\ChipConfigReg_DP_reg[DigitalMux3_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(0),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(0)
    );
\ChipConfigReg_DP_reg[DigitalMux3_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(1),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(1)
    );
\ChipConfigReg_DP_reg[DigitalMux3_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(2),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(2)
    );
\ChipConfigReg_DP_reg[DigitalMux3_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep__0_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => ConfigParamInput_DO(3),
      Q => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(3)
    );
\ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ParamInput_DP_reg[0]\,
      PRE => AR(0),
      Q => \^chipconfigreg_dp_reg[resetcalibneuron_s]\
    );
\ChipConfigReg_DP_reg[ResetTestPixel_S]__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ParamInput_DP_reg[0]_1\,
      PRE => AR(0),
      Q => \^chipconfigreg_dp_reg[resettestpixel_s]\
    );
\ChipConfigReg_DP_reg[SelectGrayCounter_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => \ParamInput_DP_reg[0]_4\,
      Q => \^chipconfigreg_dp_reg[selectgraycounter_s]\
    );
\ChipConfigReg_DP_reg[TestADC_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_5\,
      Q => \^chipconfigreg_dp_reg[testadc_s]\
    );
\ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__26\(0),
      D => \ParamInput_DP_reg[0]_0\,
      Q => \^chipconfigreg_dp_reg[typencalibneuron_s]\
    );
\ChipConfigReg_DP_reg[UseAOut_S]__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ParamInput_DP_reg[0]_3\,
      Q => \^chipconfigreg_dp_reg[useaout_s]\
    );
\ChipOutput_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[adjusttx2ovg2hi_s]\,
      I1 => \^chipconfigreg_dp_reg[adjustovg2lo_s]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^chipconfigreg_dp_reg[adjustovg1lo_s]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^chipconfigreg_dp_reg[testadc_s]\,
      O => \ChipOutput_DP_reg[0]_0\
    );
\ChipOutput_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(0),
      O => \ChipOutput_DP[0]_i_6_n_0\
    );
\ChipOutput_DP[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(0),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(0),
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(0),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(0),
      O => \ChipOutput_DP[0]_i_7_n_0\
    );
\ChipOutput_DP[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[resettestpixel_s]\,
      I1 => \ParamAddressReg_DP_reg[1]_rep\,
      I2 => \^chipconfigreg_dp_reg[typencalibneuron_s]\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I4 => \^chipconfigreg_dp_reg[resetcalibneuron_s]\,
      O => \ChipOutput_DP[0]_i_8_n_0\
    );
\ChipOutput_DP[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[selectgraycounter_s]\,
      I1 => \ParamAddressReg_DP_reg[1]_rep\,
      I2 => \^chipconfigreg_dp_reg[useaout_s]\,
      I3 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I4 => \^chipconfigreg_dp_reg[aernarow_s]\,
      O => \ChipOutput_DP[0]_i_9_n_0\
    );
\ChipOutput_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(1),
      O => \ChipOutput_DP_reg[1]_1\
    );
\ChipOutput_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(1),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(1),
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(1),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(1),
      O => \ChipOutput_DP_reg[1]_0\
    );
\ChipOutput_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(2),
      O => \ChipOutput_DP_reg[2]_1\
    );
\ChipOutput_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(2),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(2),
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(2),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(2),
      O => \ChipOutput_DP_reg[2]_0\
    );
\ChipOutput_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[biasmux0_d][3]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux2_d][3]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux1_d][3]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[analogmux0_d][3]\(3),
      O => \ChipOutput_DP_reg[3]_1\
    );
\ChipOutput_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux3_d][3]\(3),
      I1 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux2_d][3]\(3),
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux1_d][3]\(3),
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \^davisrgbchipbias.timingreg2support.davisrgbchipconfigreg_d_reg[digitalmux0_d][3]\(3),
      O => \ChipOutput_DP_reg[3]_0\
    );
\ChipOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \ParamAddressReg_DP_reg[4]_5\(0),
      Q => \ParamOutput_DP_reg[3]\(0)
    );
\ChipOutput_DP_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ChipOutput_DP_reg[0]_i_4_n_0\,
      I1 => \ChipOutput_DP_reg[0]_i_5_n_0\,
      O => \ChipOutput_DP_reg[0]_1\,
      S => ConfigParamAddress_DO(0)
    );
\ChipOutput_DP_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ChipOutput_DP[0]_i_6_n_0\,
      I1 => \ChipOutput_DP[0]_i_7_n_0\,
      O => \ChipOutput_DP_reg[0]_i_4_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\ChipOutput_DP_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ChipOutput_DP[0]_i_8_n_0\,
      I1 => \ChipOutput_DP[0]_i_9_n_0\,
      O => \ChipOutput_DP_reg[0]_i_5_n_0\,
      S => \ParamAddressReg_DP_reg[2]_rep__0\
    );
\ChipOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \ParamAddressReg_DP_reg[4]_5\(1),
      Q => \ParamOutput_DP_reg[3]\(1)
    );
\ChipOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \ParamAddressReg_DP_reg[4]_5\(2),
      Q => \ParamOutput_DP_reg[3]\(2)
    );
\ChipOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__21\(0),
      D => \ParamAddressReg_DP_reg[4]_5\(3),
      Q => \ParamOutput_DP_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DFFSynchronizer is
  port (
    SPISlaveSelectSync_SB : out STD_LOGIC;
    SPIInputSRegMode_D_Debug : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SPIOutputSRegMode_D_Debug[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SPISlaveSelect_ABI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__23\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SPIClockEdgeDetectorReg_S : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DFFSynchronizer : entity is "DFFSynchronizer";
end brd_testAERDVSSM_0_0_DFFSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DFFSynchronizer is
  signal \^spislaveselectsync_sb\ : STD_LOGIC;
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SPIInputSRegMode_D_Debug[0]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SPIOutputSRegMode_D_Debug[0]_INST_0\ : label is "soft_lutpair118";
begin
  SPISlaveSelectSync_SB <= \^spislaveselectsync_sb\;
\SPIInputSRegMode_D_Debug[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^spislaveselectsync_sb\,
      I1 => \out\(0),
      I2 => SPIClockEdgeDetectorReg_S,
      I3 => SPIClockSync_C,
      O => SPIInputSRegMode_D_Debug(0)
    );
\SPIOutputSRegMode_D_Debug[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^spislaveselectsync_sb\,
      I1 => \out\(1),
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S,
      O => \SPIOutputSRegMode_D_Debug[0]\(0)
    );
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPISlaveSelect_ABI,
      PRE => \SyncSignalSyncFF_S_reg_rep__23\,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      PRE => \SyncSignalSyncFF_S_reg_rep__23\,
      Q => \^spislaveselectsync_sb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ is
  port (
    SPIClockSync_C : out STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__23\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\,
      D => SPIClock_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\,
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => SPIClockSync_C
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ is
  port (
    SPIMOSISync_D : out STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__23\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\,
      D => SPIMOSI_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__23\,
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => SPIMOSISync_D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\ is
  port (
    SyncInClockSync_CO : out STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\ is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => SyncInClock_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__13\(0),
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => SyncInClockSync_CO
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DVSAERSPIConfig is
  port (
    \DVSAERConfigReg_DP_reg[Run_S]_0\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[7]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[7]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[7]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[6]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[6]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[6]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[6]_3\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[6]_4\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[5]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[5]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[5]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[4]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[4]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[4]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[3]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[3]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[3]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[3]_3\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[3]_4\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[3]_5\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[2]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[2]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[2]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[2]_3\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[2]_4\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[2]_5\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_3\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_3\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamOutput_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[2]_rep\ : in STD_LOGIC;
    ConfigParamAddress_DO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[7]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_rep__0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_rep__0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_rep\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_rep\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ConfigParamInput_DO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ParamAddressReg_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__20\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DVSAERSPIConfig : entity is "DVSAERSPIConfig";
end brd_testAERDVSSM_0_0_DVSAERSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DVSAERSPIConfig is
  signal \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3]\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[externalaercontrol_s]_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7]\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[filterrowonlyevents_s]_0\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[waitontransferstall_s]_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_12_n_0\ : STD_LOGIC;
begin
  \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ <= \^dvsaerconfigreg_dp_reg[externalaercontrol_s]_0\;
  \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ <= \^dvsaerconfigreg_dp_reg[filterrowonlyevents_s]_0\;
  \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ <= \^dvsaerconfigreg_dp_reg[waitontransferstall_s]_0\;
\DVSAERConfigReg_DP_reg[AckDelayColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[AckDelayColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[AckDelayColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[AckDelayRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[AckDelayRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[AckDelayRow_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      D => ConfigParamInput_DO(2),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[AckDelayRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionRow_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      D => ConfigParamInput_DO(0),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[ExternalAERControl_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AS(1),
      D => \ParamInput_DP_reg[0]_2\,
      Q => \^dvsaerconfigreg_dp_reg[externalaercontrol_s]_0\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_2\(0),
      D => ConfigParamInput_DO(8),
      PRE => AS(1),
      Q => Q(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      D => ConfigParamInput_DO(8),
      PRE => AS(1),
      Q => \DVSAEROutput_DP_reg[8]_0\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_3\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      D => ConfigParamInput_DO(8),
      PRE => AR(0),
      Q => \DVSAEROutput_DP_reg[8]_1\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_1\(0),
      D => ConfigParamInput_DO(8),
      PRE => AS(1),
      Q => \DVSAEROutput_DP_reg[8]_2\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_4\(0),
      D => ConfigParamInput_DO(8),
      PRE => AS(1),
      Q => \DVSAEROutput_DP_reg[8]_3\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_2\(0),
      D => ConfigParamInput_DO(8),
      PRE => AS(1),
      Q => \DVSAEROutput_DP_reg[8]_4\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_5\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_5\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_5\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_5\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_5\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_5\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_5\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_5\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_0\(0),
      D => ConfigParamInput_DO(8),
      PRE => AS(1),
      Q => \DVSAEROutput_DP_reg[8]_5\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_3\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_3\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_3\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_3\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_3\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_3\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_3\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_3\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[7]_1\(0),
      D => ConfigParamInput_DO(8),
      PRE => AS(1),
      Q => \DVSAEROutput_DP_reg[8]_6\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      D => ConfigParamInput_DO(0),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      D => ConfigParamInput_DO(1),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      D => ConfigParamInput_DO(2),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      D => ConfigParamInput_DO(3),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      D => ConfigParamInput_DO(4),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_4\(0),
      D => ConfigParamInput_DO(8),
      PRE => AS(0),
      Q => \DVSAEROutput_DP_reg[8]_8\(0)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_5\(0),
      D => ConfigParamInput_DO(0),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_5\(0),
      D => ConfigParamInput_DO(1),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_5\(0),
      D => ConfigParamInput_DO(2),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_5\(0),
      D => ConfigParamInput_DO(3),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_5\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_5\(0),
      D => ConfigParamInput_DO(5),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_5\(0),
      D => ConfigParamInput_DO(6),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_rep_5\(0),
      D => ConfigParamInput_DO(7),
      PRE => AS(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => AS(0),
      D => ConfigParamInput_DO(8),
      Q => \DVSAEROutput_DP_reg[8]_7\(0)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_6\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_6\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_6\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(2),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_6\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(3),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_6\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(4),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_6\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(5),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_6\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(6),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_6\(0),
      CLR => AS(1),
      D => ConfigParamInput_DO(7),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ParamInput_DP_reg[0]_1\,
      PRE => AS(1),
      Q => \^dvsaerconfigreg_dp_reg[filterrowonlyevents_s]_0\
    );
\DVSAERConfigReg_DP_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AS(1),
      D => \ParamInput_DP_reg[0]\,
      Q => \DVSAERConfigReg_DP_reg[Run_S]_0\
    );
\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AS(1),
      D => \ParamInput_DP_reg[0]_0\,
      Q => \^dvsaerconfigreg_dp_reg[waitontransferstall_s]_0\
    );
\DVSAEROutput_DP[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[externalaercontrol_s]_0\,
      I1 => \ParamAddressReg_DP_reg[1]_rep\,
      I2 => \^dvsaerconfigreg_dp_reg[filterrowonlyevents_s]_0\,
      I3 => \ParamAddressReg_DP_reg[0]_rep\,
      I4 => \^dvsaerconfigreg_dp_reg[waitontransferstall_s]_0\,
      O => \DVSAEROutput_DP[0]_i_10_n_0\
    );
\DVSAEROutput_DP[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0]\,
      O => \DVSAEROutput_DP[0]_i_11_n_0\
    );
\DVSAEROutput_DP[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0]\,
      O => \DVSAEROutput_DP_reg[0]_2\
    );
\DVSAEROutput_DP[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0]\,
      O => \DVSAEROutput_DP[0]_i_13_n_0\
    );
\DVSAEROutput_DP[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0]\,
      O => \DVSAEROutput_DP[0]_i_14_n_0\
    );
\DVSAEROutput_DP[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0]\,
      O => \DVSAEROutput_DP[0]_i_15_n_0\
    );
\DVSAEROutput_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0]\,
      O => \DVSAEROutput_DP_reg[0]_3\
    );
\DVSAEROutput_DP[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_13_n_0\,
      I1 => \ParamAddressReg_DP_reg[2]_rep\,
      I2 => \DVSAEROutput_DP[0]_i_14_n_0\,
      I3 => ConfigParamAddress_DO(0),
      I4 => \DVSAEROutput_DP[0]_i_15_n_0\,
      I5 => \ParamAddressReg_DP_reg[7]\,
      O => \DVSAEROutput_DP_reg[0]_0\
    );
\DVSAEROutput_DP[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1]\,
      O => \DVSAEROutput_DP[1]_i_10_n_0\
    );
\DVSAEROutput_DP[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1]\,
      O => \DVSAEROutput_DP[1]_i_11_n_0\
    );
\DVSAEROutput_DP[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_3\
    );
\DVSAEROutput_DP[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_2\
    );
\DVSAEROutput_DP[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \DVSAEROutput_DP[1]_i_9_n_0\,
      I1 => \DVSAEROutput_DP[1]_i_10_n_0\,
      I2 => ConfigParamAddress_DO(0),
      I3 => \ParamAddressReg_DP_reg[2]_rep\,
      I4 => \DVSAEROutput_DP[1]_i_11_n_0\,
      O => \DVSAEROutput_DP_reg[1]_0\
    );
\DVSAEROutput_DP[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_1\
    );
\DVSAEROutput_DP[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1]\,
      O => \DVSAEROutput_DP[1]_i_9_n_0\
    );
\DVSAEROutput_DP[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2]\,
      O => \DVSAEROutput_DP_reg[2]_2\
    );
\DVSAEROutput_DP[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2]\,
      O => \DVSAEROutput_DP_reg[2]_3\
    );
\DVSAEROutput_DP[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2]\,
      O => \DVSAEROutput_DP_reg[2]_4\
    );
\DVSAEROutput_DP[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2]\,
      O => \DVSAEROutput_DP_reg[2]_5\
    );
\DVSAEROutput_DP[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2]\,
      O => \DVSAEROutput_DP_reg[2]_1\
    );
\DVSAEROutput_DP[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2]\,
      O => \DVSAEROutput_DP_reg[2]_0\
    );
\DVSAEROutput_DP[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3]\,
      O => \DVSAEROutput_DP_reg[3]_2\
    );
\DVSAEROutput_DP[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3]\,
      O => \DVSAEROutput_DP_reg[3]_3\
    );
\DVSAEROutput_DP[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3]\,
      O => \DVSAEROutput_DP_reg[3]_4\
    );
\DVSAEROutput_DP[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3]\,
      O => \DVSAEROutput_DP_reg[3]_5\
    );
\DVSAEROutput_DP[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3]\,
      O => \DVSAEROutput_DP_reg[3]_1\
    );
\DVSAEROutput_DP[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3]\,
      O => \DVSAEROutput_DP_reg[3]_0\
    );
\DVSAEROutput_DP[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4]\,
      O => \DVSAEROutput_DP[4]_i_10_n_0\
    );
\DVSAEROutput_DP[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4]\,
      O => \DVSAEROutput_DP[4]_i_11_n_0\
    );
\DVSAEROutput_DP[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4]\,
      O => \DVSAEROutput_DP[4]_i_12_n_0\
    );
\DVSAEROutput_DP[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4]\,
      O => \DVSAEROutput_DP_reg[4]_2\
    );
\DVSAEROutput_DP[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \DVSAEROutput_DP[4]_i_10_n_0\,
      I1 => ConfigParamAddress_DO(0),
      I2 => \DVSAEROutput_DP[4]_i_11_n_0\,
      I3 => \ParamAddressReg_DP_reg[2]_rep\,
      I4 => \DVSAEROutput_DP[4]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[4]_0\
    );
\DVSAEROutput_DP[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4]\,
      O => \DVSAEROutput_DP_reg[4]_1\
    );
\DVSAEROutput_DP[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5]\,
      O => \DVSAEROutput_DP[5]_i_10_n_0\
    );
\DVSAEROutput_DP[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5]\,
      O => \DVSAEROutput_DP[5]_i_11_n_0\
    );
\DVSAEROutput_DP[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5]\,
      O => \DVSAEROutput_DP[5]_i_12_n_0\
    );
\DVSAEROutput_DP[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5]\,
      O => \DVSAEROutput_DP_reg[5]_2\
    );
\DVSAEROutput_DP[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \DVSAEROutput_DP[5]_i_10_n_0\,
      I1 => ConfigParamAddress_DO(0),
      I2 => \DVSAEROutput_DP[5]_i_11_n_0\,
      I3 => \ParamAddressReg_DP_reg[2]_rep\,
      I4 => \DVSAEROutput_DP[5]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[5]_0\
    );
\DVSAEROutput_DP[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5]\,
      O => \DVSAEROutput_DP_reg[5]_1\
    );
\DVSAEROutput_DP[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6]\,
      O => \DVSAEROutput_DP_reg[6]_0\
    );
\DVSAEROutput_DP[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6]\,
      O => \DVSAEROutput_DP_reg[6]_2\
    );
\DVSAEROutput_DP[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6]\,
      O => \DVSAEROutput_DP_reg[6]_3\
    );
\DVSAEROutput_DP[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6]\,
      O => \DVSAEROutput_DP_reg[6]_4\
    );
\DVSAEROutput_DP[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6]\,
      O => \DVSAEROutput_DP_reg[6]_1\
    );
\DVSAEROutput_DP[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7]\,
      O => \DVSAEROutput_DP[7]_i_10_n_0\
    );
\DVSAEROutput_DP[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7]\,
      O => \DVSAEROutput_DP[7]_i_11_n_0\
    );
\DVSAEROutput_DP[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7]\,
      O => \DVSAEROutput_DP[7]_i_12_n_0\
    );
\DVSAEROutput_DP[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7]\,
      O => \DVSAEROutput_DP_reg[7]_2\
    );
\DVSAEROutput_DP[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \DVSAEROutput_DP[7]_i_10_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_11_n_0\,
      I2 => \ParamAddressReg_DP_reg[2]_rep\,
      I3 => ConfigParamAddress_DO(0),
      I4 => \DVSAEROutput_DP[7]_i_12_n_0\,
      O => \DVSAEROutput_DP_reg[7]_0\
    );
\DVSAEROutput_DP[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep__0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep__0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7]\,
      O => \DVSAEROutput_DP_reg[7]_1\
    );
\DVSAEROutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(0),
      Q => \ParamOutput_DP_reg[31]\(0)
    );
\DVSAEROutput_DP_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[0]_i_10_n_0\,
      I1 => \DVSAEROutput_DP[0]_i_11_n_0\,
      O => \DVSAEROutput_DP_reg[0]_1\,
      S => \ParamAddressReg_DP_reg[2]_rep\
    );
\DVSAEROutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(10),
      Q => \ParamOutput_DP_reg[31]\(10)
    );
\DVSAEROutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(11),
      Q => \ParamOutput_DP_reg[31]\(11)
    );
\DVSAEROutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(12),
      Q => \ParamOutput_DP_reg[31]\(12)
    );
\DVSAEROutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(13),
      Q => \ParamOutput_DP_reg[31]\(13)
    );
\DVSAEROutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(14),
      Q => \ParamOutput_DP_reg[31]\(14)
    );
\DVSAEROutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(15),
      Q => \ParamOutput_DP_reg[31]\(15)
    );
\DVSAEROutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(16),
      Q => \ParamOutput_DP_reg[31]\(16)
    );
\DVSAEROutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(17),
      Q => \ParamOutput_DP_reg[31]\(17)
    );
\DVSAEROutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(18),
      Q => \ParamOutput_DP_reg[31]\(18)
    );
\DVSAEROutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(19),
      Q => \ParamOutput_DP_reg[31]\(19)
    );
\DVSAEROutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => D(1),
      Q => \ParamOutput_DP_reg[31]\(1)
    );
\DVSAEROutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(20),
      Q => \ParamOutput_DP_reg[31]\(20)
    );
\DVSAEROutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(21),
      Q => \ParamOutput_DP_reg[31]\(21)
    );
\DVSAEROutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(22),
      Q => \ParamOutput_DP_reg[31]\(22)
    );
\DVSAEROutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(23),
      Q => \ParamOutput_DP_reg[31]\(23)
    );
\DVSAEROutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(24),
      Q => \ParamOutput_DP_reg[31]\(24)
    );
\DVSAEROutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(25),
      Q => \ParamOutput_DP_reg[31]\(25)
    );
\DVSAEROutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(26),
      Q => \ParamOutput_DP_reg[31]\(26)
    );
\DVSAEROutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(27),
      Q => \ParamOutput_DP_reg[31]\(27)
    );
\DVSAEROutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(28),
      Q => \ParamOutput_DP_reg[31]\(28)
    );
\DVSAEROutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(29),
      Q => \ParamOutput_DP_reg[31]\(29)
    );
\DVSAEROutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => D(2),
      Q => \ParamOutput_DP_reg[31]\(2)
    );
\DVSAEROutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(30),
      Q => \ParamOutput_DP_reg[31]\(30)
    );
\DVSAEROutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(31),
      Q => \ParamOutput_DP_reg[31]\(31)
    );
\DVSAEROutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => D(3),
      Q => \ParamOutput_DP_reg[31]\(3)
    );
\DVSAEROutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => \ParamOutput_DP_reg[31]\(4)
    );
\DVSAEROutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => \ParamOutput_DP_reg[31]\(5)
    );
\DVSAEROutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => \ParamOutput_DP_reg[31]\(6)
    );
\DVSAEROutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => \ParamOutput_DP_reg[31]\(7)
    );
\DVSAEROutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(8),
      Q => \ParamOutput_DP_reg[31]\(8)
    );
\DVSAEROutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(9),
      Q => \ParamOutput_DP_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_FIFOReadSideDelay is
  port (
    \State_DP_reg[2]\ : out STD_LOGIC;
    FifoData_DO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[2]_0\ : out STD_LOGIC;
    \OutFifoControl_SO[AlmostEmpty_S]\ : out STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : out STD_LOGIC;
    \FIFORead_S[Read_S]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \State_DP_reg[4]\ : in STD_LOGIC;
    \DVSAERFifoControlIn_S[ReadSide][Read_S]\ : in STD_LOGIC;
    \FIFOState_S[Empty_S]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__15\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFOState_S[AlmostEmpty_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_FIFOReadSideDelay : entity is "FIFOReadSideDelay";
end brd_testAERDVSSM_0_0_FIFOReadSideDelay;

architecture STRUCTURE of brd_testAERDVSSM_0_0_FIFOReadSideDelay is
  signal AlmostEmptyReg_S : STD_LOGIC;
  signal EmptyReg_S : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fifodata_do\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FifoData_DO[14]_i_1_n_0\ : STD_LOGIC;
  signal \^outfifocontrol_so[almostempty_s]\ : STD_LOGIC;
  signal \^outfifocontrol_so[empty_s]\ : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stwaitread:10,stinit:00,stgetdata:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stwaitread:10,stinit:00,stgetdata:01";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
begin
  FifoData_DO(14 downto 0) <= \^fifodata_do\(14 downto 0);
  \OutFifoControl_SO[AlmostEmpty_S]\ <= \^outfifocontrol_so[almostempty_s]\;
  \OutFifoControl_SO[Empty_S]\ <= \^outfifocontrol_so[empty_s]\;
\FSM_sequential_State_DP[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D3FB0023"
    )
        port map (
      I0 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => \FIFOState_S[Empty_S]\,
      I4 => State_DP(0),
      O => \FSM_sequential_State_DP[0]_i_1__1_n_0\
    );
\FSM_sequential_State_DP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7DC0404"
    )
        port map (
      I0 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => \FIFOState_S[Empty_S]\,
      I4 => State_DP(1),
      O => \FSM_sequential_State_DP[1]_i_1__0_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_State_DP[0]_i_1__1_n_0\,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_State_DP[1]_i_1__0_n_0\,
      Q => State_DP(1)
    );
\FifoData_DO[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      O => \FifoData_DO[14]_i_1_n_0\
    );
\FifoData_DO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(0),
      Q => \^fifodata_do\(0)
    );
\FifoData_DO_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(10),
      Q => \^fifodata_do\(10)
    );
\FifoData_DO_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(11),
      Q => \^fifodata_do\(11)
    );
\FifoData_DO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(12),
      Q => \^fifodata_do\(12)
    );
\FifoData_DO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(13),
      Q => \^fifodata_do\(13)
    );
\FifoData_DO_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(14),
      Q => \^fifodata_do\(14)
    );
\FifoData_DO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(1),
      Q => \^fifodata_do\(1)
    );
\FifoData_DO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(2),
      Q => \^fifodata_do\(2)
    );
\FifoData_DO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(3),
      Q => \^fifodata_do\(3)
    );
\FifoData_DO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(4),
      Q => \^fifodata_do\(4)
    );
\FifoData_DO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(5),
      Q => \^fifodata_do\(5)
    );
\FifoData_DO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(6),
      Q => \^fifodata_do\(6)
    );
\FifoData_DO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(7),
      Q => \^fifodata_do\(7)
    );
\FifoData_DO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(8),
      Q => \^fifodata_do\(8)
    );
\FifoData_DO_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \FifoData_DO[14]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => \SyncSignalSyncFF_S_reg_rep__15\(9),
      Q => \^fifodata_do\(9)
    );
\OutFifoControl_SO_reg[AlmostEmpty_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => AlmostEmptyReg_S,
      PRE => AR(0),
      Q => \^outfifocontrol_so[almostempty_s]\
    );
\OutFifoControl_SO_reg[Empty_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => EmptyReg_S,
      PRE => AR(0),
      Q => \^outfifocontrol_so[empty_s]\
    );
\StateTimestampNext_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^fifodata_do\(12),
      I1 => \^fifodata_do\(14),
      I2 => \^fifodata_do\(13),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \State_DP_reg[4]\,
      O => D(0)
    );
\State_DP[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^outfifocontrol_so[almostempty_s]\,
      I1 => \^outfifocontrol_so[empty_s]\,
      O => \State_DP_reg[2]_0\
    );
\State_DP[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \^fifodata_do\(12),
      I1 => \^fifodata_do\(14),
      I2 => \^fifodata_do\(13),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \State_DP_reg[4]\,
      O => \State_DP_reg[2]\
    );
\__0/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EAEAFA"
    )
        port map (
      I0 => \FIFOState_S[AlmostEmpty_S]\,
      I1 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I2 => \FIFOState_S[Empty_S]\,
      I3 => State_DP(0),
      I4 => State_DP(1),
      O => AlmostEmptyReg_S
    );
\__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088A"
    )
        port map (
      I0 => \FIFOState_S[Empty_S]\,
      I1 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I2 => State_DP(0),
      I3 => State_DP(1),
      O => EmptyReg_S
    );
\__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0445"
    )
        port map (
      I0 => \FIFOState_S[Empty_S]\,
      I1 => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      I2 => State_DP(0),
      I3 => State_DP(1),
      O => \FIFORead_S[Read_S]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_MultiplexerSPIConfig is
  port (
    \MultiplexerConfigReg_DP_reg[Run_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerOutput_DP_reg[0]_0\ : out STD_LOGIC;
    \MultiplexerOutput_DP_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC;
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_3\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_4\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_5\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_6\ : in STD_LOGIC;
    ConfigParamAddress_DO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_MultiplexerSPIConfig : entity is "MultiplexerSPIConfig";
end brd_testAERDVSSM_0_0_MultiplexerSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_MultiplexerSPIConfig is
  signal \^multiplexerconfigreg_dp_reg[dropinput1ontransferstall_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[dropinput2ontransferstall_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[dropinput3ontransferstall_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[dropinput4ontransferstall_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[forcechipbiasenable_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[run_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[timestampreset_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[timestamprun_s]_0\ : STD_LOGIC;
begin
  \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ <= \^multiplexerconfigreg_dp_reg[dropinput1ontransferstall_s]_0\;
  \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ <= \^multiplexerconfigreg_dp_reg[dropinput2ontransferstall_s]_0\;
  \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ <= \^multiplexerconfigreg_dp_reg[dropinput3ontransferstall_s]_0\;
  \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ <= \^multiplexerconfigreg_dp_reg[dropinput4ontransferstall_s]_0\;
  \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ <= \^multiplexerconfigreg_dp_reg[forcechipbiasenable_s]_0\;
  \MultiplexerConfigReg_DP_reg[Run_S]_0\ <= \^multiplexerconfigreg_dp_reg[run_s]_0\;
  \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ <= \^multiplexerconfigreg_dp_reg[timestampreset_s]_0\;
  \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ <= \^multiplexerconfigreg_dp_reg[timestamprun_s]_0\;
\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => Reset_RI,
      D => \ParamInput_DP_reg[0]_3\,
      Q => \^multiplexerconfigreg_dp_reg[dropinput1ontransferstall_s]_0\
    );
\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => Reset_RI,
      D => \ParamInput_DP_reg[0]_4\,
      Q => \^multiplexerconfigreg_dp_reg[dropinput2ontransferstall_s]_0\
    );
\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => Reset_RI,
      D => \ParamInput_DP_reg[0]_5\,
      Q => \^multiplexerconfigreg_dp_reg[dropinput3ontransferstall_s]_0\
    );
\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => Reset_RI,
      D => \ParamInput_DP_reg[0]_6\,
      Q => \^multiplexerconfigreg_dp_reg[dropinput4ontransferstall_s]_0\
    );
\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => Reset_RI,
      D => \ParamInput_DP_reg[0]_2\,
      Q => \^multiplexerconfigreg_dp_reg[forcechipbiasenable_s]_0\
    );
\MultiplexerConfigReg_DP_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => Reset_RI,
      D => \ParamInput_DP_reg[0]\,
      Q => \^multiplexerconfigreg_dp_reg[run_s]_0\
    );
\MultiplexerConfigReg_DP_reg[TimestampReset_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => Reset_RI,
      D => \ParamInput_DP_reg[0]_1\,
      Q => \^multiplexerconfigreg_dp_reg[timestampreset_s]_0\
    );
\MultiplexerConfigReg_DP_reg[TimestampRun_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => Reset_RI,
      D => \ParamInput_DP_reg[0]_0\,
      Q => \^multiplexerconfigreg_dp_reg[timestamprun_s]_0\
    );
\MultiplexerOutput_DP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^multiplexerconfigreg_dp_reg[timestamprun_s]_0\,
      I1 => \^multiplexerconfigreg_dp_reg[forcechipbiasenable_s]_0\,
      I2 => ConfigParamAddress_DO(0),
      I3 => ConfigParamAddress_DO(1),
      I4 => \^multiplexerconfigreg_dp_reg[run_s]_0\,
      I5 => \^multiplexerconfigreg_dp_reg[timestampreset_s]_0\,
      O => \MultiplexerOutput_DP_reg[0]_1\
    );
\MultiplexerOutput_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^multiplexerconfigreg_dp_reg[dropinput2ontransferstall_s]_0\,
      I1 => \^multiplexerconfigreg_dp_reg[dropinput4ontransferstall_s]_0\,
      I2 => ConfigParamAddress_DO(0),
      I3 => ConfigParamAddress_DO(1),
      I4 => \^multiplexerconfigreg_dp_reg[dropinput1ontransferstall_s]_0\,
      I5 => \^multiplexerconfigreg_dp_reg[dropinput3ontransferstall_s]_0\,
      O => \MultiplexerOutput_DP_reg[0]_0\
    );
\MultiplexerOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(0),
      Q => Q(0)
    );
\MultiplexerOutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(10),
      Q => Q(10)
    );
\MultiplexerOutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(11),
      Q => Q(11)
    );
\MultiplexerOutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(12),
      Q => Q(12)
    );
\MultiplexerOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(13),
      Q => Q(13)
    );
\MultiplexerOutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(14),
      Q => Q(14)
    );
\MultiplexerOutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(15),
      Q => Q(15)
    );
\MultiplexerOutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(16),
      Q => Q(16)
    );
\MultiplexerOutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(17),
      Q => Q(17)
    );
\MultiplexerOutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(18),
      Q => Q(18)
    );
\MultiplexerOutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(19),
      Q => Q(19)
    );
\MultiplexerOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => D(1),
      Q => Q(1)
    );
\MultiplexerOutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(20),
      Q => Q(20)
    );
\MultiplexerOutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(21),
      Q => Q(21)
    );
\MultiplexerOutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(22),
      Q => Q(22)
    );
\MultiplexerOutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(23),
      Q => Q(23)
    );
\MultiplexerOutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(24),
      Q => Q(24)
    );
\MultiplexerOutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(25),
      Q => Q(25)
    );
\MultiplexerOutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(26),
      Q => Q(26)
    );
\MultiplexerOutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(27),
      Q => Q(27)
    );
\MultiplexerOutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(28),
      Q => Q(28)
    );
\MultiplexerOutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(29),
      Q => Q(29)
    );
\MultiplexerOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => D(2),
      Q => Q(2)
    );
\MultiplexerOutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(30),
      Q => Q(30)
    );
\MultiplexerOutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(1),
      D => D(31),
      Q => Q(31)
    );
\MultiplexerOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__20\(0),
      D => D(3),
      Q => Q(3)
    );
\MultiplexerOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q(4)
    );
\MultiplexerOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q(5)
    );
\MultiplexerOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q(6)
    );
\MultiplexerOutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q(7)
    );
\MultiplexerOutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(8),
      Q => Q(8)
    );
\MultiplexerOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_PulseDetector is
  port (
    LogicClk_CI : in STD_LOGIC;
    SyncReset_RO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_PulseDetector : entity is "PulseDetector";
end brd_testAERDVSSM_0_0_PulseDetector;

architecture STRUCTURE of brd_testAERDVSSM_0_0_PulseDetector is
  signal \FSM_sequential_State_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_1__2_n_0\ : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
begin
\FSM_sequential_State_DP[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DP(0),
      O => \FSM_sequential_State_DP[0]_i_1_n_0\
    );
\FSM_sequential_State_DP[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DP(1),
      O => \FSM_sequential_State_DP[1]_i_1__2_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => \FSM_sequential_State_DP[0]_i_1_n_0\,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => \FSM_sequential_State_DP[1]_i_1__2_n_0\,
      Q => State_DP(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ResetSynchronizer is
  port (
    AR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BiasConfigReg_D_reg[OnBn_D][5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BiasConfigReg_D_reg[RisetimeBp_D][4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BiasConfigReg_D_reg[AEPuYBp_D][3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Count_DP_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \PreviousData_DP_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PreviousData_DP_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PreviousData_DP_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PreviousData_DP_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Confirm_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Count_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Count_DP_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \SystemInfoOutput_DP_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg[0]\ : out STD_LOGIC;
    \BiasConfigReg_DP_reg[AdcRefHigh_D][3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \BiasConfigReg_DP_reg[OffBn_D][5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ResetSynchronizer : entity is "ResetSynchronizer";
end brd_testAERDVSSM_0_0_ResetSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ResetSynchronizer is
  signal SyncSignalDemetFF_S : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of SyncSignalSyncFF_S_reg : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of SyncSignalSyncFF_S_reg_rep : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__0\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__1\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__10\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__11\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__12\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__13\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__14\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__15\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__16\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__17\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__18\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__19\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__2\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__20\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__21\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__22\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__23\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__24\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__25\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__26\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__27\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__28\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__29\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__3\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__30\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__31\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__32\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__33\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__4\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__5\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__6\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__7\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__8\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__9\ : label is "SyncSignalSyncFF_S_reg";
begin
SyncSignalDemetFF_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => '0',
      PRE => Reset_RI,
      Q => SyncSignalDemetFF_S
    );
SyncSignalSyncFF_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => AR(1)
    );
SyncSignalSyncFF_S_reg_rep: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \ShiftReg_DP_reg[0]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \ShiftReg_DP_reg[0]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[OnBn_D][5]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__10\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \PreviousData_DP_reg[5]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__11\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \PreviousData_DP_reg[4]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__12\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \PreviousData_DP_reg[2]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__13\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Confirm_DP_reg[0]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__14\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Confirm_DP_reg[0]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__15\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[31]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__16\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[31]\(2)
    );
\SyncSignalSyncFF_S_reg_rep__17\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[31]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__18\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[31]_0\(2)
    );
\SyncSignalSyncFF_S_reg_rep__19\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[31]_0\(1)
    );
\SyncSignalSyncFF_S_reg_rep__2\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[OnBn_D][5]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__20\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[31]_0\(0)
    );
\SyncSignalSyncFF_S_reg_rep__21\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \SystemInfoOutput_DP_reg[13]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__22\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \SystemInfoOutput_DP_reg[13]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__23\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \SyncSignalSyncFF_S_reg[0]\
    );
\SyncSignalSyncFF_S_reg_rep__24\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => AR(2)
    );
\SyncSignalSyncFF_S_reg_rep__25\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[AdcRefHigh_D][3]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__26\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[AdcRefHigh_D][3]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__27\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[OffBn_D][5]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__28\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_DP_reg[OffBn_D][5]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__29\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][9]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__3\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[RisetimeBp_D][4]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__30\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][9]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__31\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][12]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__32\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][12]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__33\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => AR(0)
    );
\SyncSignalSyncFF_S_reg_rep__4\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[RisetimeBp_D][4]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__5\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[AEPuYBp_D][3]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__6\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \BiasConfigReg_D_reg[AEPuYBp_D][3]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__7\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[13]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__8\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[13]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__9\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \PreviousData_DP_reg[12]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ShiftRegister is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SPIClockSync_C : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SPISlaveSelectSync_SB : in STD_LOGIC;
    SPIMOSISync_D : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ShiftRegister : entity is "ShiftRegister";
end brd_testAERDVSSM_0_0_ShiftRegister;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ShiftRegister is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ShiftReg_DP[7]_i_1_n_0\ : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\ShiftReg_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => D(0),
      I1 => SPIMOSISync_D,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => D(1),
      I5 => SPISlaveSelectSync_SB,
      O => ShiftReg_DN(0)
    );
\ShiftReg_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => D(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(0),
      O => ShiftReg_DN(1)
    );
\ShiftReg_DP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => D(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(1),
      O => ShiftReg_DN(2)
    );
\ShiftReg_DP[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => D(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(2),
      O => ShiftReg_DN(3)
    );
\ShiftReg_DP[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => D(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(3),
      O => ShiftReg_DN(4)
    );
\ShiftReg_DP[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => D(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(4),
      O => ShiftReg_DN(5)
    );
\ShiftReg_DP[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => D(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(5),
      O => ShiftReg_DN(6)
    );
\ShiftReg_DP[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => D(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => D(0),
      O => \ShiftReg_DP[7]_i_1_n_0\
    );
\ShiftReg_DP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => D(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => \^q\(6),
      O => ShiftReg_DN(7)
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AS(0),
      D => ShiftReg_DN(0),
      Q => \^q\(0)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AS(0),
      D => ShiftReg_DN(1),
      Q => \^q\(1)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AS(0),
      D => ShiftReg_DN(2),
      Q => \^q\(2)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AS(0),
      D => ShiftReg_DN(3),
      Q => \^q\(3)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AS(0),
      D => ShiftReg_DN(4),
      Q => \^q\(4)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AS(0),
      D => ShiftReg_DN(5),
      Q => \^q\(5)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AS(0),
      D => ShiftReg_DN(6),
      Q => \^q\(6)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AS(0),
      D => ShiftReg_DN(7),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ShiftRegister_25 is
  port (
    \ShiftReg_DP_reg[2]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[2]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[3]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[4]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[4]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[5]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[1]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[15]\ : out STD_LOGIC;
    \ShiftReg_DP_reg[15]_0\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[5]_0\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[5]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[41]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ShiftRegister_25 : entity is "ShiftRegister";
end brd_testAERDVSSM_0_0_ShiftRegister_25;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ShiftRegister_25 is
  signal \FSM_onehot_State_DP[5]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[5]\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[5]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_dp_reg[5]_1\ : STD_LOGIC;
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \ShiftReg_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_6_n_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[0]_1\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[15]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[1]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[2]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[2]_1\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[3]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[4]_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[4]_1\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[5]_0\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_State_DP[5]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ShiftReg_DP[1]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ShiftReg_DP[3]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ShiftReg_DP[3]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ShiftReg_DP[4]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ShiftReg_DP[5]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ShiftReg_DP[6]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ShiftReg_DP[7]_i_5\ : label is "soft_lutpair1";
begin
  \FSM_onehot_State_DP_reg[5]\ <= \^fsm_onehot_state_dp_reg[5]\;
  \FSM_onehot_State_DP_reg[5]_0\ <= \^fsm_onehot_state_dp_reg[5]_0\;
  \FSM_onehot_State_DP_reg[5]_1\ <= \^fsm_onehot_state_dp_reg[5]_1\;
  \ShiftReg_DP_reg[0]_1\ <= \^shiftreg_dp_reg[0]_1\;
  \ShiftReg_DP_reg[15]_0\ <= \^shiftreg_dp_reg[15]_0\;
  \ShiftReg_DP_reg[1]_0\ <= \^shiftreg_dp_reg[1]_0\;
  \ShiftReg_DP_reg[2]_0\ <= \^shiftreg_dp_reg[2]_0\;
  \ShiftReg_DP_reg[2]_1\ <= \^shiftreg_dp_reg[2]_1\;
  \ShiftReg_DP_reg[3]_0\ <= \^shiftreg_dp_reg[3]_0\;
  \ShiftReg_DP_reg[4]_0\ <= \^shiftreg_dp_reg[4]_0\;
  \ShiftReg_DP_reg[4]_1\ <= \^shiftreg_dp_reg[4]_1\;
  \ShiftReg_DP_reg[5]_0\ <= \^shiftreg_dp_reg[5]_0\;
ChipBiasClock_CBO_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(24),
      I1 => \out\(26),
      I2 => \out\(21),
      I3 => \out\(22),
      O => \^shiftreg_dp_reg[0]_1\
    );
\FSM_onehot_State_DP[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^fsm_onehot_state_dp_reg[5]_0\,
      I1 => \^shiftreg_dp_reg[3]_0\,
      I2 => \FSM_onehot_State_DP[5]_i_5_n_0\,
      I3 => \ShiftReg_DP[1]_i_5_n_0\,
      I4 => \^fsm_onehot_state_dp_reg[5]_1\,
      O => \^fsm_onehot_state_dp_reg[5]\
    );
\FSM_onehot_State_DP[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(18),
      I2 => \out\(19),
      I3 => \out\(16),
      I4 => \out\(15),
      I5 => \out\(14),
      O => \^fsm_onehot_state_dp_reg[5]_0\
    );
\FSM_onehot_State_DP[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      I2 => \out\(6),
      I3 => \out\(7),
      O => \FSM_onehot_State_DP[5]_i_5_n_0\
    );
\FSM_onehot_State_DP[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(11),
      I2 => \out\(9),
      I3 => \out\(10),
      O => \^fsm_onehot_state_dp_reg[5]_1\
    );
\ShiftReg_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \ShiftReg_DP[0]_i_3_n_0\,
      I1 => \out\(15),
      I2 => \out\(30),
      I3 => \out\(19),
      I4 => \out\(32),
      I5 => \ShiftReg_DP[0]_i_4_n_0\,
      O => \ShiftReg_DP_reg[0]_0\
    );
\ShiftReg_DP[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(10),
      I2 => \out\(8),
      I3 => \out\(28),
      O => \ShiftReg_DP[0]_i_3_n_0\
    );
\ShiftReg_DP[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(5),
      I2 => \out\(12),
      I3 => \out\(3),
      I4 => \^shiftreg_dp_reg[0]_1\,
      O => \ShiftReg_DP[0]_i_4_n_0\
    );
\ShiftReg_DP[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[0]\,
      I1 => \FSM_onehot_State_DP_reg[41]\,
      I2 => \ShiftReg_DP[1]_i_2_n_0\,
      I3 => \ShiftReg_DP[1]_i_3_n_0\,
      O => ShiftReg_DN(1)
    );
\ShiftReg_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(9),
      I2 => \out\(6),
      I3 => \out\(5),
      I4 => \out\(23),
      I5 => \out\(22),
      O => \ShiftReg_DP[1]_i_2_n_0\
    );
\ShiftReg_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^shiftreg_dp_reg[1]_0\,
      I1 => \out\(30),
      I2 => \out\(31),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => \ShiftReg_DP[1]_i_5_n_0\,
      O => \ShiftReg_DP[1]_i_3_n_0\
    );
\ShiftReg_DP[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(16),
      I2 => \out\(19),
      I3 => \out\(20),
      O => \^shiftreg_dp_reg[1]_0\
    );
\ShiftReg_DP[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(26),
      I1 => \out\(27),
      I2 => \out\(12),
      I3 => \out\(13),
      O => \ShiftReg_DP[1]_i_5_n_0\
    );
\ShiftReg_DP[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[1]\,
      I1 => \FSM_onehot_State_DP_reg[41]\,
      I2 => \ShiftReg_DP[2]_i_2_n_0\,
      I3 => \^shiftreg_dp_reg[2]_0\,
      I4 => \^shiftreg_dp_reg[2]_1\,
      O => ShiftReg_DN(2)
    );
\ShiftReg_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(20),
      I1 => \out\(21),
      I2 => \out\(19),
      I3 => \out\(14),
      I4 => \out\(5),
      I5 => \out\(0),
      O => \ShiftReg_DP[2]_i_2_n_0\
    );
\ShiftReg_DP[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      I2 => \out\(12),
      I3 => \out\(13),
      O => \^shiftreg_dp_reg[2]_0\
    );
\ShiftReg_DP[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(26),
      I1 => \out\(27),
      I2 => \out\(28),
      I3 => \out\(29),
      O => \^shiftreg_dp_reg[2]_1\
    );
\ShiftReg_DP[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBB8BB"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[2]\,
      I1 => \FSM_onehot_State_DP_reg[41]\,
      I2 => \ShiftReg_DP[3]_i_2_n_0\,
      I3 => \^shiftreg_dp_reg[3]_0\,
      I4 => \out\(19),
      I5 => \ShiftReg_DP[3]_i_4_n_0\,
      O => ShiftReg_DN(3)
    );
\ShiftReg_DP[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(6),
      I2 => \out\(7),
      I3 => \out\(8),
      O => \ShiftReg_DP[3]_i_2_n_0\
    );
\ShiftReg_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(24),
      I1 => \out\(25),
      I2 => \out\(21),
      I3 => \out\(20),
      I4 => \out\(23),
      I5 => \out\(22),
      O => \^shiftreg_dp_reg[3]_0\
    );
\ShiftReg_DP[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(9),
      I2 => \out\(11),
      O => \ShiftReg_DP[3]_i_4_n_0\
    );
\ShiftReg_DP[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[3]\,
      I1 => \FSM_onehot_State_DP_reg[41]\,
      I2 => \^shiftreg_dp_reg[4]_0\,
      I3 => \^shiftreg_dp_reg[4]_1\,
      I4 => \out\(16),
      I5 => \out\(15),
      O => ShiftReg_DN(4)
    );
\ShiftReg_DP[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ShiftReg_DP[3]_i_2_n_0\,
      I1 => \out\(12),
      I2 => \out\(11),
      I3 => \out\(10),
      I4 => \out\(9),
      O => \^shiftreg_dp_reg[4]_0\
    );
\ShiftReg_DP[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(18),
      I2 => \out\(13),
      I3 => \out\(14),
      O => \^shiftreg_dp_reg[4]_1\
    );
\ShiftReg_DP[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[4]\,
      I1 => \FSM_onehot_State_DP_reg[41]\,
      I2 => \^shiftreg_dp_reg[5]_0\,
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => \out\(4),
      O => ShiftReg_DN(5)
    );
\ShiftReg_DP[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      O => \^shiftreg_dp_reg[5]_0\
    );
\ShiftReg_DP[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[5]\,
      I1 => \FSM_onehot_State_DP_reg[41]\,
      O => ShiftReg_DN(6)
    );
\ShiftReg_DP[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[6]\,
      I1 => \FSM_onehot_State_DP_reg[41]\,
      O => ShiftReg_DN(7)
    );
\ShiftReg_DP[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shiftreg_dp_reg[15]_0\,
      I1 => \^fsm_onehot_state_dp_reg[5]\,
      O => \ShiftReg_DP_reg[15]\
    );
\ShiftReg_DP[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftReg_DP[7]_i_6_n_0\,
      O => \^shiftreg_dp_reg[15]_0\
    );
\ShiftReg_DP[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(31),
      I1 => \out\(30),
      I2 => \out\(29),
      I3 => \out\(28),
      I4 => \out\(32),
      I5 => \out\(33),
      O => \ShiftReg_DP[7]_i_6_n_0\
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(0),
      Q => \ShiftReg_DP_reg_n_0_[0]\
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(1),
      Q => \ShiftReg_DP_reg_n_0_[1]\
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(2),
      Q => \ShiftReg_DP_reg_n_0_[2]\
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(3),
      Q => \ShiftReg_DP_reg_n_0_[3]\
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(4),
      Q => \ShiftReg_DP_reg_n_0_[4]\
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(5),
      Q => \ShiftReg_DP_reg_n_0_[5]\
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(6),
      Q => \ShiftReg_DP_reg_n_0_[6]\
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(7),
      Q => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ is
  port (
    SPIMISOReg_DZ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SPIMISOReg_DZ0 : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SPISlaveSelectSync_SB : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ : entity is "ShiftRegister";
end \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ is
  signal SPIMISO_DZO_i_2_n_0 : STD_LOGIC;
  signal SPIOutputContent_D : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \ShiftReg_DP[31]_i_1_n_0\ : STD_LOGIC;
begin
SPIMISO_DZO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SPIMISO_DZO_i_2_n_0,
      I1 => SPIMISOReg_DZ0,
      O => SPIMISOReg_DZ
    );
SPIMISO_DZO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out\(1),
      I1 => SPIOutputContent_D(31),
      O => SPIMISO_DZO_i_2_n_0
    );
\ShiftReg_DP[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => SPIClockEdgeDetectorReg_S_reg,
      I1 => SPIClockSync_C,
      I2 => \out\(1),
      I3 => SPISlaveSelectSync_SB,
      I4 => \out\(0),
      O => \ShiftReg_DP[31]_i_1_n_0\
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(0),
      Q => Q(0)
    );
\ShiftReg_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(10),
      Q => Q(10)
    );
\ShiftReg_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(11),
      Q => Q(11)
    );
\ShiftReg_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(12),
      Q => Q(12)
    );
\ShiftReg_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(13),
      Q => Q(13)
    );
\ShiftReg_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(14),
      Q => Q(14)
    );
\ShiftReg_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(15),
      Q => Q(15)
    );
\ShiftReg_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(16),
      Q => Q(16)
    );
\ShiftReg_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(17),
      Q => Q(17)
    );
\ShiftReg_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(18),
      Q => Q(18)
    );
\ShiftReg_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(19),
      Q => Q(19)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(1),
      Q => Q(1)
    );
\ShiftReg_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(20),
      Q => Q(20)
    );
\ShiftReg_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(21),
      Q => Q(21)
    );
\ShiftReg_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(22),
      Q => Q(22)
    );
\ShiftReg_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(23),
      Q => Q(23)
    );
\ShiftReg_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(24),
      Q => Q(24)
    );
\ShiftReg_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(25),
      Q => Q(25)
    );
\ShiftReg_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(26),
      Q => Q(26)
    );
\ShiftReg_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(27),
      Q => Q(27)
    );
\ShiftReg_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(1),
      D => D(28),
      Q => Q(28)
    );
\ShiftReg_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(1),
      D => D(29),
      Q => Q(29)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(2),
      Q => Q(2)
    );
\ShiftReg_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(1),
      D => D(30),
      Q => Q(30)
    );
\ShiftReg_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(2),
      D => D(31),
      Q => SPIOutputContent_D(31)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(3),
      Q => Q(3)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(4),
      Q => Q(4)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(5),
      Q => Q(5)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(6),
      Q => Q(6)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(7),
      Q => Q(7)
    );
\ShiftReg_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(8),
      Q => Q(8)
    );
\ShiftReg_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => AR(0),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\ is
  port (
    \ShiftReg_DP_reg[0]_0\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_1\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_2\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_3\ : out STD_LOGIC;
    \ShiftReg_DP_reg[0]_4\ : out STD_LOGIC;
    ChipBiasBitIn_DO_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[44]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \BiasConfigReg_D_reg[SSP_D][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[OVG2Lo_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[Gnd07_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[vADCTest_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[AdcRefLow_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[AdcRefHigh_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[IFRefrBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[IFThrBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[OnBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[OffBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[PrBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[PrSFBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[LocalBufBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[PadFollBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[PixInvBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[DiffBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[RisetimeBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[RefrBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[FalltimeBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ApsROSFBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[AdcCompBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[AEPuYBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[BiasBuffer_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[DACBufBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[AEPdBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[AEPuXBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \BiasConfigReg_D_reg[ApsCasBpc_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \BiasConfigReg_D_reg[OVG1Lo_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\ : entity is "ShiftRegister";
end \brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\ is
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \ShiftReg_DP[0]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[0]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[10]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[11]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_19_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[12]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_19_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[13]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_19_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[14]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_19_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[1]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_19_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[2]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_19_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[3]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_19_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[4]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_15_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_16_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_17_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_18_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_19_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[5]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[6]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[7]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[8]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_11_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_12_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_13_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_14_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP[9]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[10]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[11]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[12]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[13]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[14]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[6]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[7]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[8]\ : STD_LOGIC;
  signal \ShiftReg_DP_reg_n_0_[9]\ : STD_LOGIC;
begin
\ShiftReg_DP[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(0),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(0),
      I4 => \ShiftReg_DP[0]_i_16_n_0\,
      O => \ShiftReg_DP[0]_i_10_n_0\
    );
\ShiftReg_DP[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(0),
      I1 => \out\(24),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(0),
      I3 => \out\(25),
      O => \ShiftReg_DP[0]_i_11_n_0\
    );
\ShiftReg_DP[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(30),
      I1 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(0),
      I2 => \out\(31),
      I3 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(0),
      I4 => \ShiftReg_DP[0]_i_17_n_0\,
      O => \ShiftReg_DP[0]_i_12_n_0\
    );
\ShiftReg_DP[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(0),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(0),
      I3 => \out\(16),
      O => \ShiftReg_DP[0]_i_13_n_0\
    );
\ShiftReg_DP[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(22),
      I1 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(0),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(0),
      I4 => \ShiftReg_DP[0]_i_18_n_0\,
      O => \ShiftReg_DP[0]_i_14_n_0\
    );
\ShiftReg_DP[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(0),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(0),
      I3 => \out\(8),
      O => \ShiftReg_DP[0]_i_15_n_0\
    );
\ShiftReg_DP[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(0),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(0),
      I3 => \out\(4),
      O => \ShiftReg_DP[0]_i_16_n_0\
    );
\ShiftReg_DP[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[vADCTest_D][8]\(0),
      I1 => \out\(28),
      I2 => \BiasConfigReg_D_reg[Gnd07_D][8]\(0),
      I3 => \out\(29),
      O => \ShiftReg_DP[0]_i_17_n_0\
    );
\ShiftReg_DP[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(0),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(0),
      I3 => \out\(21),
      O => \ShiftReg_DP[0]_i_18_n_0\
    );
\ShiftReg_DP[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(0),
      I1 => \out\(33),
      I2 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(0),
      I3 => \out\(32),
      O => \ShiftReg_DP_reg[0]_0\
    );
\ShiftReg_DP[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[0]_i_7_n_0\,
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(0),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(0),
      I4 => \out\(14),
      I5 => \ShiftReg_DP[0]_i_8_n_0\,
      O => \ShiftReg_DP_reg[0]_3\
    );
\ShiftReg_DP[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[0]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(0),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(0),
      I4 => \out\(2),
      I5 => \ShiftReg_DP[0]_i_10_n_0\,
      O => \ShiftReg_DP_reg[0]_4\
    );
\ShiftReg_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[0]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(0),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(0),
      I4 => \out\(26),
      I5 => \ShiftReg_DP[0]_i_12_n_0\,
      O => \ShiftReg_DP_reg[0]_1\
    );
\ShiftReg_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[0]_i_13_n_0\,
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(0),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(0),
      I4 => \out\(19),
      I5 => \ShiftReg_DP[0]_i_14_n_0\,
      O => \ShiftReg_DP_reg[0]_2\
    );
\ShiftReg_DP[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(0),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(0),
      I3 => \out\(13),
      O => \ShiftReg_DP[0]_i_7_n_0\
    );
\ShiftReg_DP[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(11),
      I1 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(0),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(0),
      I4 => \ShiftReg_DP[0]_i_15_n_0\,
      O => \ShiftReg_DP[0]_i_8_n_0\
    );
\ShiftReg_DP[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(0),
      I1 => \out\(1),
      I2 => Q(0),
      I3 => \out\(0),
      O => \ShiftReg_DP[0]_i_9_n_0\
    );
\ShiftReg_DP[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(14),
      I1 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(10),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(10),
      I4 => \ShiftReg_DP[10]_i_13_n_0\,
      O => \ShiftReg_DP[10]_i_10_n_0\
    );
\ShiftReg_DP[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(10),
      I1 => \out\(0),
      I2 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(10),
      I3 => \out\(2),
      O => \ShiftReg_DP[10]_i_11_n_0\
    );
\ShiftReg_DP[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(10),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(10),
      I4 => \ShiftReg_DP[10]_i_14_n_0\,
      O => \ShiftReg_DP[10]_i_12_n_0\
    );
\ShiftReg_DP[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(10),
      I1 => \out\(13),
      I2 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(10),
      I3 => \out\(12),
      O => \ShiftReg_DP[10]_i_13_n_0\
    );
\ShiftReg_DP[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(10),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(10),
      I3 => \out\(4),
      O => \ShiftReg_DP[10]_i_14_n_0\
    );
\ShiftReg_DP[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[9]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[10]_i_2_n_0\,
      I3 => \ShiftReg_DP[10]_i_3_n_0\,
      I4 => \ShiftReg_DP[10]_i_4_n_0\,
      O => ShiftReg_DN(10)
    );
\ShiftReg_DP[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[10]_i_5_n_0\,
      I1 => \ShiftReg_DP[10]_i_6_n_0\,
      I2 => \ShiftReg_DP[10]_i_7_n_0\,
      I3 => \ShiftReg_DP[10]_i_8_n_0\,
      O => \ShiftReg_DP[10]_i_2_n_0\
    );
\ShiftReg_DP[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[10]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(10),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(10),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[10]_i_10_n_0\,
      O => \ShiftReg_DP[10]_i_3_n_0\
    );
\ShiftReg_DP[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[10]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[SSP_D][15]\(10),
      I2 => \out\(1),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(10),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[10]_i_12_n_0\,
      O => \ShiftReg_DP[10]_i_4_n_0\
    );
\ShiftReg_DP[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(10),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(10),
      I3 => \out\(16),
      O => \ShiftReg_DP[10]_i_5_n_0\
    );
\ShiftReg_DP[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(10),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[OnBn_D][14]\(10),
      I3 => \out\(19),
      O => \ShiftReg_DP[10]_i_6_n_0\
    );
\ShiftReg_DP[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(10),
      I1 => \out\(21),
      I2 => \out\(25),
      I3 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(10),
      I4 => \out\(24),
      I5 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(10),
      O => \ShiftReg_DP[10]_i_7_n_0\
    );
\ShiftReg_DP[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(10),
      I1 => \out\(20),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(10),
      I4 => \out\(22),
      I5 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(10),
      O => \ShiftReg_DP[10]_i_8_n_0\
    );
\ShiftReg_DP[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(10),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(10),
      I3 => \out\(9),
      O => \ShiftReg_DP[10]_i_9_n_0\
    );
\ShiftReg_DP[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(15),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(11),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(11),
      I4 => \ShiftReg_DP[11]_i_13_n_0\,
      O => \ShiftReg_DP[11]_i_10_n_0\
    );
\ShiftReg_DP[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(11),
      I1 => \out\(1),
      I2 => Q(11),
      I3 => \out\(0),
      O => \ShiftReg_DP[11]_i_11_n_0\
    );
\ShiftReg_DP[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(11),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(11),
      I4 => \ShiftReg_DP[11]_i_14_n_0\,
      O => \ShiftReg_DP[11]_i_12_n_0\
    );
\ShiftReg_DP[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(11),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(11),
      I3 => \out\(13),
      O => \ShiftReg_DP[11]_i_13_n_0\
    );
\ShiftReg_DP[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(11),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(11),
      I3 => \out\(5),
      O => \ShiftReg_DP[11]_i_14_n_0\
    );
\ShiftReg_DP[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[10]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[11]_i_2_n_0\,
      I3 => \ShiftReg_DP[11]_i_3_n_0\,
      I4 => \ShiftReg_DP[11]_i_4_n_0\,
      O => ShiftReg_DN(11)
    );
\ShiftReg_DP[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[11]_i_5_n_0\,
      I1 => \ShiftReg_DP[11]_i_6_n_0\,
      I2 => \ShiftReg_DP[11]_i_7_n_0\,
      I3 => \ShiftReg_DP[11]_i_8_n_0\,
      O => \ShiftReg_DP[11]_i_2_n_0\
    );
\ShiftReg_DP[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[11]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(11),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(11),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[11]_i_10_n_0\,
      O => \ShiftReg_DP[11]_i_3_n_0\
    );
\ShiftReg_DP[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[11]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(11),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(11),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[11]_i_12_n_0\,
      O => \ShiftReg_DP[11]_i_4_n_0\
    );
\ShiftReg_DP[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(11),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(11),
      I3 => \out\(16),
      O => \ShiftReg_DP[11]_i_5_n_0\
    );
\ShiftReg_DP[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(11),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[OnBn_D][14]\(11),
      I3 => \out\(19),
      O => \ShiftReg_DP[11]_i_6_n_0\
    );
\ShiftReg_DP[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(11),
      I1 => \out\(21),
      I2 => \out\(25),
      I3 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(11),
      I4 => \out\(24),
      I5 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(11),
      O => \ShiftReg_DP[11]_i_7_n_0\
    );
\ShiftReg_DP[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(11),
      I1 => \out\(20),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(11),
      I4 => \out\(22),
      I5 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(11),
      O => \ShiftReg_DP[11]_i_8_n_0\
    );
\ShiftReg_DP[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(11),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(11),
      I3 => \out\(8),
      O => \ShiftReg_DP[11]_i_9_n_0\
    );
\ShiftReg_DP[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(14),
      I1 => \out\(2),
      I2 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(14),
      I3 => \out\(3),
      O => \ShiftReg_DP[12]_i_10_n_0\
    );
\ShiftReg_DP[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(4),
      I1 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(14),
      I2 => \out\(5),
      I3 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(14),
      I4 => \ShiftReg_DP[12]_i_18_n_0\,
      O => \ShiftReg_DP[12]_i_11_n_0\
    );
\ShiftReg_DP[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(14),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(14),
      I3 => \out\(8),
      O => \ShiftReg_DP[12]_i_12_n_0\
    );
\ShiftReg_DP[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(14),
      I1 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(14),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(14),
      I4 => \ShiftReg_DP[12]_i_19_n_0\,
      O => \ShiftReg_DP[12]_i_13_n_0\
    );
\ShiftReg_DP[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(14),
      I1 => \out\(16),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(14),
      I3 => \out\(17),
      O => \ShiftReg_DP[12]_i_14_n_0\
    );
\ShiftReg_DP[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(14),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(14),
      I3 => \out\(21),
      O => \ShiftReg_DP[12]_i_15_n_0\
    );
\ShiftReg_DP[12]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[vADCTest_D][8]\(8),
      I1 => \out\(28),
      I2 => \BiasConfigReg_D_reg[Gnd07_D][8]\(8),
      I3 => \out\(29),
      O => \ShiftReg_DP[12]_i_16_n_0\
    );
\ShiftReg_DP[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(14),
      I1 => \out\(24),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(14),
      I3 => \out\(25),
      O => \ShiftReg_DP[12]_i_17_n_0\
    );
\ShiftReg_DP[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(14),
      I1 => \out\(7),
      I2 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(14),
      I3 => \out\(6),
      O => \ShiftReg_DP[12]_i_18_n_0\
    );
\ShiftReg_DP[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(14),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(14),
      I3 => \out\(13),
      O => \ShiftReg_DP[12]_i_19_n_0\
    );
\ShiftReg_DP[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[11]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[12]_i_2_n_0\,
      I3 => \ShiftReg_DP[12]_i_3_n_0\,
      I4 => \ShiftReg_DP[12]_i_4_n_0\,
      I5 => \ShiftReg_DP[12]_i_5_n_0\,
      O => ShiftReg_DN(12)
    );
\ShiftReg_DP[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(8),
      I1 => \out\(32),
      I2 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(8),
      I3 => \out\(33),
      O => \ShiftReg_DP[12]_i_2_n_0\
    );
\ShiftReg_DP[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[12]_i_6_n_0\,
      I1 => \ShiftReg_DP[12]_i_7_n_0\,
      I2 => \ShiftReg_DP[12]_i_8_n_0\,
      I3 => \ShiftReg_DP[12]_i_9_n_0\,
      O => \ShiftReg_DP[12]_i_3_n_0\
    );
\ShiftReg_DP[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[12]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[SSP_D][15]\(12),
      I2 => \out\(1),
      I3 => Q(12),
      I4 => \out\(0),
      I5 => \ShiftReg_DP[12]_i_11_n_0\,
      O => \ShiftReg_DP[12]_i_4_n_0\
    );
\ShiftReg_DP[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[12]_i_12_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(14),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(14),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[12]_i_13_n_0\,
      O => \ShiftReg_DP[12]_i_5_n_0\
    );
\ShiftReg_DP[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(19),
      I1 => \BiasConfigReg_D_reg[OnBn_D][14]\(14),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OffBn_D][14]\(14),
      I4 => \ShiftReg_DP[12]_i_14_n_0\,
      O => \ShiftReg_DP[12]_i_6_n_0\
    );
\ShiftReg_DP[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(14),
      I2 => \out\(22),
      I3 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(14),
      I4 => \ShiftReg_DP[12]_i_15_n_0\,
      O => \ShiftReg_DP[12]_i_7_n_0\
    );
\ShiftReg_DP[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(30),
      I1 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(8),
      I2 => \out\(31),
      I3 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(8),
      I4 => \ShiftReg_DP[12]_i_16_n_0\,
      O => \ShiftReg_DP[12]_i_8_n_0\
    );
\ShiftReg_DP[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(8),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(8),
      I4 => \ShiftReg_DP[12]_i_17_n_0\,
      O => \ShiftReg_DP[12]_i_9_n_0\
    );
\ShiftReg_DP[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(13),
      I1 => \out\(3),
      I2 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(13),
      I3 => \out\(2),
      O => \ShiftReg_DP[13]_i_10_n_0\
    );
\ShiftReg_DP[13]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(13),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(13),
      I4 => \ShiftReg_DP[13]_i_18_n_0\,
      O => \ShiftReg_DP[13]_i_11_n_0\
    );
\ShiftReg_DP[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(13),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(13),
      I3 => \out\(8),
      O => \ShiftReg_DP[13]_i_12_n_0\
    );
\ShiftReg_DP[13]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(14),
      I1 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(13),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(13),
      I4 => \ShiftReg_DP[13]_i_19_n_0\,
      O => \ShiftReg_DP[13]_i_13_n_0\
    );
\ShiftReg_DP[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(13),
      I1 => \out\(16),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(13),
      I3 => \out\(17),
      O => \ShiftReg_DP[13]_i_14_n_0\
    );
\ShiftReg_DP[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(13),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[DiffBn_D][14]\(13),
      I3 => \out\(20),
      O => \ShiftReg_DP[13]_i_15_n_0\
    );
\ShiftReg_DP[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[Gnd07_D][8]\(7),
      I1 => \out\(29),
      I2 => \BiasConfigReg_D_reg[vADCTest_D][8]\(7),
      I3 => \out\(28),
      O => \ShiftReg_DP[13]_i_16_n_0\
    );
\ShiftReg_DP[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(13),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(13),
      I3 => \out\(24),
      O => \ShiftReg_DP[13]_i_17_n_0\
    );
\ShiftReg_DP[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(13),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(13),
      I3 => \out\(4),
      O => \ShiftReg_DP[13]_i_18_n_0\
    );
\ShiftReg_DP[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(13),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(13),
      I3 => \out\(13),
      O => \ShiftReg_DP[13]_i_19_n_0\
    );
\ShiftReg_DP[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[12]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[13]_i_2_n_0\,
      I3 => \ShiftReg_DP[13]_i_3_n_0\,
      I4 => \ShiftReg_DP[13]_i_4_n_0\,
      I5 => \ShiftReg_DP[13]_i_5_n_0\,
      O => ShiftReg_DN(13)
    );
\ShiftReg_DP[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(7),
      I1 => \out\(33),
      I2 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(7),
      I3 => \out\(32),
      O => \ShiftReg_DP[13]_i_2_n_0\
    );
\ShiftReg_DP[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[13]_i_6_n_0\,
      I1 => \ShiftReg_DP[13]_i_7_n_0\,
      I2 => \ShiftReg_DP[13]_i_8_n_0\,
      I3 => \ShiftReg_DP[13]_i_9_n_0\,
      O => \ShiftReg_DP[13]_i_3_n_0\
    );
\ShiftReg_DP[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[13]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[SSP_D][15]\(13),
      I2 => \out\(1),
      I3 => Q(13),
      I4 => \out\(0),
      I5 => \ShiftReg_DP[13]_i_11_n_0\,
      O => \ShiftReg_DP[13]_i_4_n_0\
    );
\ShiftReg_DP[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[13]_i_12_n_0\,
      I1 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(13),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(13),
      I4 => \out\(10),
      I5 => \ShiftReg_DP[13]_i_13_n_0\,
      O => \ShiftReg_DP[13]_i_5_n_0\
    );
\ShiftReg_DP[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(19),
      I1 => \BiasConfigReg_D_reg[OnBn_D][14]\(13),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OffBn_D][14]\(13),
      I4 => \ShiftReg_DP[13]_i_14_n_0\,
      O => \ShiftReg_DP[13]_i_6_n_0\
    );
\ShiftReg_DP[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(13),
      I2 => \out\(22),
      I3 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(13),
      I4 => \ShiftReg_DP[13]_i_15_n_0\,
      O => \ShiftReg_DP[13]_i_7_n_0\
    );
\ShiftReg_DP[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(31),
      I1 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(7),
      I2 => \out\(30),
      I3 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(7),
      I4 => \ShiftReg_DP[13]_i_16_n_0\,
      O => \ShiftReg_DP[13]_i_8_n_0\
    );
\ShiftReg_DP[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(7),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(7),
      I4 => \ShiftReg_DP[13]_i_17_n_0\,
      O => \ShiftReg_DP[13]_i_9_n_0\
    );
\ShiftReg_DP[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(14),
      I1 => \out\(1),
      I2 => Q(14),
      I3 => \out\(0),
      O => \ShiftReg_DP[14]_i_10_n_0\
    );
\ShiftReg_DP[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(12),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(12),
      I4 => \ShiftReg_DP[14]_i_18_n_0\,
      O => \ShiftReg_DP[14]_i_11_n_0\
    );
\ShiftReg_DP[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(12),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(12),
      I3 => \out\(8),
      O => \ShiftReg_DP[14]_i_12_n_0\
    );
\ShiftReg_DP[14]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(14),
      I1 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(12),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(12),
      I4 => \ShiftReg_DP[14]_i_19_n_0\,
      O => \ShiftReg_DP[14]_i_13_n_0\
    );
\ShiftReg_DP[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(12),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(12),
      I3 => \out\(16),
      O => \ShiftReg_DP[14]_i_14_n_0\
    );
\ShiftReg_DP[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(12),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[DiffBn_D][14]\(12),
      I3 => \out\(20),
      O => \ShiftReg_DP[14]_i_15_n_0\
    );
\ShiftReg_DP[14]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[Gnd07_D][8]\(6),
      I1 => \out\(29),
      I2 => \BiasConfigReg_D_reg[vADCTest_D][8]\(6),
      I3 => \out\(28),
      O => \ShiftReg_DP[14]_i_16_n_0\
    );
\ShiftReg_DP[14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(12),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(12),
      I3 => \out\(24),
      O => \ShiftReg_DP[14]_i_17_n_0\
    );
\ShiftReg_DP[14]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(12),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(12),
      I3 => \out\(4),
      O => \ShiftReg_DP[14]_i_18_n_0\
    );
\ShiftReg_DP[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(12),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(12),
      I3 => \out\(13),
      O => \ShiftReg_DP[14]_i_19_n_0\
    );
\ShiftReg_DP[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[13]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[14]_i_2_n_0\,
      I3 => \ShiftReg_DP[14]_i_3_n_0\,
      I4 => \ShiftReg_DP[14]_i_4_n_0\,
      I5 => \ShiftReg_DP[14]_i_5_n_0\,
      O => ShiftReg_DN(14)
    );
\ShiftReg_DP[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(6),
      I1 => \out\(33),
      I2 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(6),
      I3 => \out\(32),
      O => \ShiftReg_DP[14]_i_2_n_0\
    );
\ShiftReg_DP[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[14]_i_6_n_0\,
      I1 => \ShiftReg_DP[14]_i_7_n_0\,
      I2 => \ShiftReg_DP[14]_i_8_n_0\,
      I3 => \ShiftReg_DP[14]_i_9_n_0\,
      O => \ShiftReg_DP[14]_i_3_n_0\
    );
\ShiftReg_DP[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[14]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(12),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(12),
      I4 => \out\(2),
      I5 => \ShiftReg_DP[14]_i_11_n_0\,
      O => \ShiftReg_DP[14]_i_4_n_0\
    );
\ShiftReg_DP[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \ShiftReg_DP[14]_i_12_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(12),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(12),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[14]_i_13_n_0\,
      O => \ShiftReg_DP[14]_i_5_n_0\
    );
\ShiftReg_DP[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(19),
      I1 => \BiasConfigReg_D_reg[OnBn_D][14]\(12),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OffBn_D][14]\(12),
      I4 => \ShiftReg_DP[14]_i_14_n_0\,
      O => \ShiftReg_DP[14]_i_6_n_0\
    );
\ShiftReg_DP[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(12),
      I2 => \out\(22),
      I3 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(12),
      I4 => \ShiftReg_DP[14]_i_15_n_0\,
      O => \ShiftReg_DP[14]_i_7_n_0\
    );
\ShiftReg_DP[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(30),
      I1 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(6),
      I2 => \out\(31),
      I3 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(6),
      I4 => \ShiftReg_DP[14]_i_16_n_0\,
      O => \ShiftReg_DP[14]_i_8_n_0\
    );
\ShiftReg_DP[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(6),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(6),
      I4 => \ShiftReg_DP[14]_i_17_n_0\,
      O => \ShiftReg_DP[14]_i_9_n_0\
    );
\ShiftReg_DP[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[14]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => Q(15),
      I3 => \out\(0),
      I4 => \BiasConfigReg_D_reg[SSP_D][15]\(15),
      I5 => \out\(1),
      O => ShiftReg_DN(15)
    );
\ShiftReg_DP[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(1),
      I1 => \out\(0),
      I2 => \BiasConfigReg_D_reg[SSP_D][15]\(1),
      I3 => \out\(1),
      O => \ShiftReg_DP[1]_i_10_n_0\
    );
\ShiftReg_DP[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(1),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(1),
      I4 => \ShiftReg_DP[1]_i_18_n_0\,
      O => \ShiftReg_DP[1]_i_11_n_0\
    );
\ShiftReg_DP[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(1),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(1),
      I3 => \out\(9),
      O => \ShiftReg_DP[1]_i_12_n_0\
    );
\ShiftReg_DP[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(14),
      I1 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(1),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(1),
      I4 => \ShiftReg_DP[1]_i_19_n_0\,
      O => \ShiftReg_DP[1]_i_13_n_0\
    );
\ShiftReg_DP[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(1),
      I1 => \out\(16),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(1),
      I3 => \out\(17),
      O => \ShiftReg_DP[1]_i_14_n_0\
    );
\ShiftReg_DP[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(1),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(1),
      I3 => \out\(21),
      O => \ShiftReg_DP[1]_i_15_n_0\
    );
\ShiftReg_DP[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[Gnd07_D][8]\(1),
      I1 => \out\(29),
      I2 => \BiasConfigReg_D_reg[vADCTest_D][8]\(1),
      I3 => \out\(28),
      O => \ShiftReg_DP[1]_i_16_n_0\
    );
\ShiftReg_DP[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(1),
      I1 => \out\(24),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(1),
      I3 => \out\(25),
      O => \ShiftReg_DP[1]_i_17_n_0\
    );
\ShiftReg_DP[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(1),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(1),
      I3 => \out\(5),
      O => \ShiftReg_DP[1]_i_18_n_0\
    );
\ShiftReg_DP[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(1),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(1),
      I3 => \out\(13),
      O => \ShiftReg_DP[1]_i_19_n_0\
    );
\ShiftReg_DP[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[0]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[1]_i_2__0_n_0\,
      I3 => \ShiftReg_DP[1]_i_3__0_n_0\,
      I4 => \ShiftReg_DP[1]_i_4__0_n_0\,
      I5 => \ShiftReg_DP[1]_i_5__0_n_0\,
      O => ShiftReg_DN(1)
    );
\ShiftReg_DP[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(1),
      I1 => \out\(33),
      I2 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(1),
      I3 => \out\(32),
      O => \ShiftReg_DP[1]_i_2__0_n_0\
    );
\ShiftReg_DP[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[1]_i_6_n_0\,
      I1 => \ShiftReg_DP[1]_i_7_n_0\,
      I2 => \ShiftReg_DP[1]_i_8_n_0\,
      I3 => \ShiftReg_DP[1]_i_9_n_0\,
      O => \ShiftReg_DP[1]_i_3__0_n_0\
    );
\ShiftReg_DP[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[1]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(1),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(1),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[1]_i_11_n_0\,
      O => \ShiftReg_DP[1]_i_4__0_n_0\
    );
\ShiftReg_DP[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[1]_i_12_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(1),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(1),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[1]_i_13_n_0\,
      O => \ShiftReg_DP[1]_i_5__0_n_0\
    );
\ShiftReg_DP[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(18),
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(1),
      I2 => \out\(19),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(1),
      I4 => \ShiftReg_DP[1]_i_14_n_0\,
      O => \ShiftReg_DP[1]_i_6_n_0\
    );
\ShiftReg_DP[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(22),
      I1 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(1),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(1),
      I4 => \ShiftReg_DP[1]_i_15_n_0\,
      O => \ShiftReg_DP[1]_i_7_n_0\
    );
\ShiftReg_DP[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(30),
      I1 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(1),
      I2 => \out\(31),
      I3 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(1),
      I4 => \ShiftReg_DP[1]_i_16_n_0\,
      O => \ShiftReg_DP[1]_i_8_n_0\
    );
\ShiftReg_DP[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(1),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(1),
      I4 => \ShiftReg_DP[1]_i_17_n_0\,
      O => \ShiftReg_DP[1]_i_9_n_0\
    );
\ShiftReg_DP[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(2),
      I1 => \out\(1),
      I2 => Q(2),
      I3 => \out\(0),
      O => \ShiftReg_DP[2]_i_10_n_0\
    );
\ShiftReg_DP[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(2),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(2),
      I4 => \ShiftReg_DP[2]_i_18_n_0\,
      O => \ShiftReg_DP[2]_i_11_n_0\
    );
\ShiftReg_DP[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(2),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(2),
      I3 => \out\(9),
      O => \ShiftReg_DP[2]_i_12_n_0\
    );
\ShiftReg_DP[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(15),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(2),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(2),
      I4 => \ShiftReg_DP[2]_i_19_n_0\,
      O => \ShiftReg_DP[2]_i_13_n_0\
    );
\ShiftReg_DP[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(2),
      I1 => \out\(16),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(2),
      I3 => \out\(17),
      O => \ShiftReg_DP[2]_i_14_n_0\
    );
\ShiftReg_DP[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(2),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[DiffBn_D][14]\(2),
      I3 => \out\(20),
      O => \ShiftReg_DP[2]_i_15_n_0\
    );
\ShiftReg_DP[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[vADCTest_D][8]\(2),
      I1 => \out\(28),
      I2 => \BiasConfigReg_D_reg[Gnd07_D][8]\(2),
      I3 => \out\(29),
      O => \ShiftReg_DP[2]_i_16_n_0\
    );
\ShiftReg_DP[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(2),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(2),
      I3 => \out\(24),
      O => \ShiftReg_DP[2]_i_17_n_0\
    );
\ShiftReg_DP[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(2),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(2),
      I3 => \out\(4),
      O => \ShiftReg_DP[2]_i_18_n_0\
    );
\ShiftReg_DP[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(2),
      I1 => \out\(13),
      I2 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(2),
      I3 => \out\(12),
      O => \ShiftReg_DP[2]_i_19_n_0\
    );
\ShiftReg_DP[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[1]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[2]_i_2__0_n_0\,
      I3 => \ShiftReg_DP[2]_i_3__0_n_0\,
      I4 => \ShiftReg_DP[2]_i_4__0_n_0\,
      I5 => \ShiftReg_DP[2]_i_5_n_0\,
      O => ShiftReg_DN(2)
    );
\ShiftReg_DP[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(2),
      I1 => \out\(32),
      I2 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(2),
      I3 => \out\(33),
      O => \ShiftReg_DP[2]_i_2__0_n_0\
    );
\ShiftReg_DP[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[2]_i_6_n_0\,
      I1 => \ShiftReg_DP[2]_i_7_n_0\,
      I2 => \ShiftReg_DP[2]_i_8_n_0\,
      I3 => \ShiftReg_DP[2]_i_9_n_0\,
      O => \ShiftReg_DP[2]_i_3__0_n_0\
    );
\ShiftReg_DP[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[2]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(2),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(2),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[2]_i_11_n_0\,
      O => \ShiftReg_DP[2]_i_4__0_n_0\
    );
\ShiftReg_DP[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[2]_i_12_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(2),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(2),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[2]_i_13_n_0\,
      O => \ShiftReg_DP[2]_i_5_n_0\
    );
\ShiftReg_DP[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(19),
      I1 => \BiasConfigReg_D_reg[OnBn_D][14]\(2),
      I2 => \out\(18),
      I3 => \BiasConfigReg_D_reg[OffBn_D][14]\(2),
      I4 => \ShiftReg_DP[2]_i_14_n_0\,
      O => \ShiftReg_DP[2]_i_6_n_0\
    );
\ShiftReg_DP[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(22),
      I1 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(2),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(2),
      I4 => \ShiftReg_DP[2]_i_15_n_0\,
      O => \ShiftReg_DP[2]_i_7_n_0\
    );
\ShiftReg_DP[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(31),
      I1 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(2),
      I2 => \out\(30),
      I3 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(2),
      I4 => \ShiftReg_DP[2]_i_16_n_0\,
      O => \ShiftReg_DP[2]_i_8_n_0\
    );
\ShiftReg_DP[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(2),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(2),
      I4 => \ShiftReg_DP[2]_i_17_n_0\,
      O => \ShiftReg_DP[2]_i_9_n_0\
    );
\ShiftReg_DP[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(3),
      I1 => \out\(1),
      I2 => Q(3),
      I3 => \out\(0),
      O => \ShiftReg_DP[3]_i_10_n_0\
    );
\ShiftReg_DP[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(3),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(3),
      I4 => \ShiftReg_DP[3]_i_18_n_0\,
      O => \ShiftReg_DP[3]_i_11_n_0\
    );
\ShiftReg_DP[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(3),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(3),
      I3 => \out\(8),
      O => \ShiftReg_DP[3]_i_12_n_0\
    );
\ShiftReg_DP[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(15),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(3),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(3),
      I4 => \ShiftReg_DP[3]_i_19_n_0\,
      O => \ShiftReg_DP[3]_i_13_n_0\
    );
\ShiftReg_DP[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(3),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(3),
      I3 => \out\(16),
      O => \ShiftReg_DP[3]_i_14_n_0\
    );
\ShiftReg_DP[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(3),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(3),
      I3 => \out\(21),
      O => \ShiftReg_DP[3]_i_15_n_0\
    );
\ShiftReg_DP[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[vADCTest_D][8]\(3),
      I1 => \out\(28),
      I2 => \BiasConfigReg_D_reg[Gnd07_D][8]\(3),
      I3 => \out\(29),
      O => \ShiftReg_DP[3]_i_16_n_0\
    );
\ShiftReg_DP[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(3),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(3),
      I3 => \out\(24),
      O => \ShiftReg_DP[3]_i_17_n_0\
    );
\ShiftReg_DP[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(3),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(3),
      I3 => \out\(4),
      O => \ShiftReg_DP[3]_i_18_n_0\
    );
\ShiftReg_DP[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(3),
      I1 => \out\(13),
      I2 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(3),
      I3 => \out\(12),
      O => \ShiftReg_DP[3]_i_19_n_0\
    );
\ShiftReg_DP[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[2]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[3]_i_2__0_n_0\,
      I3 => \ShiftReg_DP[3]_i_3__0_n_0\,
      I4 => \ShiftReg_DP[3]_i_4__0_n_0\,
      I5 => \ShiftReg_DP[3]_i_5_n_0\,
      O => ShiftReg_DN(3)
    );
\ShiftReg_DP[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(3),
      I1 => \out\(32),
      I2 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(3),
      I3 => \out\(33),
      O => \ShiftReg_DP[3]_i_2__0_n_0\
    );
\ShiftReg_DP[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[3]_i_6_n_0\,
      I1 => \ShiftReg_DP[3]_i_7_n_0\,
      I2 => \ShiftReg_DP[3]_i_8_n_0\,
      I3 => \ShiftReg_DP[3]_i_9_n_0\,
      O => \ShiftReg_DP[3]_i_3__0_n_0\
    );
\ShiftReg_DP[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[3]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(3),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(3),
      I4 => \out\(2),
      I5 => \ShiftReg_DP[3]_i_11_n_0\,
      O => \ShiftReg_DP[3]_i_4__0_n_0\
    );
\ShiftReg_DP[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[3]_i_12_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(3),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(3),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[3]_i_13_n_0\,
      O => \ShiftReg_DP[3]_i_5_n_0\
    );
\ShiftReg_DP[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(18),
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(3),
      I2 => \out\(19),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(3),
      I4 => \ShiftReg_DP[3]_i_14_n_0\,
      O => \ShiftReg_DP[3]_i_6_n_0\
    );
\ShiftReg_DP[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(3),
      I2 => \out\(22),
      I3 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(3),
      I4 => \ShiftReg_DP[3]_i_15_n_0\,
      O => \ShiftReg_DP[3]_i_7_n_0\
    );
\ShiftReg_DP[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(30),
      I1 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(3),
      I2 => \out\(31),
      I3 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(3),
      I4 => \ShiftReg_DP[3]_i_16_n_0\,
      O => \ShiftReg_DP[3]_i_8_n_0\
    );
\ShiftReg_DP[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(3),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(3),
      I4 => \ShiftReg_DP[3]_i_17_n_0\,
      O => \ShiftReg_DP[3]_i_9_n_0\
    );
\ShiftReg_DP[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(4),
      I1 => \out\(1),
      I2 => Q(4),
      I3 => \out\(0),
      O => \ShiftReg_DP[4]_i_10_n_0\
    );
\ShiftReg_DP[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(4),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(4),
      I4 => \ShiftReg_DP[4]_i_18_n_0\,
      O => \ShiftReg_DP[4]_i_11_n_0\
    );
\ShiftReg_DP[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(4),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(4),
      I3 => \out\(8),
      O => \ShiftReg_DP[4]_i_12_n_0\
    );
\ShiftReg_DP[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(15),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(4),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(4),
      I4 => \ShiftReg_DP[4]_i_19_n_0\,
      O => \ShiftReg_DP[4]_i_13_n_0\
    );
\ShiftReg_DP[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(4),
      I1 => \out\(16),
      I2 => \BiasConfigReg_D_reg[PrBp_D][14]\(4),
      I3 => \out\(17),
      O => \ShiftReg_DP[4]_i_14_n_0\
    );
\ShiftReg_DP[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(4),
      I1 => \out\(21),
      I2 => \BiasConfigReg_D_reg[DiffBn_D][14]\(4),
      I3 => \out\(20),
      O => \ShiftReg_DP[4]_i_15_n_0\
    );
\ShiftReg_DP[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[vADCTest_D][8]\(4),
      I1 => \out\(28),
      I2 => \BiasConfigReg_D_reg[Gnd07_D][8]\(4),
      I3 => \out\(29),
      O => \ShiftReg_DP[4]_i_16_n_0\
    );
\ShiftReg_DP[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(4),
      I1 => \out\(25),
      I2 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(4),
      I3 => \out\(24),
      O => \ShiftReg_DP[4]_i_17_n_0\
    );
\ShiftReg_DP[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(4),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(4),
      I3 => \out\(4),
      O => \ShiftReg_DP[4]_i_18_n_0\
    );
\ShiftReg_DP[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(4),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(4),
      I3 => \out\(13),
      O => \ShiftReg_DP[4]_i_19_n_0\
    );
\ShiftReg_DP[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[3]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[4]_i_2__0_n_0\,
      I3 => \ShiftReg_DP[4]_i_3__0_n_0\,
      I4 => \ShiftReg_DP[4]_i_4_n_0\,
      I5 => \ShiftReg_DP[4]_i_5_n_0\,
      O => ShiftReg_DN(4)
    );
\ShiftReg_DP[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(4),
      I1 => \out\(32),
      I2 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(4),
      I3 => \out\(33),
      O => \ShiftReg_DP[4]_i_2__0_n_0\
    );
\ShiftReg_DP[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[4]_i_6_n_0\,
      I1 => \ShiftReg_DP[4]_i_7_n_0\,
      I2 => \ShiftReg_DP[4]_i_8_n_0\,
      I3 => \ShiftReg_DP[4]_i_9_n_0\,
      O => \ShiftReg_DP[4]_i_3__0_n_0\
    );
\ShiftReg_DP[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[4]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(4),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(4),
      I4 => \out\(2),
      I5 => \ShiftReg_DP[4]_i_11_n_0\,
      O => \ShiftReg_DP[4]_i_4_n_0\
    );
\ShiftReg_DP[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[4]_i_12_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(4),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(4),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[4]_i_13_n_0\,
      O => \ShiftReg_DP[4]_i_5_n_0\
    );
\ShiftReg_DP[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(18),
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(4),
      I2 => \out\(19),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(4),
      I4 => \ShiftReg_DP[4]_i_14_n_0\,
      O => \ShiftReg_DP[4]_i_6_n_0\
    );
\ShiftReg_DP[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(23),
      I1 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(4),
      I2 => \out\(22),
      I3 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(4),
      I4 => \ShiftReg_DP[4]_i_15_n_0\,
      O => \ShiftReg_DP[4]_i_7_n_0\
    );
\ShiftReg_DP[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(30),
      I1 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(4),
      I2 => \out\(31),
      I3 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(4),
      I4 => \ShiftReg_DP[4]_i_16_n_0\,
      O => \ShiftReg_DP[4]_i_8_n_0\
    );
\ShiftReg_DP[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(26),
      I1 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(4),
      I2 => \out\(27),
      I3 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(4),
      I4 => \ShiftReg_DP[4]_i_17_n_0\,
      O => \ShiftReg_DP[4]_i_9_n_0\
    );
\ShiftReg_DP[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(5),
      I1 => \out\(1),
      I2 => Q(5),
      I3 => \out\(0),
      O => \ShiftReg_DP[5]_i_10_n_0\
    );
\ShiftReg_DP[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(6),
      I1 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(5),
      I2 => \out\(7),
      I3 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(5),
      I4 => \ShiftReg_DP[5]_i_18_n_0\,
      O => \ShiftReg_DP[5]_i_11_n_0\
    );
\ShiftReg_DP[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(5),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(5),
      I3 => \out\(8),
      O => \ShiftReg_DP[5]_i_12_n_0\
    );
\ShiftReg_DP[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(15),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(5),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(5),
      I4 => \ShiftReg_DP[5]_i_19_n_0\,
      O => \ShiftReg_DP[5]_i_13_n_0\
    );
\ShiftReg_DP[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(5),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(5),
      I3 => \out\(16),
      O => \ShiftReg_DP[5]_i_14_n_0\
    );
\ShiftReg_DP[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(5),
      I1 => \out\(20),
      I2 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(5),
      I3 => \out\(21),
      O => \ShiftReg_DP[5]_i_15_n_0\
    );
\ShiftReg_DP[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[vADCTest_D][8]\(5),
      I1 => \out\(28),
      I2 => \BiasConfigReg_D_reg[Gnd07_D][8]\(5),
      I3 => \out\(29),
      O => \ShiftReg_DP[5]_i_16_n_0\
    );
\ShiftReg_DP[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(5),
      I1 => \out\(24),
      I2 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(5),
      I3 => \out\(25),
      O => \ShiftReg_DP[5]_i_17_n_0\
    );
\ShiftReg_DP[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(5),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(5),
      I3 => \out\(4),
      O => \ShiftReg_DP[5]_i_18_n_0\
    );
\ShiftReg_DP[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(5),
      I1 => \out\(13),
      I2 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(5),
      I3 => \out\(12),
      O => \ShiftReg_DP[5]_i_19_n_0\
    );
\ShiftReg_DP[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[4]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[5]_i_2__0_n_0\,
      I3 => \ShiftReg_DP[5]_i_3_n_0\,
      I4 => \ShiftReg_DP[5]_i_4_n_0\,
      I5 => \ShiftReg_DP[5]_i_5_n_0\,
      O => ShiftReg_DN(5)
    );
\ShiftReg_DP[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(5),
      I1 => \out\(33),
      I2 => \BiasConfigReg_D_reg[OVG1Lo_D][8]\(5),
      I3 => \out\(32),
      O => \ShiftReg_DP[5]_i_2__0_n_0\
    );
\ShiftReg_DP[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[5]_i_6_n_0\,
      I1 => \ShiftReg_DP[5]_i_7_n_0\,
      I2 => \ShiftReg_DP[5]_i_8_n_0\,
      I3 => \ShiftReg_DP[5]_i_9_n_0\,
      O => \ShiftReg_DP[5]_i_3_n_0\
    );
\ShiftReg_DP[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[5]_i_10_n_0\,
      I1 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(5),
      I2 => \out\(3),
      I3 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(5),
      I4 => \out\(2),
      I5 => \ShiftReg_DP[5]_i_11_n_0\,
      O => \ShiftReg_DP[5]_i_4_n_0\
    );
\ShiftReg_DP[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[5]_i_12_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(5),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(5),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[5]_i_13_n_0\,
      O => \ShiftReg_DP[5]_i_5_n_0\
    );
\ShiftReg_DP[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(18),
      I1 => \BiasConfigReg_D_reg[OffBn_D][14]\(5),
      I2 => \out\(19),
      I3 => \BiasConfigReg_D_reg[OnBn_D][14]\(5),
      I4 => \ShiftReg_DP[5]_i_14_n_0\,
      O => \ShiftReg_DP[5]_i_6_n_0\
    );
\ShiftReg_DP[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(22),
      I1 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(5),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(5),
      I4 => \ShiftReg_DP[5]_i_15_n_0\,
      O => \ShiftReg_DP[5]_i_7_n_0\
    );
\ShiftReg_DP[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(31),
      I1 => \BiasConfigReg_D_reg[OVG2Lo_D][8]\(5),
      I2 => \out\(30),
      I3 => \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(5),
      I4 => \ShiftReg_DP[5]_i_16_n_0\,
      O => \ShiftReg_DP[5]_i_8_n_0\
    );
\ShiftReg_DP[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(27),
      I1 => \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(5),
      I2 => \out\(26),
      I3 => \BiasConfigReg_D_reg[AdcRefLow_D][8]\(5),
      I4 => \ShiftReg_DP[5]_i_17_n_0\,
      O => \ShiftReg_DP[5]_i_9_n_0\
    );
\ShiftReg_DP[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(15),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(6),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(6),
      I4 => \ShiftReg_DP[6]_i_13_n_0\,
      O => \ShiftReg_DP[6]_i_10_n_0\
    );
\ShiftReg_DP[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(6),
      I1 => \out\(1),
      I2 => Q(6),
      I3 => \out\(0),
      O => \ShiftReg_DP[6]_i_11_n_0\
    );
\ShiftReg_DP[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(6),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(6),
      I4 => \ShiftReg_DP[6]_i_14_n_0\,
      O => \ShiftReg_DP[6]_i_12_n_0\
    );
\ShiftReg_DP[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(6),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(6),
      I3 => \out\(13),
      O => \ShiftReg_DP[6]_i_13_n_0\
    );
\ShiftReg_DP[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(6),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(6),
      I3 => \out\(5),
      O => \ShiftReg_DP[6]_i_14_n_0\
    );
\ShiftReg_DP[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[5]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[6]_i_2_n_0\,
      I3 => \ShiftReg_DP[6]_i_3_n_0\,
      I4 => \ShiftReg_DP[6]_i_4_n_0\,
      O => ShiftReg_DN(6)
    );
\ShiftReg_DP[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[6]_i_5_n_0\,
      I1 => \ShiftReg_DP[6]_i_6_n_0\,
      I2 => \ShiftReg_DP[6]_i_7_n_0\,
      I3 => \ShiftReg_DP[6]_i_8_n_0\,
      O => \ShiftReg_DP[6]_i_2_n_0\
    );
\ShiftReg_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[6]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(6),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(6),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[6]_i_10_n_0\,
      O => \ShiftReg_DP[6]_i_3_n_0\
    );
\ShiftReg_DP[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[6]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(6),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(6),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[6]_i_12_n_0\,
      O => \ShiftReg_DP[6]_i_4_n_0\
    );
\ShiftReg_DP[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(6),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(6),
      I3 => \out\(16),
      O => \ShiftReg_DP[6]_i_5_n_0\
    );
\ShiftReg_DP[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(6),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[OnBn_D][14]\(6),
      I3 => \out\(19),
      O => \ShiftReg_DP[6]_i_6_n_0\
    );
\ShiftReg_DP[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(6),
      I1 => \out\(21),
      I2 => \out\(25),
      I3 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(6),
      I4 => \out\(24),
      I5 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(6),
      O => \ShiftReg_DP[6]_i_7_n_0\
    );
\ShiftReg_DP[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(6),
      I1 => \out\(20),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(6),
      I4 => \out\(22),
      I5 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(6),
      O => \ShiftReg_DP[6]_i_8_n_0\
    );
\ShiftReg_DP[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(6),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(6),
      I3 => \out\(8),
      O => \ShiftReg_DP[6]_i_9_n_0\
    );
\ShiftReg_DP[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(15),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(7),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(7),
      I4 => \ShiftReg_DP[7]_i_13_n_0\,
      O => \ShiftReg_DP[7]_i_10_n_0\
    );
\ShiftReg_DP[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[SSP_D][15]\(7),
      I1 => \out\(1),
      I2 => Q(7),
      I3 => \out\(0),
      O => \ShiftReg_DP[7]_i_11_n_0\
    );
\ShiftReg_DP[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(7),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(7),
      I4 => \ShiftReg_DP[7]_i_14_n_0\,
      O => \ShiftReg_DP[7]_i_12_n_0\
    );
\ShiftReg_DP[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(7),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(7),
      I3 => \out\(13),
      O => \ShiftReg_DP[7]_i_13_n_0\
    );
\ShiftReg_DP[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(7),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(7),
      I3 => \out\(5),
      O => \ShiftReg_DP[7]_i_14_n_0\
    );
\ShiftReg_DP[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[6]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[7]_i_2__1_n_0\,
      I3 => \ShiftReg_DP[7]_i_3__0_n_0\,
      I4 => \ShiftReg_DP[7]_i_4__0_n_0\,
      O => ShiftReg_DN(7)
    );
\ShiftReg_DP[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[7]_i_5__0_n_0\,
      I1 => \ShiftReg_DP[7]_i_6__0_n_0\,
      I2 => \ShiftReg_DP[7]_i_7_n_0\,
      I3 => \ShiftReg_DP[7]_i_8_n_0\,
      O => \ShiftReg_DP[7]_i_2__1_n_0\
    );
\ShiftReg_DP[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[7]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(7),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(7),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[7]_i_10_n_0\,
      O => \ShiftReg_DP[7]_i_3__0_n_0\
    );
\ShiftReg_DP[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[7]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(7),
      I2 => \out\(2),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(7),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[7]_i_12_n_0\,
      O => \ShiftReg_DP[7]_i_4__0_n_0\
    );
\ShiftReg_DP[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(7),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(7),
      I3 => \out\(16),
      O => \ShiftReg_DP[7]_i_5__0_n_0\
    );
\ShiftReg_DP[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(7),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[OnBn_D][14]\(7),
      I3 => \out\(19),
      O => \ShiftReg_DP[7]_i_6__0_n_0\
    );
\ShiftReg_DP[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(7),
      I1 => \out\(21),
      I2 => \out\(25),
      I3 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(7),
      I4 => \out\(24),
      I5 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(7),
      O => \ShiftReg_DP[7]_i_7_n_0\
    );
\ShiftReg_DP[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(7),
      I1 => \out\(20),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(7),
      I4 => \out\(22),
      I5 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(7),
      O => \ShiftReg_DP[7]_i_8_n_0\
    );
\ShiftReg_DP[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(7),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(7),
      I3 => \out\(8),
      O => \ShiftReg_DP[7]_i_9_n_0\
    );
\ShiftReg_DP[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(14),
      I1 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(8),
      I2 => \out\(15),
      I3 => \BiasConfigReg_D_reg[RefrBp_D][14]\(8),
      I4 => \ShiftReg_DP[8]_i_13_n_0\,
      O => \ShiftReg_DP[8]_i_10_n_0\
    );
\ShiftReg_DP[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(8),
      I1 => \out\(0),
      I2 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(8),
      I3 => \out\(2),
      O => \ShiftReg_DP[8]_i_11_n_0\
    );
\ShiftReg_DP[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(8),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(8),
      I4 => \ShiftReg_DP[8]_i_14_n_0\,
      O => \ShiftReg_DP[8]_i_12_n_0\
    );
\ShiftReg_DP[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(8),
      I1 => \out\(13),
      I2 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(8),
      I3 => \out\(12),
      O => \ShiftReg_DP[8]_i_13_n_0\
    );
\ShiftReg_DP[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(8),
      I1 => \out\(5),
      I2 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(8),
      I3 => \out\(4),
      O => \ShiftReg_DP[8]_i_14_n_0\
    );
\ShiftReg_DP[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[7]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[8]_i_2_n_0\,
      I3 => \ShiftReg_DP[8]_i_3_n_0\,
      I4 => \ShiftReg_DP[8]_i_4_n_0\,
      O => ShiftReg_DN(8)
    );
\ShiftReg_DP[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[8]_i_5_n_0\,
      I1 => \ShiftReg_DP[8]_i_6_n_0\,
      I2 => \ShiftReg_DP[8]_i_7_n_0\,
      I3 => \ShiftReg_DP[8]_i_8_n_0\,
      O => \ShiftReg_DP[8]_i_2_n_0\
    );
\ShiftReg_DP[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[8]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(8),
      I2 => \out\(10),
      I3 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(8),
      I4 => \out\(11),
      I5 => \ShiftReg_DP[8]_i_10_n_0\,
      O => \ShiftReg_DP[8]_i_3_n_0\
    );
\ShiftReg_DP[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[8]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[SSP_D][15]\(8),
      I2 => \out\(1),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(8),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[8]_i_12_n_0\,
      O => \ShiftReg_DP[8]_i_4_n_0\
    );
\ShiftReg_DP[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(8),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(8),
      I3 => \out\(16),
      O => \ShiftReg_DP[8]_i_5_n_0\
    );
\ShiftReg_DP[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(8),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[OnBn_D][14]\(8),
      I3 => \out\(19),
      O => \ShiftReg_DP[8]_i_6_n_0\
    );
\ShiftReg_DP[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(8),
      I1 => \out\(21),
      I2 => \out\(25),
      I3 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(8),
      I4 => \out\(24),
      I5 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(8),
      O => \ShiftReg_DP[8]_i_7_n_0\
    );
\ShiftReg_DP[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(8),
      I1 => \out\(20),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(8),
      I4 => \out\(22),
      I5 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(8),
      O => \ShiftReg_DP[8]_i_8_n_0\
    );
\ShiftReg_DP[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(8),
      I1 => \out\(8),
      I2 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(8),
      I3 => \out\(9),
      O => \ShiftReg_DP[8]_i_9_n_0\
    );
\ShiftReg_DP[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(15),
      I1 => \BiasConfigReg_D_reg[RefrBp_D][14]\(9),
      I2 => \out\(14),
      I3 => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(9),
      I4 => \ShiftReg_DP[9]_i_13_n_0\,
      O => \ShiftReg_DP[9]_i_10_n_0\
    );
\ShiftReg_DP[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(9),
      I1 => \out\(0),
      I2 => \BiasConfigReg_D_reg[BiasBuffer_D][14]\(9),
      I3 => \out\(2),
      O => \ShiftReg_DP[9]_i_11_n_0\
    );
\ShiftReg_DP[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \out\(7),
      I1 => \BiasConfigReg_D_reg[DACBufBp_D][14]\(9),
      I2 => \out\(6),
      I3 => \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(9),
      I4 => \ShiftReg_DP[9]_i_14_n_0\,
      O => \ShiftReg_DP[9]_i_12_n_0\
    );
\ShiftReg_DP[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[FalltimeBn_D][14]\(9),
      I1 => \out\(12),
      I2 => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(9),
      I3 => \out\(13),
      O => \ShiftReg_DP[9]_i_13_n_0\
    );
\ShiftReg_DP[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[AEPuXBp_D][14]\(9),
      I1 => \out\(4),
      I2 => \BiasConfigReg_D_reg[AEPdBn_D][14]\(9),
      I3 => \out\(5),
      O => \ShiftReg_DP[9]_i_14_n_0\
    );
\ShiftReg_DP[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \ShiftReg_DP_reg_n_0_[8]\,
      I1 => \FSM_onehot_State_DP_reg[44]\,
      I2 => \ShiftReg_DP[9]_i_2_n_0\,
      I3 => \ShiftReg_DP[9]_i_3_n_0\,
      I4 => \ShiftReg_DP[9]_i_4_n_0\,
      O => ShiftReg_DN(9)
    );
\ShiftReg_DP[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ShiftReg_DP[9]_i_5_n_0\,
      I1 => \ShiftReg_DP[9]_i_6_n_0\,
      I2 => \ShiftReg_DP[9]_i_7_n_0\,
      I3 => \ShiftReg_DP[9]_i_8_n_0\,
      O => \ShiftReg_DP[9]_i_2_n_0\
    );
\ShiftReg_DP[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[9]_i_9_n_0\,
      I1 => \BiasConfigReg_D_reg[RisetimeBp_D][14]\(9),
      I2 => \out\(11),
      I3 => \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(9),
      I4 => \out\(10),
      I5 => \ShiftReg_DP[9]_i_10_n_0\,
      O => \ShiftReg_DP[9]_i_3_n_0\
    );
\ShiftReg_DP[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ShiftReg_DP[9]_i_11_n_0\,
      I1 => \BiasConfigReg_D_reg[SSP_D][15]\(9),
      I2 => \out\(1),
      I3 => \BiasConfigReg_D_reg[AEPuYBp_D][14]\(9),
      I4 => \out\(3),
      I5 => \ShiftReg_DP[9]_i_12_n_0\,
      O => \ShiftReg_DP[9]_i_4_n_0\
    );
\ShiftReg_DP[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PrBp_D][14]\(9),
      I1 => \out\(17),
      I2 => \BiasConfigReg_D_reg[PrSFBp_D][14]\(9),
      I3 => \out\(16),
      O => \ShiftReg_DP[9]_i_5_n_0\
    );
\ShiftReg_DP[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[OffBn_D][14]\(9),
      I1 => \out\(18),
      I2 => \BiasConfigReg_D_reg[OnBn_D][14]\(9),
      I3 => \out\(19),
      O => \ShiftReg_DP[9]_i_6_n_0\
    );
\ShiftReg_DP[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[PixInvBn_D][14]\(9),
      I1 => \out\(21),
      I2 => \out\(25),
      I3 => \BiasConfigReg_D_reg[IFRefrBn_D][14]\(9),
      I4 => \out\(24),
      I5 => \BiasConfigReg_D_reg[IFThrBn_D][14]\(9),
      O => \ShiftReg_DP[9]_i_7_n_0\
    );
\ShiftReg_DP[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[DiffBn_D][14]\(9),
      I1 => \out\(20),
      I2 => \out\(23),
      I3 => \BiasConfigReg_D_reg[LocalBufBn_D][14]\(9),
      I4 => \out\(22),
      I5 => \BiasConfigReg_D_reg[PadFollBn_D][14]\(9),
      O => \ShiftReg_DP[9]_i_8_n_0\
    );
\ShiftReg_DP[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(9),
      I1 => \out\(9),
      I2 => \BiasConfigReg_D_reg[AdcCompBp_D][14]\(9),
      I3 => \out\(8),
      O => \ShiftReg_DP[9]_i_9_n_0\
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => D(0),
      Q => \ShiftReg_DP_reg_n_0_[0]\
    );
\ShiftReg_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(10),
      Q => \ShiftReg_DP_reg_n_0_[10]\
    );
\ShiftReg_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(11),
      Q => \ShiftReg_DP_reg_n_0_[11]\
    );
\ShiftReg_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(12),
      Q => \ShiftReg_DP_reg_n_0_[12]\
    );
\ShiftReg_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(13),
      Q => \ShiftReg_DP_reg_n_0_[13]\
    );
\ShiftReg_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(14),
      Q => \ShiftReg_DP_reg_n_0_[14]\
    );
\ShiftReg_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(15),
      Q => ChipBiasBitIn_DO_reg(0)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(1),
      Q => \ShiftReg_DP_reg_n_0_[1]\
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(2),
      Q => \ShiftReg_DP_reg_n_0_[2]\
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(3),
      Q => \ShiftReg_DP_reg_n_0_[3]\
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(4),
      Q => \ShiftReg_DP_reg_n_0_[4]\
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(5),
      Q => \ShiftReg_DP_reg_n_0_[5]\
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(6),
      Q => \ShiftReg_DP_reg_n_0_[6]\
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(7),
      Q => \ShiftReg_DP_reg_n_0_[7]\
    );
\ShiftReg_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(8),
      Q => \ShiftReg_DP_reg_n_0_[8]\
    );
\ShiftReg_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => ShiftReg_DN(9),
      Q => \ShiftReg_DP_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\ is
  port (
    ChipBiasBitInReg_D : out STD_LOGIC;
    \ShiftReg_DP_reg[55]_0\ : out STD_LOGIC_VECTOR ( 54 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ShiftReg_DP_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\ : entity is "ShiftRegister";
end \brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\ is
  signal ChipSROutput_D : STD_LOGIC_VECTOR ( 55 to 55 );
begin
ChipBiasBitIn_DO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ChipSROutput_D(55),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => \out\(2),
      I5 => \ShiftReg_DP_reg[15]_0\(0),
      O => ChipBiasBitInReg_D
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(0),
      Q => \ShiftReg_DP_reg[55]_0\(0)
    );
\ShiftReg_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(10),
      Q => \ShiftReg_DP_reg[55]_0\(10)
    );
\ShiftReg_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(11),
      Q => \ShiftReg_DP_reg[55]_0\(11)
    );
\ShiftReg_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(12),
      Q => \ShiftReg_DP_reg[55]_0\(12)
    );
\ShiftReg_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(13),
      Q => \ShiftReg_DP_reg[55]_0\(13)
    );
\ShiftReg_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(14),
      Q => \ShiftReg_DP_reg[55]_0\(14)
    );
\ShiftReg_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(15),
      Q => \ShiftReg_DP_reg[55]_0\(15)
    );
\ShiftReg_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(16),
      Q => \ShiftReg_DP_reg[55]_0\(16)
    );
\ShiftReg_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(17),
      Q => \ShiftReg_DP_reg[55]_0\(17)
    );
\ShiftReg_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(18),
      Q => \ShiftReg_DP_reg[55]_0\(18)
    );
\ShiftReg_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(19),
      Q => \ShiftReg_DP_reg[55]_0\(19)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(1),
      Q => \ShiftReg_DP_reg[55]_0\(1)
    );
\ShiftReg_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(20),
      Q => \ShiftReg_DP_reg[55]_0\(20)
    );
\ShiftReg_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(21),
      Q => \ShiftReg_DP_reg[55]_0\(21)
    );
\ShiftReg_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(22),
      Q => \ShiftReg_DP_reg[55]_0\(22)
    );
\ShiftReg_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(23),
      Q => \ShiftReg_DP_reg[55]_0\(23)
    );
\ShiftReg_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(24),
      Q => \ShiftReg_DP_reg[55]_0\(24)
    );
\ShiftReg_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(25),
      Q => \ShiftReg_DP_reg[55]_0\(25)
    );
\ShiftReg_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(26),
      Q => \ShiftReg_DP_reg[55]_0\(26)
    );
\ShiftReg_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(27),
      Q => \ShiftReg_DP_reg[55]_0\(27)
    );
\ShiftReg_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(28),
      Q => \ShiftReg_DP_reg[55]_0\(28)
    );
\ShiftReg_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(29),
      Q => \ShiftReg_DP_reg[55]_0\(29)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(2),
      Q => \ShiftReg_DP_reg[55]_0\(2)
    );
\ShiftReg_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(30),
      Q => \ShiftReg_DP_reg[55]_0\(30)
    );
\ShiftReg_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(31),
      Q => \ShiftReg_DP_reg[55]_0\(31)
    );
\ShiftReg_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(32),
      Q => \ShiftReg_DP_reg[55]_0\(32)
    );
\ShiftReg_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(33),
      Q => \ShiftReg_DP_reg[55]_0\(33)
    );
\ShiftReg_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(34),
      Q => \ShiftReg_DP_reg[55]_0\(34)
    );
\ShiftReg_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(35),
      Q => \ShiftReg_DP_reg[55]_0\(35)
    );
\ShiftReg_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(36),
      Q => \ShiftReg_DP_reg[55]_0\(36)
    );
\ShiftReg_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(37),
      Q => \ShiftReg_DP_reg[55]_0\(37)
    );
\ShiftReg_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(38),
      Q => \ShiftReg_DP_reg[55]_0\(38)
    );
\ShiftReg_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(39),
      Q => \ShiftReg_DP_reg[55]_0\(39)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(3),
      Q => \ShiftReg_DP_reg[55]_0\(3)
    );
\ShiftReg_DP_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(40),
      Q => \ShiftReg_DP_reg[55]_0\(40)
    );
\ShiftReg_DP_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(41),
      Q => \ShiftReg_DP_reg[55]_0\(41)
    );
\ShiftReg_DP_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(42),
      Q => \ShiftReg_DP_reg[55]_0\(42)
    );
\ShiftReg_DP_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(43),
      Q => \ShiftReg_DP_reg[55]_0\(43)
    );
\ShiftReg_DP_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(44),
      Q => \ShiftReg_DP_reg[55]_0\(44)
    );
\ShiftReg_DP_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(45),
      Q => \ShiftReg_DP_reg[55]_0\(45)
    );
\ShiftReg_DP_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(46),
      Q => \ShiftReg_DP_reg[55]_0\(46)
    );
\ShiftReg_DP_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(47),
      Q => \ShiftReg_DP_reg[55]_0\(47)
    );
\ShiftReg_DP_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(48),
      Q => \ShiftReg_DP_reg[55]_0\(48)
    );
\ShiftReg_DP_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(49),
      Q => \ShiftReg_DP_reg[55]_0\(49)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(4),
      Q => \ShiftReg_DP_reg[55]_0\(4)
    );
\ShiftReg_DP_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(50),
      Q => \ShiftReg_DP_reg[55]_0\(50)
    );
\ShiftReg_DP_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(51),
      Q => \ShiftReg_DP_reg[55]_0\(51)
    );
\ShiftReg_DP_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(52),
      Q => \ShiftReg_DP_reg[55]_0\(52)
    );
\ShiftReg_DP_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(53),
      Q => \ShiftReg_DP_reg[55]_0\(53)
    );
\ShiftReg_DP_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(54),
      Q => \ShiftReg_DP_reg[55]_0\(54)
    );
\ShiftReg_DP_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(55),
      Q => ChipSROutput_D(55)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(5),
      Q => \ShiftReg_DP_reg[55]_0\(5)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(6),
      Q => \ShiftReg_DP_reg[55]_0\(6)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(7),
      Q => \ShiftReg_DP_reg[55]_0\(7)
    );
\ShiftReg_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(8),
      Q => \ShiftReg_DP_reg[55]_0\(8)
    );
\ShiftReg_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(9),
      Q => \ShiftReg_DP_reg[55]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister is
  port (
    O203 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DeviceIsMaster_SO : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => DeviceIsMaster_SO,
      Q => O203(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_0 is
  port (
    Output_SO : out STD_LOGIC;
    O203 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_0 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_0;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_0 is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => O203(0),
      Q => Output_SO
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_11 is
  port (
    PixelFilterOutValidReg_S : out STD_LOGIC;
    RowOnlyFilterInValidReg_S : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_11 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_11;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_11 is
  signal \^pixelfilteroutvalidreg_s\ : STD_LOGIC;
begin
  PixelFilterOutValidReg_S <= \^pixelfilteroutvalidreg_s\;
\Output_SO[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pixelfilteroutvalidreg_s\,
      I1 => D(0),
      O => RowOnlyFilterInValidReg_S
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => E(0),
      Q => \^pixelfilteroutvalidreg_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_14 is
  port (
    ROIFilterOutValidReg_S : out STD_LOGIC;
    \Output_SO_reg[7]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_14 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_14;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_14 is
  signal \^roifilteroutvalidreg_s\ : STD_LOGIC;
begin
  ROIFilterOutValidReg_S <= \^roifilteroutvalidreg_s\;
\Output_SO[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^roifilteroutvalidreg_s\,
      I1 => Q(0),
      O => \Output_SO_reg[7]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => E(0),
      Q => \^roifilteroutvalidreg_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_16 is
  port (
    \FifoControl_SI[WriteSide][Write_S]\ : out STD_LOGIC;
    RowOnlyFilterInValidReg_S : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PixelFilterOutValidReg_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_16 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_16;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_16 is
  signal RowOnlyFilterOutValidReg_S : STD_LOGIC;
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => RowOnlyFilterInValidReg_S,
      Q => RowOnlyFilterOutValidReg_S
    );
\bl.fifo_18_inst_bl.fifo_18_bl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => RowOnlyFilterOutValidReg_S,
      I1 => Q(0),
      I2 => \Output_SO_reg[13]\(0),
      I3 => PixelFilterOutValidReg_S,
      O => \FifoControl_SI[WriteSide][Write_S]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_18 is
  port (
    \Count_DP_reg[0]\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_18 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_18;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_18 is
  signal StatisticsEventsColumn_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsColumn_SP,
      I1 => DI(0),
      O => \Count_DP_reg[0]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => StatisticsEventsColumn_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_20 is
  port (
    \Count_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_20 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_20;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_20 is
  signal StatisticsEventsDropped_SN : STD_LOGIC;
  signal StatisticsEventsDropped_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsDropped_SP,
      I1 => DI(0),
      O => \Count_DP_reg[0]\
    );
\Output_SO[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      I1 => DI(0),
      I2 => \out\(2),
      I3 => DVSAERReq_ABI,
      I4 => \out\(1),
      I5 => \out\(0),
      O => StatisticsEventsDropped_SN
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => StatisticsEventsDropped_SN,
      Q => StatisticsEventsDropped_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_22 is
  port (
    \Count_DP_reg[0]\ : out STD_LOGIC;
    StatisticsEventsRow_SN : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_22 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_22;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_22 is
  signal StatisticsEventsRow_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsRow_SP,
      I1 => DI(0),
      O => \Count_DP_reg[0]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => StatisticsEventsRow_SN,
      Q => StatisticsEventsRow_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_24 is
  port (
    \Count_DP_reg[0]\ : out STD_LOGIC;
    StatisticsFilteredPixels_SN : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_24 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_24;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_24 is
  signal \Output_SO_reg_n_0_[0]\ : STD_LOGIC;
begin
\Count_DP[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[0]\,
      I1 => DI(0),
      O => \Count_DP_reg[0]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => StatisticsFilteredPixels_SN,
      Q => \Output_SO_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_6 is
  port (
    \State_DP_reg[0]\ : out STD_LOGIC;
    BooleanToStdLogic : out STD_LOGIC;
    Memory_SP_reg : out STD_LOGIC;
    Overflow_S : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \State_DP_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]\ : in STD_LOGIC;
    TimestampResetBuffer_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_6 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_6;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_6 is
  signal \Output_SO[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_5__0_n_0\ : STD_LOGIC;
  signal TimestampOverflowBufferOverflow_S : STD_LOGIC;
begin
Memory_SP_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFA"
    )
        port map (
      I0 => TimestampOverflowBufferOverflow_S,
      I1 => \State_DP_reg[1]\,
      I2 => \FSM_sequential_State_DP_reg[0]\,
      I3 => TimestampResetBuffer_S,
      O => Memory_SP_reg
    );
\Output_SO[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \State_DP_reg[3]\(0),
      I1 => \State_DP_reg[3]\(1),
      O => \State_DP_reg[0]\
    );
\Output_SO[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Output_SO[0]_i_4__0_n_0\,
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(9),
      I4 => Q(8),
      I5 => \Output_SO[0]_i_5__0_n_0\,
      O => BooleanToStdLogic
    );
\Output_SO[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      O => \Output_SO[0]_i_4__0_n_0\
    );
\Output_SO[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \Output_SO[0]_i_5__0_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Overflow_S,
      Q => TimestampOverflowBufferOverflow_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_7 is
  port (
    \Count_DP_reg[11]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[0]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[1]\ : out STD_LOGIC;
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    BooleanToStdLogic_1 : out STD_LOGIC;
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    Overflow_S : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    FifoData_DO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[4]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \Count_DP_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    HighestTimestampSent_SN0 : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    State_DN1 : in STD_LOGIC;
    TimestampChanged_S : in STD_LOGIC;
    \State_DP_reg[4]_1\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC;
    BooleanToStdLogic : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    HighestTimestampSent_SN6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_7 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_7;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_7 is
  signal AERSMOutFifoWrite_SO_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^booleantostdlogic_1\ : STD_LOGIC;
  signal \^count_dp_reg[11]\ : STD_LOGIC;
  signal HighestTimestampSent_SP_i_2_n_0 : STD_LOGIC;
  signal \Output_SO[0]_i_5_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_6_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_7_n_0\ : STD_LOGIC;
  signal \^output_so_reg[0]_0\ : STD_LOGIC;
  signal Overflow_S_0 : STD_LOGIC;
  signal TimestampOverflowBufferClear_S : STD_LOGIC;
begin
  BooleanToStdLogic_1 <= \^booleantostdlogic_1\;
  \Count_DP_reg[11]\ <= \^count_dp_reg[11]\;
  \Output_SO_reg[0]_0\ <= \^output_so_reg[0]_0\;
\AERSMOutFifoData_DO[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F888888888"
    )
        port map (
      I0 => FifoData_DO(0),
      I1 => \State_DP_reg[4]\,
      I2 => \State_DP_reg[1]\,
      I3 => \^count_dp_reg[11]\,
      I4 => \State_DP_reg[1]_0\,
      I5 => \Count_DP_reg[0]\(0),
      O => \AERSMOutFifoData_DO[0]\
    );
\AERSMOutFifoData_DO[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^count_dp_reg[11]\,
      I1 => \State_DP_reg[4]_0\(0),
      I2 => \State_DP_reg[4]_0\(4),
      I3 => \State_DP_reg[4]_0\(3),
      I4 => \State_DP_reg[4]_0\(2),
      I5 => \State_DP_reg[4]_0\(1),
      O => \AERSMOutFifoData_DO[1]\
    );
AERSMOutFifoWrite_SO_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEEAAAA"
    )
        port map (
      I0 => AERSMOutFifoWrite_SO_INST_0_i_1_n_0,
      I1 => HighestTimestampSent_SN0,
      I2 => HighestTimestampSent_SP,
      I3 => State_DN1,
      I4 => TimestampChanged_S,
      I5 => \State_DP_reg[4]_1\,
      O => AERSMOutFifoWrite_SO
    );
AERSMOutFifoWrite_SO_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EF000000EF0010"
    )
        port map (
      I0 => \State_DP_reg[4]_0\(3),
      I1 => \State_DP_reg[4]_0\(2),
      I2 => \State_DP_reg[4]_0\(1),
      I3 => \State_DP_reg[4]_0\(4),
      I4 => \State_DP_reg[4]_0\(0),
      I5 => \^count_dp_reg[11]\,
      O => AERSMOutFifoWrite_SO_INST_0_i_1_n_0
    );
\Count_DP[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000102"
    )
        port map (
      I0 => \State_DP_reg[4]_0\(1),
      I1 => \State_DP_reg[4]_0\(2),
      I2 => \State_DP_reg[4]_0\(3),
      I3 => \State_DP_reg[4]_0\(0),
      I4 => \State_DP_reg[4]_0\(4),
      I5 => \^count_dp_reg[11]\,
      O => E(0)
    );
HighestTimestampSent_SP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFBAAAA0008"
    )
        port map (
      I0 => HighestTimestampSent_SP_i_2_n_0,
      I1 => HighestTimestampSent_SN6_out,
      I2 => \State_DP_reg[2]\,
      I3 => \State_DP_reg[4]_1\,
      I4 => TimestampOverflowBufferClear_S,
      I5 => HighestTimestampSent_SP,
      O => HighestTimestampSent_SP_reg
    );
HighestTimestampSent_SP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => HighestTimestampSent_SN0,
      I1 => \State_DP_reg[4]_0\(0),
      I2 => \State_DP_reg[4]_0\(1),
      I3 => \^count_dp_reg[11]\,
      O => HighestTimestampSent_SP_i_2_n_0
    );
HighestTimestampSent_SP_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000030"
    )
        port map (
      I0 => \^count_dp_reg[11]\,
      I1 => \State_DP_reg[4]_0\(4),
      I2 => \State_DP_reg[4]_0\(0),
      I3 => \State_DP_reg[4]_0\(3),
      I4 => \State_DP_reg[4]_0\(2),
      I5 => \State_DP_reg[4]_0\(1),
      O => TimestampOverflowBufferClear_S
    );
\Output_SO[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^booleantostdlogic_1\,
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      I2 => \^output_so_reg[0]_0\,
      I3 => \SyncSignalSyncFF_S_reg[0]\,
      O => Overflow_S_0
    );
\Output_SO[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000000"
    )
        port map (
      I0 => \^count_dp_reg[11]\,
      I1 => \State_DP_reg[4]_0\(4),
      I2 => \State_DP_reg[4]_0\(0),
      I3 => \State_DP_reg[2]\,
      I4 => \State_DP_reg[4]_0\(1),
      I5 => BooleanToStdLogic,
      O => Overflow_S
    );
\Output_SO[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Output_SO[0]_i_5_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \Output_SO[0]_i_6_n_0\,
      I5 => \Output_SO[0]_i_7_n_0\,
      O => \^booleantostdlogic_1\
    );
\Output_SO[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \State_DP_reg[4]_0\(1),
      I1 => \State_DP_reg[4]_0\(2),
      I2 => \State_DP_reg[4]_0\(3),
      I3 => \State_DP_reg[4]_0\(0),
      I4 => \State_DP_reg[4]_0\(4),
      O => \^output_so_reg[0]_0\
    );
\Output_SO[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      O => \Output_SO[0]_i_5_n_0\
    );
\Output_SO[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(8),
      I3 => Q(7),
      O => \Output_SO[0]_i_6_n_0\
    );
\Output_SO[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      I2 => Q(12),
      I3 => Q(11),
      O => \Output_SO[0]_i_7_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Overflow_S_0,
      Q => \^count_dp_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_9 is
  port (
    DVSEventOutValidReg_S : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_9 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_9;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_9 is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => E(0),
      Q => DVSEventOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[7]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Output_SO_reg[1]_0\ : out STD_LOGIC;
    \Output_SO_reg[2]_0\ : out STD_LOGIC;
    \Output_SO_reg[3]_0\ : out STD_LOGIC;
    \Output_SO_reg[4]_0\ : out STD_LOGIC;
    \Output_SO_reg[5]_0\ : out STD_LOGIC;
    \Output_SO_reg[6]_0\ : out STD_LOGIC;
    \Output_SO_reg[7]_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Count_DP_reg[2]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DVSEventOutValidReg_S : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Output_SO : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ is
  signal BOOL122_in : STD_LOGIC;
  signal BOOL124_in : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DVSEventDataReg_D : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \Output_SO[13]_i_17__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_26__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_27__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_28__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_29__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_30__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_31__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_32__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_33__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_34__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_35__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_36__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_37__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_38_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_39_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_40_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_7_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_16_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_16_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_16_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_16_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6__0_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6__0_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6__0_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Output_SO_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Output_SO_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Output_SO[1]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Output_SO[2]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Output_SO[3]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Output_SO[4]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Output_SO[5]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Output_SO[6]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Output_SO[7]_i_1__1\ : label is "soft_lutpair45";
begin
  D(0) <= \^d\(0);
  Q(10 downto 0) <= \^q\(10 downto 0);
\Output_SO[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(0),
      I1 => \^q\(10),
      I2 => \^q\(0),
      O => \Output_SO_reg[0]_0\
    );
\Output_SO[13]_i_17__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \Output_SO[13]_i_17__0_n_0\
    );
\Output_SO[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222222222222222"
    )
        port map (
      I0 => DVSEventOutValidReg_S,
      I1 => \^q\(10),
      I2 => BOOL122_in,
      I3 => CO(0),
      I4 => BOOL124_in,
      I5 => \Output_SO_reg[6]_1\(0),
      O => E(0)
    );
\Output_SO[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      O => \^d\(0)
    );
\Output_SO[13]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \Output_SO[13]_i_26__0_n_0\
    );
\Output_SO[13]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \Output_SO[13]_i_27__0_n_0\
    );
\Output_SO[13]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \Output_SO[13]_i_28__0_n_0\
    );
\Output_SO[13]_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \Output_SO[13]_i_29__0_n_0\
    );
\Output_SO[13]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \Output_SO[13]_i_30__0_n_0\
    );
\Output_SO[13]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \Output_SO[13]_i_31__0_n_0\
    );
\Output_SO[13]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \Output_SO[13]_i_32__0_n_0\
    );
\Output_SO[13]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \Output_SO[13]_i_33__0_n_0\
    );
\Output_SO[13]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \Output_SO[13]_i_34__0_n_0\
    );
\Output_SO[13]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \Output_SO[13]_i_35__0_n_0\
    );
\Output_SO[13]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \Output_SO[13]_i_36__0_n_0\
    );
\Output_SO[13]_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \Output_SO[13]_i_37__0_n_0\
    );
\Output_SO[13]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \Output_SO[13]_i_38_n_0\
    );
\Output_SO[13]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \Output_SO[13]_i_39_n_0\
    );
\Output_SO[13]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \Output_SO[13]_i_40_n_0\
    );
\Output_SO[13]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \Output_SO[13]_i_7_n_0\
    );
\Output_SO[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(1),
      I1 => \^q\(10),
      I2 => \^q\(1),
      O => \Output_SO_reg[1]_0\
    );
\Output_SO[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(2),
      I1 => \^q\(10),
      I2 => \^q\(2),
      O => \Output_SO_reg[2]_0\
    );
\Output_SO[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(3),
      I1 => \^q\(10),
      I2 => \^q\(3),
      O => \Output_SO_reg[3]_0\
    );
\Output_SO[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(4),
      I1 => \^q\(10),
      I2 => \^q\(4),
      O => \Output_SO_reg[4]_0\
    );
\Output_SO[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(5),
      I1 => \^q\(10),
      I2 => \^q\(5),
      O => \Output_SO_reg[5]_0\
    );
\Output_SO[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(6),
      I1 => \^q\(10),
      I2 => \^q\(6),
      O => \Output_SO_reg[6]_0\
    );
\Output_SO[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(7),
      I1 => \^q\(10),
      I2 => \^q\(7),
      O => \Output_SO_reg[7]_1\
    );
\Output_SO[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => DVSAERData_AI(1),
      I1 => DVSAERData_AI(0),
      I2 => DVSAERData_AI(2),
      O => \Output_SO_reg[7]_0\
    );
\Output_SO[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400004"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => DVSAERData_AI(4),
      I3 => DVSAERData_AI(3),
      I4 => DVSAERData_AI(5),
      O => DVSEventDataReg_D(8)
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(0),
      Q => \^q\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(8),
      Q => \^q\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \^d\(0),
      Q => \^q\(10)
    );
\Output_SO_reg[13]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Output_SO_reg[13]_i_16_n_0\,
      CO(2) => \Output_SO_reg[13]_i_16_n_1\,
      CO(1) => \Output_SO_reg[13]_i_16_n_2\,
      CO(0) => \Output_SO_reg[13]_i_16_n_3\,
      CYINIT => '1',
      DI(3) => \Output_SO[13]_i_33__0_n_0\,
      DI(2) => \Output_SO[13]_i_34__0_n_0\,
      DI(1) => \Output_SO[13]_i_35__0_n_0\,
      DI(0) => \Output_SO[13]_i_36__0_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \Output_SO[13]_i_37__0_n_0\,
      S(2) => \Output_SO[13]_i_38_n_0\,
      S(1) => \Output_SO[13]_i_39_n_0\,
      S(0) => \Output_SO[13]_i_40_n_0\
    );
\Output_SO_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Output_SO_reg[13]_i_6__0_n_0\,
      CO(3 downto 1) => \NLW_Output_SO_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BOOL122_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Output_SO[13]_i_7_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \^q\(8)
    );
\Output_SO_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Output_SO_reg[13]_i_16_n_0\,
      CO(3 downto 1) => \NLW_Output_SO_reg[13]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BOOL124_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(8),
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Output_SO[13]_i_17__0_n_0\
    );
\Output_SO_reg[13]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Output_SO_reg[13]_i_6__0_n_0\,
      CO(2) => \Output_SO_reg[13]_i_6__0_n_1\,
      CO(1) => \Output_SO_reg[13]_i_6__0_n_2\,
      CO(0) => \Output_SO_reg[13]_i_6__0_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \Output_SO[13]_i_26__0_n_0\,
      DI(1) => \Output_SO[13]_i_27__0_n_0\,
      DI(0) => \Output_SO[13]_i_28__0_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Output_SO[13]_i_29__0_n_0\,
      S(2) => \Output_SO[13]_i_30__0_n_0\,
      S(1) => \Output_SO[13]_i_31__0_n_0\,
      S(0) => \Output_SO[13]_i_32__0_n_0\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Count_DP_reg[2]\(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => DVSEventDataReg_D(8),
      Q => \^q\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[13]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(0),
      Q => Q(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(9),
      Q => Q(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(10),
      Q => Q(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(1),
      Q => Q(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(2),
      Q => Q(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(3),
      Q => Q(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(4),
      Q => Q(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(5),
      Q => Q(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(6),
      Q => Q(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(7),
      Q => Q(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[13]_0\(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    StatisticsFilteredPixels_SN : out STD_LOGIC;
    \Output_SO_reg[2]_0\ : in STD_LOGIC;
    ROIFilterOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\ is
  signal \Output_SO[13]_i_14_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_15_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_16_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_17_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_18_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_19_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_20_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_21_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_22_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_23_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_24_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_25_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_26_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_27_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_28_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_29_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_30_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_31_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_32_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_33_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_34_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_35_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_36_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_37_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_3_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_4_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_10_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_10_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_10_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_11_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_11_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_11_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_13_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_13_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_13_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_7_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_7_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_7_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_8_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_8_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_8_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Output_SO[13]_i_1__0\ : label is "soft_lutpair46";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\Output_SO[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => \^q\(10),
      I1 => ROIFilterOutValidReg_S,
      I2 => \Output_SO[13]_i_4_n_0\,
      I3 => \Output_SO[13]_i_3_n_0\,
      I4 => \Output_SO_reg[2]_0\,
      O => StatisticsFilteredPixels_SN
    );
\Output_SO[13]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_14_n_0\
    );
\Output_SO[13]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_15_n_0\
    );
\Output_SO[13]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_16_n_0\
    );
\Output_SO[13]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_17_n_0\
    );
\Output_SO[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_18_n_0\
    );
\Output_SO[13]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_19_n_0\
    );
\Output_SO[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB00FF00"
    )
        port map (
      I0 => \Output_SO_reg[2]_0\,
      I1 => \Output_SO[13]_i_3_n_0\,
      I2 => \Output_SO[13]_i_4_n_0\,
      I3 => ROIFilterOutValidReg_S,
      I4 => \^q\(10),
      O => E(0)
    );
\Output_SO[13]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_20_n_0\
    );
\Output_SO[13]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_21_n_0\
    );
\Output_SO[13]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_22_n_0\
    );
\Output_SO[13]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_23_n_0\
    );
\Output_SO[13]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_24_n_0\
    );
\Output_SO[13]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_25_n_0\
    );
\Output_SO[13]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_26_n_0\
    );
\Output_SO[13]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_27_n_0\
    );
\Output_SO[13]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_28_n_0\
    );
\Output_SO[13]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_29_n_0\
    );
\Output_SO[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Output_SO_reg[13]_i_6_n_1\,
      I1 => \Output_SO_reg[13]_i_7_n_1\,
      I2 => \Output_SO_reg[13]_i_8_n_1\,
      I3 => \Output_SO_reg[13]_i_9_n_1\,
      O => \Output_SO[13]_i_3_n_0\
    );
\Output_SO[13]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_30_n_0\
    );
\Output_SO[13]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_31_n_0\
    );
\Output_SO[13]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_32_n_0\
    );
\Output_SO[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_33_n_0\
    );
\Output_SO[13]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_34_n_0\
    );
\Output_SO[13]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_35_n_0\
    );
\Output_SO[13]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_36_n_0\
    );
\Output_SO[13]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_37_n_0\
    );
\Output_SO[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Output_SO_reg[13]_i_10_n_1\,
      I1 => \Output_SO_reg[13]_i_11_n_1\,
      I2 => \Output_SO_reg[13]_i_12_n_1\,
      I3 => \Output_SO_reg[13]_i_13_n_1\,
      O => \Output_SO[13]_i_4_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(0),
      Q => \^q\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(9),
      Q => \^q\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(10),
      Q => \^q\(10)
    );
\Output_SO_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_10_n_1\,
      CO(1) => \Output_SO_reg[13]_i_10_n_2\,
      CO(0) => \Output_SO_reg[13]_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_26_n_0\,
      S(1) => \Output_SO[13]_i_27_n_0\,
      S(0) => \Output_SO[13]_i_28_n_0\
    );
\Output_SO_reg[13]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_11_n_1\,
      CO(1) => \Output_SO_reg[13]_i_11_n_2\,
      CO(0) => \Output_SO_reg[13]_i_11_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_29_n_0\,
      S(1) => \Output_SO[13]_i_30_n_0\,
      S(0) => \Output_SO[13]_i_31_n_0\
    );
\Output_SO_reg[13]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_12_n_1\,
      CO(1) => \Output_SO_reg[13]_i_12_n_2\,
      CO(0) => \Output_SO_reg[13]_i_12_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_32_n_0\,
      S(1) => \Output_SO[13]_i_33_n_0\,
      S(0) => \Output_SO[13]_i_34_n_0\
    );
\Output_SO_reg[13]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_13_n_1\,
      CO(1) => \Output_SO_reg[13]_i_13_n_2\,
      CO(0) => \Output_SO_reg[13]_i_13_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_35_n_0\,
      S(1) => \Output_SO[13]_i_36_n_0\,
      S(0) => \Output_SO[13]_i_37_n_0\
    );
\Output_SO_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_6_n_1\,
      CO(1) => \Output_SO_reg[13]_i_6_n_2\,
      CO(0) => \Output_SO_reg[13]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_14_n_0\,
      S(1) => \Output_SO[13]_i_15_n_0\,
      S(0) => \Output_SO[13]_i_16_n_0\
    );
\Output_SO_reg[13]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_7_n_1\,
      CO(1) => \Output_SO_reg[13]_i_7_n_2\,
      CO(0) => \Output_SO_reg[13]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_17_n_0\,
      S(1) => \Output_SO[13]_i_18_n_0\,
      S(0) => \Output_SO[13]_i_19_n_0\
    );
\Output_SO_reg[13]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_8_n_1\,
      CO(1) => \Output_SO_reg[13]_i_8_n_2\,
      CO(0) => \Output_SO_reg[13]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_20_n_0\,
      S(1) => \Output_SO[13]_i_21_n_0\,
      S(0) => \Output_SO[13]_i_22_n_0\
    );
\Output_SO_reg[13]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_9_n_1\,
      CO(1) => \Output_SO_reg[13]_i_9_n_2\,
      CO(0) => \Output_SO_reg[13]_i_9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_23_n_0\,
      S(1) => \Output_SO[13]_i_24_n_0\,
      S(0) => \Output_SO[13]_i_25_n_0\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(8),
      Q => \^q\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_15\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_15\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_15\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(0),
      Q => Q(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(9),
      Q => Q(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(10),
      Q => Q(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(1),
      Q => Q(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(2),
      Q => Q(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(3),
      Q => Q(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(4),
      Q => Q(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(5),
      Q => Q(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(6),
      Q => Q(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(7),
      Q => Q(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ is
  port (
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Output_SO_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ is
  signal \Output_SO[13]_i_5_n_0\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[0]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[1]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[2]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[3]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[4]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[5]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[6]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[7]\ : STD_LOGIC;
begin
\Output_SO[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[2]\,
      I1 => \Output_SO_reg_n_0_[3]\,
      I2 => \Output_SO_reg_n_0_[0]\,
      I3 => \Output_SO_reg_n_0_[1]\,
      I4 => \Output_SO[13]_i_5_n_0\,
      O => \Output_SO_reg[0]_0\
    );
\Output_SO[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[5]\,
      I1 => \Output_SO_reg_n_0_[4]\,
      I2 => \Output_SO_reg_n_0_[7]\,
      I3 => \Output_SO_reg_n_0_[6]\,
      O => \Output_SO[13]_i_5_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => Q(0),
      Q => \Output_SO_reg_n_0_[0]\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => Q(1),
      Q => \Output_SO_reg_n_0_[1]\
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => Q(2),
      Q => \Output_SO_reg_n_0_[2]\
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => Q(3),
      Q => \Output_SO_reg_n_0_[3]\
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => Q(4),
      Q => \Output_SO_reg_n_0_[4]\
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => Q(5),
      Q => \Output_SO_reg_n_0_[5]\
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => Q(6),
      Q => \Output_SO_reg_n_0_[6]\
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => Q(7),
      Q => \Output_SO_reg_n_0_[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_13\ is
  port (
    Output_SO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DVSEventOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[7]_0\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_0\ : in STD_LOGIC;
    \Output_SO_reg[5]_0\ : in STD_LOGIC;
    \Output_SO_reg[4]_0\ : in STD_LOGIC;
    \Output_SO_reg[3]_0\ : in STD_LOGIC;
    \Output_SO_reg[2]_0\ : in STD_LOGIC;
    \Output_SO_reg[1]_0\ : in STD_LOGIC;
    \Output_SO_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_13\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_13\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_13\ is
  signal \^output_so\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Output_SO[13]_i_10_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_11_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_12_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_13_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_14__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_15__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_18__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_19__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_20__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_21__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_22__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_23__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_24__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_25__0_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_8_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_9_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_5_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_5_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_5_n_3\ : STD_LOGIC;
  signal \NLW_Output_SO_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Output_SO(7 downto 0) <= \^output_so\(7 downto 0);
\Output_SO[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^output_so\(2),
      I1 => \^output_so\(3),
      O => \Output_SO[13]_i_10_n_0\
    );
\Output_SO[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^output_so\(0),
      I1 => \^output_so\(1),
      O => \Output_SO[13]_i_11_n_0\
    );
\Output_SO[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^output_so\(6),
      I1 => \^output_so\(7),
      O => \Output_SO[13]_i_12_n_0\
    );
\Output_SO[13]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^output_so\(5),
      I1 => \^output_so\(4),
      O => \Output_SO[13]_i_13_n_0\
    );
\Output_SO[13]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^output_so\(2),
      I1 => \^output_so\(3),
      O => \Output_SO[13]_i_14__0_n_0\
    );
\Output_SO[13]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^output_so\(0),
      I1 => \^output_so\(1),
      O => \Output_SO[13]_i_15__0_n_0\
    );
\Output_SO[13]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^output_so\(6),
      I1 => \^output_so\(7),
      O => \Output_SO[13]_i_18__0_n_0\
    );
\Output_SO[13]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^output_so\(4),
      I1 => \^output_so\(5),
      O => \Output_SO[13]_i_19__0_n_0\
    );
\Output_SO[13]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^output_so\(2),
      I1 => \^output_so\(3),
      O => \Output_SO[13]_i_20__0_n_0\
    );
\Output_SO[13]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^output_so\(0),
      I1 => \^output_so\(1),
      O => \Output_SO[13]_i_21__0_n_0\
    );
\Output_SO[13]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(6),
      I1 => \^output_so\(7),
      O => \Output_SO[13]_i_22__0_n_0\
    );
\Output_SO[13]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(4),
      I1 => \^output_so\(5),
      O => \Output_SO[13]_i_23__0_n_0\
    );
\Output_SO[13]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(2),
      I1 => \^output_so\(3),
      O => \Output_SO[13]_i_24__0_n_0\
    );
\Output_SO[13]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(0),
      I1 => \^output_so\(1),
      O => \Output_SO[13]_i_25__0_n_0\
    );
\Output_SO[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^output_so\(6),
      I1 => \^output_so\(7),
      O => \Output_SO[13]_i_8_n_0\
    );
\Output_SO[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(5),
      O => \Output_SO[13]_i_9_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[0]_1\,
      Q => \^output_so\(0)
    );
\Output_SO_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \Output_SO_reg[13]_i_3_n_1\,
      CO(1) => \Output_SO_reg[13]_i_3_n_2\,
      CO(0) => \Output_SO_reg[13]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \Output_SO[13]_i_8_n_0\,
      DI(2) => \Output_SO[13]_i_9_n_0\,
      DI(1) => \Output_SO[13]_i_10_n_0\,
      DI(0) => \Output_SO[13]_i_11_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \Output_SO[13]_i_12_n_0\,
      S(2) => \Output_SO[13]_i_13_n_0\,
      S(1) => \Output_SO[13]_i_14__0_n_0\,
      S(0) => \Output_SO[13]_i_15__0_n_0\
    );
\Output_SO_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Output_SO_reg[0]_0\(0),
      CO(2) => \Output_SO_reg[13]_i_5_n_1\,
      CO(1) => \Output_SO_reg[13]_i_5_n_2\,
      CO(0) => \Output_SO_reg[13]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => \Output_SO[13]_i_18__0_n_0\,
      DI(2) => \Output_SO[13]_i_19__0_n_0\,
      DI(1) => \Output_SO[13]_i_20__0_n_0\,
      DI(0) => \Output_SO[13]_i_21__0_n_0\,
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \Output_SO[13]_i_22__0_n_0\,
      S(2) => \Output_SO[13]_i_23__0_n_0\,
      S(1) => \Output_SO[13]_i_24__0_n_0\,
      S(0) => \Output_SO[13]_i_25__0_n_0\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[1]_0\,
      Q => \^output_so\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[2]_0\,
      Q => \^output_so\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[3]_0\,
      Q => \^output_so\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[4]_0\,
      Q => \^output_so\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[5]_0\,
      Q => \^output_so\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[6]_0\,
      Q => \^output_so\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Output_SO_reg[7]_0\,
      Q => \^output_so\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_TimestampSynchronizer is
  port (
    SyncOutClock_CO : out STD_LOGIC;
    I162 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Memory_SP_reg : out STD_LOGIC;
    \Count_DP_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[14]_0\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    SyncReset_RO : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncInClockSync_CO : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    \State_DP_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_TimestampSynchronizer : entity is "TimestampSynchronizer";
end brd_testAERDVSSM_0_0_TimestampSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_TimestampSynchronizer is
  signal Confirm_DN : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Confirm_DP : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \Confirm_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP[12]_i_4_n_0\ : STD_LOGIC;
  signal \Confirm_DP[12]_i_5_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^count_dp_reg[14]_0\ : STD_LOGIC;
  signal \Counter_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[10]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[11]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[13]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_10_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_3_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_4_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_6_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_7_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_8_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_9_n_0\ : STD_LOGIC;
  signal \Counter_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[9]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \Counter_DP_reg[14]_i_5_n_3\ : STD_LOGIC;
  signal \Counter_DP_reg[14]_i_5_n_6\ : STD_LOGIC;
  signal \Counter_DP_reg[14]_i_5_n_7\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[10]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[11]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[12]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[13]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[14]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[6]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[7]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[8]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[9]\ : STD_LOGIC;
  signal DeviceIsMasterReg_S : STD_LOGIC;
  signal Divider_DN : STD_LOGIC;
  signal Divider_DP : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \Divider_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_9_n_0\ : STD_LOGIC;
  signal \State_DN__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal State_DP : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  signal SyncOutClockReg_C : STD_LOGIC;
  signal SyncOutClock_CO_i_2_n_0 : STD_LOGIC;
  signal SyncOutClock_CO_i_3_n_0 : STD_LOGIC;
  signal SyncOutClock_CO_i_4_n_0 : STD_LOGIC;
  signal \NLW_Confirm_DP_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Counter_DP_reg[14]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Counter_DP_reg[14]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Counter_DP[14]_i_10\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Divider_DP[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Divider_DP[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Divider_DP[3]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Divider_DP[5]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Divider_DP[6]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Divider_DP[6]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_11\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_13\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_8\ : label is "soft_lutpair63";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[2]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[2]\ : label is "yes";
begin
  \Count_DP_reg[14]_0\ <= \^count_dp_reg[14]_0\;
\Confirm_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => Confirm_DP(0),
      O => Confirm_DN(0)
    );
\Confirm_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[12]_i_3_n_6\,
      O => Confirm_DN(10)
    );
\Confirm_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[12]_i_3_n_5\,
      O => Confirm_DN(11)
    );
\Confirm_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[12]_i_3_n_4\,
      O => Confirm_DN(12)
    );
\Confirm_DP[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \Confirm_DP[12]_i_4_n_0\,
      I1 => Confirm_DP(2),
      I2 => Confirm_DP(3),
      I3 => Confirm_DP(8),
      I4 => Confirm_DP(11),
      I5 => \Confirm_DP[12]_i_5_n_0\,
      O => \Confirm_DP[12]_i_2_n_0\
    );
\Confirm_DP[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => Confirm_DP(1),
      I1 => Confirm_DP(0),
      I2 => Confirm_DP(9),
      I3 => Confirm_DP(10),
      O => \Confirm_DP[12]_i_4_n_0\
    );
\Confirm_DP[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => Confirm_DP(7),
      I1 => Confirm_DP(5),
      I2 => Confirm_DP(12),
      I3 => Confirm_DP(4),
      I4 => Confirm_DP(6),
      O => \Confirm_DP[12]_i_5_n_0\
    );
\Confirm_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[4]_i_2_n_7\,
      O => Confirm_DN(1)
    );
\Confirm_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[4]_i_2_n_6\,
      O => Confirm_DN(2)
    );
\Confirm_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[4]_i_2_n_5\,
      O => Confirm_DN(3)
    );
\Confirm_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[4]_i_2_n_4\,
      O => Confirm_DN(4)
    );
\Confirm_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[8]_i_2_n_7\,
      O => Confirm_DN(5)
    );
\Confirm_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[8]_i_2_n_6\,
      O => Confirm_DN(6)
    );
\Confirm_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[8]_i_2_n_5\,
      O => Confirm_DN(7)
    );
\Confirm_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[8]_i_2_n_4\,
      O => Confirm_DN(8)
    );
\Confirm_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => SyncInClockSync_CO,
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \Confirm_DP_reg[12]_i_3_n_7\,
      O => Confirm_DN(9)
    );
\Confirm_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(0),
      Q => Confirm_DP(0)
    );
\Confirm_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(10),
      Q => Confirm_DP(10)
    );
\Confirm_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(11),
      Q => Confirm_DP(11)
    );
\Confirm_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(12),
      Q => Confirm_DP(12)
    );
\Confirm_DP_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Confirm_DP_reg[8]_i_2_n_0\,
      CO(3) => \NLW_Confirm_DP_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \Confirm_DP_reg[12]_i_3_n_1\,
      CO(1) => \Confirm_DP_reg[12]_i_3_n_2\,
      CO(0) => \Confirm_DP_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[12]_i_3_n_4\,
      O(2) => \Confirm_DP_reg[12]_i_3_n_5\,
      O(1) => \Confirm_DP_reg[12]_i_3_n_6\,
      O(0) => \Confirm_DP_reg[12]_i_3_n_7\,
      S(3 downto 0) => Confirm_DP(12 downto 9)
    );
\Confirm_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(1),
      Q => Confirm_DP(1)
    );
\Confirm_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(2),
      Q => Confirm_DP(2)
    );
\Confirm_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(3),
      Q => Confirm_DP(3)
    );
\Confirm_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(4),
      Q => Confirm_DP(4)
    );
\Confirm_DP_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Confirm_DP_reg[4]_i_2_n_0\,
      CO(2) => \Confirm_DP_reg[4]_i_2_n_1\,
      CO(1) => \Confirm_DP_reg[4]_i_2_n_2\,
      CO(0) => \Confirm_DP_reg[4]_i_2_n_3\,
      CYINIT => Confirm_DP(0),
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[4]_i_2_n_4\,
      O(2) => \Confirm_DP_reg[4]_i_2_n_5\,
      O(1) => \Confirm_DP_reg[4]_i_2_n_6\,
      O(0) => \Confirm_DP_reg[4]_i_2_n_7\,
      S(3 downto 0) => Confirm_DP(4 downto 1)
    );
\Confirm_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(5),
      Q => Confirm_DP(5)
    );
\Confirm_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(6),
      Q => Confirm_DP(6)
    );
\Confirm_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(7),
      Q => Confirm_DP(7)
    );
\Confirm_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(8),
      Q => Confirm_DP(8)
    );
\Confirm_DP_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Confirm_DP_reg[4]_i_2_n_0\,
      CO(3) => \Confirm_DP_reg[8]_i_2_n_0\,
      CO(2) => \Confirm_DP_reg[8]_i_2_n_1\,
      CO(1) => \Confirm_DP_reg[8]_i_2_n_2\,
      CO(0) => \Confirm_DP_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[8]_i_2_n_4\,
      O(2) => \Confirm_DP_reg[8]_i_2_n_5\,
      O(1) => \Confirm_DP_reg[8]_i_2_n_6\,
      O(0) => \Confirm_DP_reg[8]_i_2_n_7\,
      S(3 downto 0) => Confirm_DP(8 downto 5)
    );
\Confirm_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => Confirm_DN(9),
      Q => Confirm_DP(9)
    );
\Count_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \^count_dp_reg[14]_0\,
      I2 => \State_DP_reg[4]\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \Count_DP_reg[14]\(0)
    );
\Counter_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0FFF02"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg_n_0_[0]\,
      O => \Counter_DP[0]_i_1_n_0\
    );
\Counter_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[12]_i_2_n_6\,
      O => \Counter_DP[10]_i_1_n_0\
    );
\Counter_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[12]_i_2_n_5\,
      O => \Counter_DP[11]_i_1_n_0\
    );
\Counter_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[12]_i_2_n_4\,
      O => \Counter_DP[12]_i_1_n_0\
    );
\Counter_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[14]_i_5_n_7\,
      O => \Counter_DP[13]_i_1_n_0\
    );
\Counter_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[14]_i_5_n_6\,
      O => \Counter_DP[14]_i_1_n_0\
    );
\Counter_DP[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[13]\,
      I1 => \Counter_DP_reg_n_0_[8]\,
      I2 => \Counter_DP_reg_n_0_[5]\,
      I3 => \Counter_DP_reg_n_0_[4]\,
      I4 => \Counter_DP_reg_n_0_[3]\,
      O => \Counter_DP[14]_i_10_n_0\
    );
\Counter_DP[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \Counter_DP[14]_i_6_n_0\,
      I1 => SyncInClockSync_CO,
      I2 => State_DP(1),
      I3 => \Counter_DP[14]_i_7_n_0\,
      O => \Counter_DP[14]_i_2_n_0\
    );
\Counter_DP[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B880000"
    )
        port map (
      I0 => SyncInClockSync_CO,
      I1 => State_DP(2),
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => \Counter_DP[14]_i_8_n_0\,
      O => \Counter_DP[14]_i_3_n_0\
    );
\Counter_DP[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880000F088000000"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      I1 => SyncInClockSync_CO,
      I2 => \Counter_DP[14]_i_6_n_0\,
      I3 => State_DP(1),
      I4 => State_DP(0),
      I5 => \Confirm_DP[12]_i_2_n_0\,
      O => \Counter_DP[14]_i_4_n_0\
    );
\Counter_DP[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_14_n_0\,
      I1 => \Counter_DP[14]_i_9_n_0\,
      I2 => \Counter_DP_reg_n_0_[6]\,
      I3 => \Counter_DP_reg_n_0_[12]\,
      I4 => \Counter_DP_reg_n_0_[14]\,
      I5 => \Counter_DP[14]_i_10_n_0\,
      O => \Counter_DP[14]_i_6_n_0\
    );
\Counter_DP[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_8_n_0\,
      I1 => \Counter_DP_reg_n_0_[13]\,
      I2 => \Counter_DP_reg_n_0_[5]\,
      I3 => \FSM_sequential_State_DP[2]_i_12_n_0\,
      I4 => \Counter_DP_reg_n_0_[3]\,
      I5 => \Counter_DP_reg_n_0_[4]\,
      O => \Counter_DP[14]_i_7_n_0\
    );
\Counter_DP[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_14_n_0\,
      I1 => \Counter_DP_reg_n_0_[12]\,
      I2 => \Counter_DP_reg_n_0_[8]\,
      I3 => \Counter_DP_reg_n_0_[14]\,
      I4 => \FSM_sequential_State_DP[2]_i_8_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_11_n_0\,
      O => \Counter_DP[14]_i_8_n_0\
    );
\Counter_DP[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[2]\,
      I1 => \Counter_DP_reg_n_0_[1]\,
      I2 => \Counter_DP_reg_n_0_[9]\,
      I3 => \Counter_DP_reg_n_0_[11]\,
      O => \Counter_DP[14]_i_9_n_0\
    );
\Counter_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[4]_i_2_n_7\,
      O => \Counter_DP[1]_i_1_n_0\
    );
\Counter_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[4]_i_2_n_6\,
      O => \Counter_DP[2]_i_1_n_0\
    );
\Counter_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[4]_i_2_n_5\,
      O => \Counter_DP[3]_i_1_n_0\
    );
\Counter_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[4]_i_2_n_4\,
      O => \Counter_DP[4]_i_1_n_0\
    );
\Counter_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[8]_i_2_n_7\,
      O => \Counter_DP[5]_i_1_n_0\
    );
\Counter_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[8]_i_2_n_6\,
      O => \Counter_DP[6]_i_1_n_0\
    );
\Counter_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[8]_i_2_n_5\,
      O => \Counter_DP[7]_i_1_n_0\
    );
\Counter_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[8]_i_2_n_4\,
      O => \Counter_DP[8]_i_1_n_0\
    );
\Counter_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0200000000"
    )
        port map (
      I0 => \Counter_DP[14]_i_2_n_0\,
      I1 => State_DP(0),
      I2 => State_DP(2),
      I3 => \Counter_DP[14]_i_3_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP_reg[12]_i_2_n_7\,
      O => \Counter_DP[9]_i_1_n_0\
    );
\Counter_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Counter_DP[0]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[0]\
    );
\Counter_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[10]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[10]\
    );
\Counter_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[11]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[11]\
    );
\Counter_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[12]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[12]\
    );
\Counter_DP_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Counter_DP_reg[8]_i_2_n_0\,
      CO(3) => \Counter_DP_reg[12]_i_2_n_0\,
      CO(2) => \Counter_DP_reg[12]_i_2_n_1\,
      CO(1) => \Counter_DP_reg[12]_i_2_n_2\,
      CO(0) => \Counter_DP_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Counter_DP_reg[12]_i_2_n_4\,
      O(2) => \Counter_DP_reg[12]_i_2_n_5\,
      O(1) => \Counter_DP_reg[12]_i_2_n_6\,
      O(0) => \Counter_DP_reg[12]_i_2_n_7\,
      S(3) => \Counter_DP_reg_n_0_[12]\,
      S(2) => \Counter_DP_reg_n_0_[11]\,
      S(1) => \Counter_DP_reg_n_0_[10]\,
      S(0) => \Counter_DP_reg_n_0_[9]\
    );
\Counter_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[13]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[13]\
    );
\Counter_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[14]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[14]\
    );
\Counter_DP_reg[14]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Counter_DP_reg[12]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Counter_DP_reg[14]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Counter_DP_reg[14]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Counter_DP_reg[14]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \Counter_DP_reg[14]_i_5_n_6\,
      O(0) => \Counter_DP_reg[14]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Counter_DP_reg_n_0_[14]\,
      S(0) => \Counter_DP_reg_n_0_[13]\
    );
\Counter_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Counter_DP[1]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[1]\
    );
\Counter_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Counter_DP[2]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[2]\
    );
\Counter_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Counter_DP[3]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[3]\
    );
\Counter_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Counter_DP[4]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[4]\
    );
\Counter_DP_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Counter_DP_reg[4]_i_2_n_0\,
      CO(2) => \Counter_DP_reg[4]_i_2_n_1\,
      CO(1) => \Counter_DP_reg[4]_i_2_n_2\,
      CO(0) => \Counter_DP_reg[4]_i_2_n_3\,
      CYINIT => \Counter_DP_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \Counter_DP_reg[4]_i_2_n_4\,
      O(2) => \Counter_DP_reg[4]_i_2_n_5\,
      O(1) => \Counter_DP_reg[4]_i_2_n_6\,
      O(0) => \Counter_DP_reg[4]_i_2_n_7\,
      S(3) => \Counter_DP_reg_n_0_[4]\,
      S(2) => \Counter_DP_reg_n_0_[3]\,
      S(1) => \Counter_DP_reg_n_0_[2]\,
      S(0) => \Counter_DP_reg_n_0_[1]\
    );
\Counter_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Counter_DP[5]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[5]\
    );
\Counter_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[6]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[6]\
    );
\Counter_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[7]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[7]\
    );
\Counter_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[8]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[8]\
    );
\Counter_DP_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Counter_DP_reg[4]_i_2_n_0\,
      CO(3) => \Counter_DP_reg[8]_i_2_n_0\,
      CO(2) => \Counter_DP_reg[8]_i_2_n_1\,
      CO(1) => \Counter_DP_reg[8]_i_2_n_2\,
      CO(0) => \Counter_DP_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Counter_DP_reg[8]_i_2_n_4\,
      O(2) => \Counter_DP_reg[8]_i_2_n_5\,
      O(1) => \Counter_DP_reg[8]_i_2_n_6\,
      O(0) => \Counter_DP_reg[8]_i_2_n_7\,
      S(3) => \Counter_DP_reg_n_0_[8]\,
      S(2) => \Counter_DP_reg_n_0_[7]\,
      S(1) => \Counter_DP_reg_n_0_[6]\,
      S(0) => \Counter_DP_reg_n_0_[5]\
    );
\Counter_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \Counter_DP[9]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[9]\
    );
DeviceIsMaster_SO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      O => DeviceIsMasterReg_S
    );
DeviceIsMaster_SO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => DeviceIsMasterReg_S,
      PRE => \SyncSignalSyncFF_S_reg_rep__20\(0),
      Q => I162(0)
    );
\Divider_DP[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Divider_DP[6]_i_3_n_0\,
      I1 => Divider_DP(0),
      O => \Divider_DP[0]_i_1_n_0\
    );
\Divider_DP[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \Divider_DP[6]_i_3_n_0\,
      I1 => Divider_DP(0),
      I2 => Divider_DP(1),
      O => \Divider_DP[1]_i_1_n_0\
    );
\Divider_DP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A800000"
    )
        port map (
      I0 => \Divider_DP[6]_i_3_n_0\,
      I1 => Divider_DP(0),
      I2 => Divider_DP(1),
      I3 => Divider_DP(2),
      I4 => \Divider_DP[3]_i_2_n_0\,
      O => \Divider_DP[2]_i_1_n_0\
    );
\Divider_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA800000000000"
    )
        port map (
      I0 => \Divider_DP[6]_i_3_n_0\,
      I1 => Divider_DP(2),
      I2 => Divider_DP(1),
      I3 => Divider_DP(0),
      I4 => Divider_DP(3),
      I5 => \Divider_DP[3]_i_2_n_0\,
      O => \Divider_DP[3]_i_1_n_0\
    );
\Divider_DP[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => Divider_DP(6),
      I1 => Divider_DP(3),
      I2 => \Divider_DP[6]_i_4_n_0\,
      O => \Divider_DP[3]_i_2_n_0\
    );
\Divider_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A008A208A208A208"
    )
        port map (
      I0 => \Divider_DP[6]_i_3_n_0\,
      I1 => Divider_DP(3),
      I2 => \Divider_DP[5]_i_2_n_0\,
      I3 => Divider_DP(4),
      I4 => Divider_DP(6),
      I5 => Divider_DP(5),
      O => \Divider_DP[4]_i_1_n_0\
    );
\Divider_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AA0800A2AA0800"
    )
        port map (
      I0 => \Divider_DP[6]_i_3_n_0\,
      I1 => Divider_DP(3),
      I2 => \Divider_DP[5]_i_2_n_0\,
      I3 => Divider_DP(4),
      I4 => Divider_DP(5),
      I5 => Divider_DP(6),
      O => \Divider_DP[5]_i_1_n_0\
    );
\Divider_DP[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Divider_DP(0),
      I1 => Divider_DP(1),
      I2 => Divider_DP(2),
      O => \Divider_DP[5]_i_2_n_0\
    );
\Divider_DP[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(2),
      O => Divider_DN
    );
\Divider_DP[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A008"
    )
        port map (
      I0 => \Divider_DP[6]_i_3_n_0\,
      I1 => Divider_DP(3),
      I2 => Divider_DP(6),
      I3 => \Divider_DP[6]_i_4_n_0\,
      O => \Divider_DP[6]_i_2_n_0\
    );
\Divider_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FA0AF808"
    )
        port map (
      I0 => \Counter_DP[14]_i_6_n_0\,
      I1 => SyncInClockSync_CO,
      I2 => State_DP(1),
      I3 => \Counter_DP[14]_i_7_n_0\,
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => State_DP(2),
      O => \Divider_DP[6]_i_3_n_0\
    );
\Divider_DP[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Divider_DP(4),
      I1 => Divider_DP(0),
      I2 => Divider_DP(1),
      I3 => Divider_DP(2),
      I4 => Divider_DP(5),
      O => \Divider_DP[6]_i_4_n_0\
    );
\Divider_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Divider_DP[0]_i_1_n_0\,
      Q => Divider_DP(0)
    );
\Divider_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Divider_DP[1]_i_1_n_0\,
      Q => Divider_DP(1)
    );
\Divider_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Divider_DP[2]_i_1_n_0\,
      Q => Divider_DP(2)
    );
\Divider_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Divider_DP[3]_i_1_n_0\,
      Q => Divider_DP(3)
    );
\Divider_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Divider_DP[4]_i_1_n_0\,
      Q => Divider_DP(4)
    );
\Divider_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Divider_DP[5]_i_1_n_0\,
      Q => Divider_DP(5)
    );
\Divider_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(0),
      D => \Divider_DP[6]_i_2_n_0\,
      Q => Divider_DP(6)
    );
\FSM_sequential_State_DP[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F220FFF00220000"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(0),
      I2 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I3 => State_DP(2),
      I4 => \FSM_sequential_State_DP[0]_i_2_n_0\,
      I5 => State_DP(0),
      O => \FSM_sequential_State_DP[0]_i_1__0_n_0\
    );
\FSM_sequential_State_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00EA"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_10_n_0\,
      I1 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \FSM_sequential_State_DP[0]_i_3_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      O => \FSM_sequential_State_DP[0]_i_2_n_0\
    );
\FSM_sequential_State_DP[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_12_n_0\,
      I1 => \FSM_sequential_State_DP[0]_i_4_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_8_n_0\,
      O => \FSM_sequential_State_DP[0]_i_3_n_0\
    );
\FSM_sequential_State_DP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[4]\,
      I1 => \Counter_DP_reg_n_0_[3]\,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => \Counter_DP_reg_n_0_[5]\,
      I5 => \Counter_DP_reg_n_0_[13]\,
      O => \FSM_sequential_State_DP[0]_i_4_n_0\
    );
\FSM_sequential_State_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABF8A8A8A80"
    )
        port map (
      I0 => \State_DN__0\(1),
      I1 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I2 => State_DP(2),
      I3 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I4 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      I5 => State_DP(1),
      O => \FSM_sequential_State_DP[1]_i_1_n_0\
    );
\FSM_sequential_State_DP[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01F50155"
    )
        port map (
      I0 => State_DP(0),
      I1 => SyncInClockSync_CO,
      I2 => State_DP(1),
      I3 => State_DP(2),
      I4 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      O => \State_DN__0\(1)
    );
\FSM_sequential_State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABF8A8A8A80"
    )
        port map (
      I0 => \State_DN__0\(2),
      I1 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I2 => State_DP(2),
      I3 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I4 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      I5 => State_DP(2),
      O => \FSM_sequential_State_DP[2]_i_1_n_0\
    );
\FSM_sequential_State_DP[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_16_n_0\,
      I1 => Confirm_DP(2),
      I2 => Confirm_DP(1),
      I3 => Confirm_DP(0),
      I4 => \FSM_sequential_State_DP[2]_i_17_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_18_n_0\,
      O => \FSM_sequential_State_DP[2]_i_10_n_0\
    );
\FSM_sequential_State_DP[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[5]\,
      I1 => \Counter_DP_reg_n_0_[4]\,
      I2 => \Counter_DP_reg_n_0_[3]\,
      I3 => \Counter_DP_reg_n_0_[13]\,
      O => \FSM_sequential_State_DP[2]_i_11_n_0\
    );
\FSM_sequential_State_DP[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[10]\,
      I1 => \Counter_DP_reg_n_0_[7]\,
      I2 => \Counter_DP_reg_n_0_[14]\,
      I3 => \Counter_DP_reg_n_0_[12]\,
      I4 => \Counter_DP_reg_n_0_[0]\,
      I5 => \Counter_DP_reg_n_0_[8]\,
      O => \FSM_sequential_State_DP[2]_i_12_n_0\
    );
\FSM_sequential_State_DP[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[1]\,
      I1 => \Counter_DP_reg_n_0_[9]\,
      I2 => \Counter_DP_reg_n_0_[6]\,
      I3 => \Counter_DP_reg_n_0_[11]\,
      I4 => \Counter_DP_reg_n_0_[2]\,
      O => \FSM_sequential_State_DP[2]_i_13_n_0\
    );
\FSM_sequential_State_DP[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[0]\,
      I1 => \Counter_DP_reg_n_0_[7]\,
      I2 => \Counter_DP_reg_n_0_[10]\,
      O => \FSM_sequential_State_DP[2]_i_14_n_0\
    );
\FSM_sequential_State_DP[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[4]\,
      I1 => \Counter_DP_reg_n_0_[3]\,
      O => \FSM_sequential_State_DP[2]_i_15_n_0\
    );
\FSM_sequential_State_DP[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Confirm_DP(6),
      I1 => Confirm_DP(5),
      I2 => Confirm_DP(4),
      I3 => Confirm_DP(3),
      O => \FSM_sequential_State_DP[2]_i_16_n_0\
    );
\FSM_sequential_State_DP[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Confirm_DP(7),
      I1 => Confirm_DP(8),
      I2 => Confirm_DP(9),
      I3 => Confirm_DP(10),
      O => \FSM_sequential_State_DP[2]_i_17_n_0\
    );
\FSM_sequential_State_DP[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => State_DP(0),
      I1 => SyncInClockSync_CO,
      I2 => Confirm_DP(11),
      I3 => Confirm_DP(12),
      O => \FSM_sequential_State_DP[2]_i_18_n_0\
    );
\FSM_sequential_State_DP[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DP(2),
      I3 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      O => \State_DN__0\(2)
    );
\FSM_sequential_State_DP[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      I1 => SyncInClockSync_CO,
      O => \FSM_sequential_State_DP[2]_i_3_n_0\
    );
\FSM_sequential_State_DP[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F444444"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_8_n_0\,
      I1 => \FSM_sequential_State_DP[2]_i_9_n_0\,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_10_n_0\,
      O => \FSM_sequential_State_DP[2]_i_4_n_0\
    );
\FSM_sequential_State_DP[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080888"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => SyncInClockSync_CO,
      I3 => \FSM_sequential_State_DP[2]_i_11_n_0\,
      I4 => \FSM_sequential_State_DP[2]_i_12_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_13_n_0\,
      O => \FSM_sequential_State_DP[2]_i_5_n_0\
    );
\FSM_sequential_State_DP[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[5]\,
      I1 => \Counter_DP_reg_n_0_[4]\,
      I2 => \Counter_DP_reg_n_0_[3]\,
      I3 => \Counter_DP_reg_n_0_[13]\,
      I4 => \FSM_sequential_State_DP[2]_i_12_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_13_n_0\,
      O => \FSM_sequential_State_DP[2]_i_6_n_0\
    );
\FSM_sequential_State_DP[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_11_n_0\,
      I1 => \Counter_DP_reg_n_0_[8]\,
      I2 => \Counter_DP_reg_n_0_[12]\,
      I3 => \Counter_DP_reg_n_0_[14]\,
      I4 => \FSM_sequential_State_DP[2]_i_14_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_8_n_0\,
      O => \FSM_sequential_State_DP[2]_i_7_n_0\
    );
\FSM_sequential_State_DP[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[11]\,
      I1 => \Counter_DP_reg_n_0_[9]\,
      I2 => \Counter_DP_reg_n_0_[1]\,
      I3 => \Counter_DP_reg_n_0_[2]\,
      I4 => \Counter_DP_reg_n_0_[6]\,
      O => \FSM_sequential_State_DP[2]_i_8_n_0\
    );
\FSM_sequential_State_DP[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[13]\,
      I1 => \Counter_DP_reg_n_0_[5]\,
      I2 => State_DP(0),
      I3 => State_DP(1),
      I4 => \FSM_sequential_State_DP[2]_i_15_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_12_n_0\,
      O => \FSM_sequential_State_DP[2]_i_9_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \FSM_sequential_State_DP[0]_i_1__0_n_0\,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \FSM_sequential_State_DP[1]_i_1_n_0\,
      Q => State_DP(1)
    );
\FSM_sequential_State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => \FSM_sequential_State_DP[2]_i_1_n_0\,
      Q => State_DP(2)
    );
Memory_SP_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0E000CFF0EFF0C"
    )
        port map (
      I0 => State_DP(0),
      I1 => \FSM_sequential_State_DP[2]_i_10_n_0\,
      I2 => State_DP(1),
      I3 => State_DP(2),
      I4 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      I5 => SyncInClockSync_CO,
      O => Memory_SP_reg
    );
\Output_SO[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000202000FF"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      I1 => SyncInClockSync_CO,
      I2 => State_DP(1),
      I3 => \Divider_DP[3]_i_2_n_0\,
      I4 => State_DP(0),
      I5 => State_DP(2),
      O => \^count_dp_reg[14]_0\
    );
SyncOutClock_CO_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFAABAA"
    )
        port map (
      I0 => SyncOutClock_CO_i_2_n_0,
      I1 => State_DP(2),
      I2 => State_DP(1),
      I3 => \Counter_DP_reg_n_0_[14]\,
      I4 => SyncInClockSync_CO,
      O => SyncOutClockReg_C
    );
SyncOutClock_CO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAEEEEAAAA"
    )
        port map (
      I0 => SyncOutClock_CO_i_3_n_0,
      I1 => \Counter_DP_reg_n_0_[13]\,
      I2 => SyncOutClock_CO_i_4_n_0,
      I3 => \Counter_DP_reg_n_0_[11]\,
      I4 => DeviceIsMasterReg_S,
      I5 => \Counter_DP_reg_n_0_[12]\,
      O => SyncOutClock_CO_i_2_n_0
    );
SyncOutClock_CO_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DP(2),
      I3 => SyncInClockSync_CO,
      O => SyncOutClock_CO_i_3_n_0
    );
SyncOutClock_CO_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[10]\,
      I1 => \Counter_DP_reg_n_0_[7]\,
      I2 => \Counter_DP_reg_n_0_[8]\,
      I3 => \Counter_DP_reg_n_0_[9]\,
      I4 => \Counter_DP_reg_n_0_[6]\,
      I5 => \Counter_DP_reg_n_0_[5]\,
      O => SyncOutClock_CO_i_4_n_0
    );
SyncOutClock_CO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => SyncOutClockReg_C,
      Q => SyncOutClock_CO
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO is
  port (
    \FIFOState_S[AlmostEmpty_S]\ : out STD_LOGIC;
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : out STD_LOGIC;
    \FIFOState_S[Empty_S]\ : out STD_LOGIC;
    FifoData_DI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \FIFORead_S[Read_S]\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FifoControl_SI[WriteSide][Write_S]\ : in STD_LOGIC;
    OutFifoData_DO : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO : entity is "unimacro_FIFO_SYNC_MACRO";
end brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO;

architecture STRUCTURE of brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO is
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_10\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_11\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_12\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_13\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_14\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_15\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_16\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_17\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_20\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_21\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_22\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_23\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_24\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_25\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_26\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_27\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_28\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_29\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_3\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_4\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_5\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_8\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_9\ : STD_LOGIC;
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute box_type : string;
  attribute box_type of \bl.fifo_18_inst_bl.fifo_18_bl\ : label is "PRIMITIVE";
begin
\bl.fifo_18_inst_bl.fifo_18_bl\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 18,
      DO_REG => 0,
      EN_SYN => true,
      FIFO_MODE => "FIFO18",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \FIFOState_S[AlmostEmpty_S]\,
      ALMOSTFULL => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      DI(31 downto 14) => B"000000000000000000",
      DI(13 downto 12) => OutFifoData_DO(10 downto 9),
      DI(11 downto 9) => B"000",
      DI(8 downto 0) => OutFifoData_DO(8 downto 0),
      DIP(3 downto 0) => B"0000",
      DO(31 downto 15) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED\(31 downto 15),
      DO(14 downto 0) => FifoData_DI(14 downto 0),
      DOP(3 downto 0) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED\(3 downto 0),
      EMPTY => \FIFOState_S[Empty_S]\,
      FULL => \bl.fifo_18_inst_bl.fifo_18_bl_n_3\,
      RDCLK => LogicClk_CI,
      RDCOUNT(11 downto 10) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED\(11 downto 10),
      RDCOUNT(9) => \bl.fifo_18_inst_bl.fifo_18_bl_n_8\,
      RDCOUNT(8) => \bl.fifo_18_inst_bl.fifo_18_bl_n_9\,
      RDCOUNT(7) => \bl.fifo_18_inst_bl.fifo_18_bl_n_10\,
      RDCOUNT(6) => \bl.fifo_18_inst_bl.fifo_18_bl_n_11\,
      RDCOUNT(5) => \bl.fifo_18_inst_bl.fifo_18_bl_n_12\,
      RDCOUNT(4) => \bl.fifo_18_inst_bl.fifo_18_bl_n_13\,
      RDCOUNT(3) => \bl.fifo_18_inst_bl.fifo_18_bl_n_14\,
      RDCOUNT(2) => \bl.fifo_18_inst_bl.fifo_18_bl_n_15\,
      RDCOUNT(1) => \bl.fifo_18_inst_bl.fifo_18_bl_n_16\,
      RDCOUNT(0) => \bl.fifo_18_inst_bl.fifo_18_bl_n_17\,
      RDEN => \FIFORead_S[Read_S]\,
      RDERR => \bl.fifo_18_inst_bl.fifo_18_bl_n_4\,
      REGCE => '0',
      RST => AR(0),
      RSTREG => '0',
      WRCLK => LogicClk_CI,
      WRCOUNT(11 downto 10) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED\(11 downto 10),
      WRCOUNT(9) => \bl.fifo_18_inst_bl.fifo_18_bl_n_20\,
      WRCOUNT(8) => \bl.fifo_18_inst_bl.fifo_18_bl_n_21\,
      WRCOUNT(7) => \bl.fifo_18_inst_bl.fifo_18_bl_n_22\,
      WRCOUNT(6) => \bl.fifo_18_inst_bl.fifo_18_bl_n_23\,
      WRCOUNT(5) => \bl.fifo_18_inst_bl.fifo_18_bl_n_24\,
      WRCOUNT(4) => \bl.fifo_18_inst_bl.fifo_18_bl_n_25\,
      WRCOUNT(3) => \bl.fifo_18_inst_bl.fifo_18_bl_n_26\,
      WRCOUNT(2) => \bl.fifo_18_inst_bl.fifo_18_bl_n_27\,
      WRCOUNT(1) => \bl.fifo_18_inst_bl.fifo_18_bl_n_28\,
      WRCOUNT(0) => \bl.fifo_18_inst_bl.fifo_18_bl_n_29\,
      WREN => \FifoControl_SI[WriteSide][Write_S]\,
      WRERR => \bl.fifo_18_inst_bl.fifo_18_bl_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector is
  port (
    TimestampChanged_S : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HighestTimestampSent_SN6_out : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \State_DP_reg[1]\ : in STD_LOGIC;
    \FifoData_DO_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \Output_SO_reg[0]\ : in STD_LOGIC;
    \Count_DP_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \State_DP_reg[1]_1\ : in STD_LOGIC;
    \State_DP_reg[1]_2\ : in STD_LOGIC;
    \State_DP_reg[1]_3\ : in STD_LOGIC;
    \State_DP_reg[1]_4\ : in STD_LOGIC;
    \State_DP_reg[1]_5\ : in STD_LOGIC;
    \State_DP_reg[1]_6\ : in STD_LOGIC;
    \State_DP_reg[1]_7\ : in STD_LOGIC;
    \State_DP_reg[1]_8\ : in STD_LOGIC;
    \State_DP_reg[1]_9\ : in STD_LOGIC;
    \State_DP_reg[1]_10\ : in STD_LOGIC;
    FifoData_DO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \State_DP_reg[4]\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    State_DN1 : in STD_LOGIC;
    HighestTimestampSent_SN0 : in STD_LOGIC;
    \State_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \TimestampBuffer_D_reg[2]\ : in STD_LOGIC;
    \TimestampBuffer_D_reg[11]\ : in STD_LOGIC;
    \State_DP_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Count_DP_reg[12]\(0)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_8
     port map (
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      CO(0) => ChangeDetected_S1,
      \Count_DP_reg[11]\(10 downto 0) => \Count_DP_reg[11]\(10 downto 0),
      FifoData_DO(2 downto 0) => FifoData_DO(2 downto 0),
      \FifoData_DO_reg[0]\ => \FifoData_DO_reg[0]\,
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SN6_out => HighestTimestampSent_SN6_out,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => TimestampChanged_S,
      \Output_SO_reg[0]\ => \Output_SO_reg[0]\,
      Q(14 downto 0) => Q(14 downto 0),
      State_DN1 => State_DN1,
      \State_DP_reg[1]\ => \State_DP_reg[1]\,
      \State_DP_reg[1]_0\ => \State_DP_reg[1]_0\,
      \State_DP_reg[1]_1\ => \State_DP_reg[1]_1\,
      \State_DP_reg[1]_10\ => \State_DP_reg[1]_10\,
      \State_DP_reg[1]_2\ => \State_DP_reg[1]_2\,
      \State_DP_reg[1]_3\ => \State_DP_reg[1]_3\,
      \State_DP_reg[1]_4\ => \State_DP_reg[1]_4\,
      \State_DP_reg[1]_5\ => \State_DP_reg[1]_5\,
      \State_DP_reg[1]_6\ => \State_DP_reg[1]_6\,
      \State_DP_reg[1]_7\ => \State_DP_reg[1]_7\,
      \State_DP_reg[1]_8\ => \State_DP_reg[1]_8\,
      \State_DP_reg[1]_9\ => \State_DP_reg[1]_9\,
      \State_DP_reg[4]\ => \State_DP_reg[4]\,
      \State_DP_reg[4]_0\(4 downto 0) => \State_DP_reg[4]_0\(4 downto 0),
      \State_DP_reg[4]_1\ => \State_DP_reg[4]_1\,
      \SyncSignalSyncFF_S_reg_rep__20\(0) => \SyncSignalSyncFF_S_reg_rep__20\(0),
      \TimestampBuffer_D_reg[11]\ => \TimestampBuffer_D_reg[11]\,
      \TimestampBuffer_D_reg[2]\ => \TimestampBuffer_D_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_26 is
  port (
    Bias10Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_26 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_26;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_26 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__2_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__10_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__10_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__10_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__2_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__2_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__2_n_0\
    );
\ChangeDetected_S1_carry_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__10_n_0\
    );
\ChangeDetected_S1_carry_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__10_n_0\
    );
\ChangeDetected_S1_carry_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__10_n_0\
    );
\ChangeDetected_S1_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__2_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_92
     port map (
      Bias10Changed_S => Bias10Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_27 is
  port (
    Bias11Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_27 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_27;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_27 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__3_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__11_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__11_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__11_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__3_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__3_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__3_n_0\
    );
\ChangeDetected_S1_carry_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__11_n_0\
    );
\ChangeDetected_S1_carry_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__11_n_0\
    );
\ChangeDetected_S1_carry_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__11_n_0\
    );
\ChangeDetected_S1_carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__3_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_91
     port map (
      Bias11Changed_S => Bias11Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_28 is
  port (
    Bias13Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[32]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias14Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_28 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_28;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_28 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__4_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__12_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__12_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__12_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__4_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__4_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__4_n_0\
    );
\ChangeDetected_S1_carry_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__12_n_0\
    );
\ChangeDetected_S1_carry_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__12_n_0\
    );
\ChangeDetected_S1_carry_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__12_n_0\
    );
\ChangeDetected_S1_carry_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__4_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_90
     port map (
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[32]\ => \FSM_onehot_State_DP_reg[32]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_29 is
  port (
    Bias14Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_29 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_29;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_29 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__13_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__5_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__13_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__13_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__13_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__5_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__5_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__5_n_0\
    );
\ChangeDetected_S1_carry_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__13_n_0\
    );
\ChangeDetected_S1_carry_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__13_n_0\
    );
\ChangeDetected_S1_carry_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => PreviousData_DP(5),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(4),
      I5 => Q(4),
      O => \ChangeDetected_S1_carry_i_3__13_n_0\
    );
\ChangeDetected_S1_carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__5_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_89
     port map (
      Bias14Changed_S => Bias14Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_30 is
  port (
    Bias15Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_30 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_30;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_30 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__14_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__14_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__6_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__14_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__14_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__14_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__6_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__6_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(14),
      I1 => PreviousData_DP(14),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(13),
      I5 => Q(13),
      O => \ChangeDetected_S1_carry__0_i_1__6_n_0\
    );
\ChangeDetected_S1_carry_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__14_n_0\
    );
\ChangeDetected_S1_carry_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__14_n_0\
    );
\ChangeDetected_S1_carry_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => PreviousData_DP(5),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(4),
      I5 => Q(4),
      O => \ChangeDetected_S1_carry_i_3__14_n_0\
    );
\ChangeDetected_S1_carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__6_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_88
     port map (
      Bias15Changed_S => Bias15Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_31 is
  port (
    Bias16Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[28]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias15Changed_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_31 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_31;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_31 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__15_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__15_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__15_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__7_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__15_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__15_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__15_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__7_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__7_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__7_n_0\
    );
\ChangeDetected_S1_carry_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__15_n_0\
    );
\ChangeDetected_S1_carry_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__15_n_0\
    );
\ChangeDetected_S1_carry_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__15_n_0\
    );
\ChangeDetected_S1_carry_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => PreviousData_DP(2),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(1),
      I5 => Q(1),
      O => \ChangeDetected_S1_carry_i_4__7_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_87
     port map (
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[28]\ => \FSM_onehot_State_DP_reg[28]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_32 is
  port (
    Bias17Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[26]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias18Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_32 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_32;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_32 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__16_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__16_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__16_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__8_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__16_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__16_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__16_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__8_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__8_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__8_n_0\
    );
\ChangeDetected_S1_carry_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__16_n_0\
    );
\ChangeDetected_S1_carry_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__16_n_0\
    );
\ChangeDetected_S1_carry_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__16_n_0\
    );
\ChangeDetected_S1_carry_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__8_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_86
     port map (
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[26]\ => \FSM_onehot_State_DP_reg[26]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_33 is
  port (
    Bias18Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[24]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias17Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_33 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_33;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_33 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__17_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__17_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__17_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__9_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__17_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__17_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__17_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__9_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__9_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__9_n_0\
    );
\ChangeDetected_S1_carry_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__17_n_0\
    );
\ChangeDetected_S1_carry_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => PreviousData_DP(8),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(7),
      I5 => Q(7),
      O => \ChangeDetected_S1_carry_i_2__17_n_0\
    );
\ChangeDetected_S1_carry_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__17_n_0\
    );
\ChangeDetected_S1_carry_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__9_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_85
     port map (
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      \FSM_onehot_State_DP_reg[24]\ => \FSM_onehot_State_DP_reg[24]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_34 is
  port (
    Bias19Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias20Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_34 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_34;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_34 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__18_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__18_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__18_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__10_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__18_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__18_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__18_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__10_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__10_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__10_n_0\
    );
\ChangeDetected_S1_carry_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__18_n_0\
    );
\ChangeDetected_S1_carry_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__18_n_0\
    );
\ChangeDetected_S1_carry_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__18_n_0\
    );
\ChangeDetected_S1_carry_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__10_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_84
     port map (
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_36 is
  port (
    Bias20Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_36 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_36;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_36 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__19_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__19_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__19_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__11_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__19_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__19_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__19_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__11_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__11_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__11_n_0\
    );
\ChangeDetected_S1_carry_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__19_n_0\
    );
\ChangeDetected_S1_carry_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__19_n_0\
    );
\ChangeDetected_S1_carry_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__19_n_0\
    );
\ChangeDetected_S1_carry_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__11_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__11\(1),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_82
     port map (
      Bias20Changed_S => Bias20Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_37 is
  port (
    Bias22Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias2Changed_S : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_37 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_37;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_37 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__20_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__20_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__20_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__12_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__20_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__20_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__20_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__12_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__12_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__12_n_0\
    );
\ChangeDetected_S1_carry_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__20_n_0\
    );
\ChangeDetected_S1_carry_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__20_n_0\
    );
\ChangeDetected_S1_carry_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__20_n_0\
    );
\ChangeDetected_S1_carry_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__12_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_81
     port map (
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[21]\ => \FSM_onehot_State_DP_reg[21]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_38 is
  port (
    Bias23Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_38 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_38;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_38 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__21_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__21_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__21_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__13_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__21_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__21_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__21_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__13_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__13_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__13_n_0\
    );
\ChangeDetected_S1_carry_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__21_n_0\
    );
\ChangeDetected_S1_carry_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__21_n_0\
    );
\ChangeDetected_S1_carry_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__21_n_0\
    );
\ChangeDetected_S1_carry_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__13_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_80
     port map (
      Bias23Changed_S => Bias23Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_39 is
  port (
    Bias24Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_39 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_39;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_39 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__22_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__22_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__22_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__14_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__22_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__22_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__22_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__14_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__14_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__14_n_0\
    );
\ChangeDetected_S1_carry_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__22_n_0\
    );
\ChangeDetected_S1_carry_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__22_n_0\
    );
\ChangeDetected_S1_carry_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__22_n_0\
    );
\ChangeDetected_S1_carry_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__14_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_79
     port map (
      Bias24Changed_S => Bias24Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_40 is
  port (
    Bias25Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_40 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_40;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_40 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__15_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__23_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__23_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__23_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__15_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__23_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__23_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__23_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__15_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__15_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__15_n_0\
    );
\ChangeDetected_S1_carry_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => PreviousData_DP(11),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(10),
      I5 => Q(10),
      O => \ChangeDetected_S1_carry_i_1__23_n_0\
    );
\ChangeDetected_S1_carry_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__23_n_0\
    );
\ChangeDetected_S1_carry_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__23_n_0\
    );
\ChangeDetected_S1_carry_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__15_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_78
     port map (
      Bias25Changed_S => Bias25Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_41 is
  port (
    Bias26Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Memory_SP_reg : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_41 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_41;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_41 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__16_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__24_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__24_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__24_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__16_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__24_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__24_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__24_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__16_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__16_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__16_n_0\
    );
\ChangeDetected_S1_carry_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__24_n_0\
    );
\ChangeDetected_S1_carry_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__24_n_0\
    );
\ChangeDetected_S1_carry_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__24_n_0\
    );
\ChangeDetected_S1_carry_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__16_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_77
     port map (
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      CO(0) => ChangeDetected_S1,
      D(0) => D(0),
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_42 is
  port (
    Bias27Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_State_DP_reg[26]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[33]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[21]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias7Changed_S : in STD_LOGIC;
    Bias6Changed_S : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias5Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias3Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Memory_SP_reg_5 : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    Memory_SP_reg_6 : in STD_LOGIC;
    Memory_SP_reg_7 : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Memory_SP_reg_8 : in STD_LOGIC;
    Bias22Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_42 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_42;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_42 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__17_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__25_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__25_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__25_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__17_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__25_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__25_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__25_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__17_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__17_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__17_n_0\
    );
\ChangeDetected_S1_carry_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__25_n_0\
    );
\ChangeDetected_S1_carry_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__25_n_0\
    );
\ChangeDetected_S1_carry_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__25_n_0\
    );
\ChangeDetected_S1_carry_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__17_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_76
     port map (
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias5Changed_S => Bias5Changed_S,
      Bias6Changed_S => Bias6Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(7 downto 0) => D(7 downto 0),
      \FSM_onehot_State_DP_reg[14]\ => Bias27Changed_S,
      \FSM_onehot_State_DP_reg[21]\ => \FSM_onehot_State_DP_reg[21]\,
      \FSM_onehot_State_DP_reg[26]\ => \FSM_onehot_State_DP_reg[26]\,
      \FSM_onehot_State_DP_reg[33]\ => \FSM_onehot_State_DP_reg[33]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      Memory_SP_reg_3 => Memory_SP_reg_2,
      Memory_SP_reg_4 => Memory_SP_reg_3,
      Memory_SP_reg_5 => Memory_SP_reg_4,
      Memory_SP_reg_6 => Memory_SP_reg_5,
      Memory_SP_reg_7 => Memory_SP_reg_6,
      Memory_SP_reg_8 => Memory_SP_reg_7,
      Memory_SP_reg_9 => Memory_SP_reg_8,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_43 is
  port (
    Bias28Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_43 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_43;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_43 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__18_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__26_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__26_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__26_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__18_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__26_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__26_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__26_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__18_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__18_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__18_n_0\
    );
\ChangeDetected_S1_carry_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => PreviousData_DP(11),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(10),
      I5 => Q(10),
      O => \ChangeDetected_S1_carry_i_1__26_n_0\
    );
\ChangeDetected_S1_carry_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__26_n_0\
    );
\ChangeDetected_S1_carry_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__26_n_0\
    );
\ChangeDetected_S1_carry_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__18_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_75
     port map (
      Bias28Changed_S => Bias28Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_45 is
  port (
    Bias30Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_State_DP_reg[31]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[20]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Memory_SP_reg : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias17Changed_S : in STD_LOGIC;
    Bias18Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Bias28Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias33Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias31Changed_S : in STD_LOGIC;
    Bias32Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_45 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_45;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_45 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__19_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__27_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__27_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__27_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__19_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__27_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__27_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__27_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__19_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__19_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__19_n_0\
    );
\ChangeDetected_S1_carry_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => PreviousData_DP(10),
      I2 => Q(9),
      I3 => PreviousData_DP(9),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__27_n_0\
    );
\ChangeDetected_S1_carry_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__27_n_0\
    );
\ChangeDetected_S1_carry_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__27_n_0\
    );
\ChangeDetected_S1_carry_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__19_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_73
     port map (
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias28Changed_S => Bias28Changed_S,
      Bias31Changed_S => Bias31Changed_S,
      Bias32Changed_S => Bias32Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(4 downto 0) => D(4 downto 0),
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[15]\ => Bias30Changed_S,
      \FSM_onehot_State_DP_reg[20]\ => \FSM_onehot_State_DP_reg[20]\,
      \FSM_onehot_State_DP_reg[31]\ => \FSM_onehot_State_DP_reg[31]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      Memory_SP_reg_3 => Memory_SP_reg_2,
      Memory_SP_reg_4 => Memory_SP_reg_3,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_46 is
  port (
    Bias31Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Memory_SP_reg : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias4Changed_S : in STD_LOGIC;
    Bias7Changed_S : in STD_LOGIC;
    Bias6Changed_S : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Bias0Changed_S : in STD_LOGIC;
    Bias5Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_46 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_46;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_46 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__20_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__28_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__28_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__28_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__20_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__28_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__28_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__28_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__20_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__20_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__20_n_0\
    );
\ChangeDetected_S1_carry_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__28_n_0\
    );
\ChangeDetected_S1_carry_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__28_n_0\
    );
\ChangeDetected_S1_carry_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__28_n_0\
    );
\ChangeDetected_S1_carry_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__20_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_72
     port map (
      Bias0Changed_S => Bias0Changed_S,
      Bias1Changed_S => Bias1Changed_S,
      Bias31Changed_S => Bias31Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias5Changed_S => Bias5Changed_S,
      Bias6Changed_S => Bias6Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      Memory_SP_reg_3 => Memory_SP_reg_2,
      Memory_SP_reg_4 => Memory_SP_reg_3,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(2 downto 0) => \out\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_47 is
  port (
    Bias32Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_State_DP_reg[15]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias35Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Bias31Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias33Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_47 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_47;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_47 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__21_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__29_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__29_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__29_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__21_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__29_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__29_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__29_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__21_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__21_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__21_n_0\
    );
\ChangeDetected_S1_carry_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__29_n_0\
    );
\ChangeDetected_S1_carry_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__29_n_0\
    );
\ChangeDetected_S1_carry_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__29_n_0\
    );
\ChangeDetected_S1_carry_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__21_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_71
     port map (
      Bias31Changed_S => Bias31Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      CO(0) => ChangeDetected_S1,
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_State_DP_reg[10]\ => Bias32Changed_S,
      \FSM_onehot_State_DP_reg[15]\ => \FSM_onehot_State_DP_reg[15]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_48 is
  port (
    Bias33Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[13]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias34Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_48 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_48;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_48 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__30_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__30_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__30_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__22_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__30_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__30_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__30_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__22_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__22_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__22_n_0\
    );
\ChangeDetected_S1_carry_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__30_n_0\
    );
\ChangeDetected_S1_carry_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__30_n_0\
    );
\ChangeDetected_S1_carry_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__30_n_0\
    );
\ChangeDetected_S1_carry_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__22_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_70
     port map (
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[13]\ => \FSM_onehot_State_DP_reg[13]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_49 is
  port (
    Bias34Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias33Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias32Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias36Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_49 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_49;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_49 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__23_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__31_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__31_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__31_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__23_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__31_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__31_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__31_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__23_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__23_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__23_n_0\
    );
\ChangeDetected_S1_carry_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__31_n_0\
    );
\ChangeDetected_S1_carry_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__31_n_0\
    );
\ChangeDetected_S1_carry_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__31_n_0\
    );
\ChangeDetected_S1_carry_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__23_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_69
     port map (
      Bias32Changed_S => Bias32Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(0) => D(0),
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[8]\ => Bias34Changed_S,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_56 is
  port (
    Bias8Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[34]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Bias28Changed_S : in STD_LOGIC;
    Bias30Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_56 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_56;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_56 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__8_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__8_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__8_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__0_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__0_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(12),
      I1 => PreviousData_DP(12),
      I2 => Q(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_1__0_n_0\
    );
\ChangeDetected_S1_carry_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__8_n_0\
    );
\ChangeDetected_S1_carry_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__8_n_0\
    );
\ChangeDetected_S1_carry_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__8_n_0\
    );
\ChangeDetected_S1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => PreviousData_DP(2),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(1),
      I5 => Q(1),
      O => \ChangeDetected_S1_carry_i_4__0_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_61
     port map (
      Bias28Changed_S => Bias28Changed_S,
      Bias30Changed_S => Bias30Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      \FSM_onehot_State_DP_reg[0]\ => \FSM_onehot_State_DP_reg[0]\,
      \FSM_onehot_State_DP_reg[34]\ => \FSM_onehot_State_DP_reg[34]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector_57 is
  port (
    Bias9Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector_57 : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector_57;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector_57 is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__1_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__9_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__9_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__9_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__1_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ChangeDetected_S1_carry__0_i_1__1_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(14),
      I1 => PreviousData_DP(14),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(13),
      I5 => Q(13),
      O => \ChangeDetected_S1_carry__0_i_1__1_n_0\
    );
\ChangeDetected_S1_carry_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__9_n_0\
    );
\ChangeDetected_S1_carry_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__9_n_0\
    );
\ChangeDetected_S1_carry_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__9_n_0\
    );
\ChangeDetected_S1_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__1_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_60
     port map (
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\ is
  port (
    Bias0Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__0_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__0_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__0_n_0\
    );
\ChangeDetected_S1_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__0_n_0\
    );
\ChangeDetected_S1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__0_n_0\
    );
\ChangeDetected_S1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__0_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_93
     port map (
      Bias0Changed_S => Bias0Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_35\ is
  port (
    Bias1Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_35\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_35\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_35\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__1_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__1_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__1_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__1_n_0\
    );
\ChangeDetected_S1_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__1_n_0\
    );
\ChangeDetected_S1_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__1_n_0\
    );
\ChangeDetected_S1_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__1_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_83
     port map (
      Bias1Changed_S => Bias1Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_44\ is
  port (
    Bias2Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias3Changed_S : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_44\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_44\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_44\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__2_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__2_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__2_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__2_n_0\
    );
\ChangeDetected_S1_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__2_n_0\
    );
\ChangeDetected_S1_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__2_n_0\
    );
\ChangeDetected_S1_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__2_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_74
     port map (
      Bias2Changed_S => Bias2Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      \FSM_onehot_State_DP_reg[39]\ => \FSM_onehot_State_DP_reg[39]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_51\ is
  port (
    Bias3Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[37]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_51\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_51\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_51\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__3_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__3_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__3_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__3_n_0\
    );
\ChangeDetected_S1_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__3_n_0\
    );
\ChangeDetected_S1_carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__3_n_0\
    );
\ChangeDetected_S1_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => PreviousData_DP(1),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__3_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_66
     port map (
      Bias3Changed_S => Bias3Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      \FSM_onehot_State_DP_reg[37]\ => \FSM_onehot_State_DP_reg[37]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_52\ is
  port (
    Bias4Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Bias5Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias2Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias1Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_52\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_52\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_52\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__4_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__4_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__4_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__4_n_0\
    );
\ChangeDetected_S1_carry_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => PreviousData_DP(7),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__4_n_0\
    );
\ChangeDetected_S1_carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__4_n_0\
    );
\ChangeDetected_S1_carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__4_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_65
     port map (
      Bias1Changed_S => Bias1Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias5Changed_S => Bias5Changed_S,
      CO(0) => ChangeDetected_S1,
      D(2 downto 0) => D(2 downto 0),
      \FSM_onehot_State_DP_reg[39]\ => Bias4Changed_S,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      Memory_SP_reg_3 => Memory_SP_reg_2,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_53\ is
  port (
    Bias5Changed_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_53\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_53\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_53\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__5_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__5_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__5_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__5_n_0\
    );
\ChangeDetected_S1_carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__5_n_0\
    );
\ChangeDetected_S1_carry_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__5_n_0\
    );
\ChangeDetected_S1_carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__5_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_64
     port map (
      Bias5Changed_S => Bias5Changed_S,
      CO(0) => ChangeDetected_S1,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_54\ is
  port (
    Bias6Changed_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[36]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Bias7Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_54\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_54\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_54\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__6_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__6_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__6_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__6_n_0\
    );
\ChangeDetected_S1_carry_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => PreviousData_DP(8),
      I2 => Q(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(7),
      I5 => Q(7),
      O => \ChangeDetected_S1_carry_i_1__6_n_0\
    );
\ChangeDetected_S1_carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => PreviousData_DP(5),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(4),
      I5 => Q(4),
      O => \ChangeDetected_S1_carry_i_2__6_n_0\
    );
\ChangeDetected_S1_carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_3__6_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_63
     port map (
      Bias6Changed_S => Bias6Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[36]\ => \FSM_onehot_State_DP_reg[36]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\ is
  port (
    Bias7Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_State_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Bias6Changed_S : in STD_LOGIC;
    Memory_SP_reg : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias5Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__7_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ChangeDetected_S1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_ChangeDetected_S1_carry_CO_UNCONNECTED(3),
      CO(2) => ChangeDetected_S1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \ChangeDetected_S1_carry_i_1__7_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_2__7_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_3__7_n_0\
    );
\ChangeDetected_S1_carry_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_1__7_n_0\
    );
\ChangeDetected_S1_carry_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_2__7_n_0\
    );
\ChangeDetected_S1_carry_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => PreviousData_DP(2),
      I2 => Q(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(1),
      I5 => Q(1),
      O => \ChangeDetected_S1_carry_i_3__7_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_62
     port map (
      Bias5Changed_S => Bias5Changed_S,
      Bias6Changed_S => Bias6Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      D(0) => D(0),
      \FSM_onehot_State_DP_reg[34]\ => Bias7Changed_S,
      \FSM_onehot_State_DP_reg[39]\ => \FSM_onehot_State_DP_reg[39]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\ is
  port (
    Bias35Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ChipChanged_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bias36Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__25_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__32_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__32_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__32_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__24_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__32_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__32_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__32_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__24_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 2) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ChangeDetected_S1,
      CO(0) => \ChangeDetected_S1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ChangeDetected_S1_carry__0_i_1__25_n_0\,
      S(0) => \ChangeDetected_S1_carry__0_i_2_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PreviousData_DP(15),
      I1 => Q(15),
      O => \ChangeDetected_S1_carry__0_i_1__25_n_0\
    );
\ChangeDetected_S1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(13),
      I1 => PreviousData_DP(13),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(14),
      I5 => Q(14),
      O => \ChangeDetected_S1_carry__0_i_2_n_0\
    );
\ChangeDetected_S1_carry_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__32_n_0\
    );
\ChangeDetected_S1_carry_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__32_n_0\
    );
\ChangeDetected_S1_carry_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(3),
      I1 => PreviousData_DP(3),
      I2 => Q(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__32_n_0\
    );
\ChangeDetected_S1_carry_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__24_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => Q(15),
      Q => PreviousData_DP(15)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_68
     port map (
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(0) => D(0),
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_50\ is
  port (
    Bias36Changed_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_onehot_State_DP_reg[12]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[20]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[16]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Memory_SP_reg : in STD_LOGIC;
    Bias9Changed_S : in STD_LOGIC;
    Bias8Changed_S : in STD_LOGIC;
    Bias7Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Memory_SP_reg_2 : in STD_LOGIC;
    Memory_SP_reg_3 : in STD_LOGIC;
    Bias20Changed_S : in STD_LOGIC;
    Bias19Changed_S : in STD_LOGIC;
    Memory_SP_reg_4 : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    Memory_SP_reg_5 : in STD_LOGIC;
    Bias22Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    ChipChanged_S : in STD_LOGIC;
    Memory_SP_reg_6 : in STD_LOGIC;
    Bias30Changed_S : in STD_LOGIC;
    Bias28Changed_S : in STD_LOGIC;
    Bias31Changed_S : in STD_LOGIC;
    Bias32Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    Bias33Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_50\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_50\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_50\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__26_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__33_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__33_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__33_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__25_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__33_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__33_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__33_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__25_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 2) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ChangeDetected_S1,
      CO(0) => \ChangeDetected_S1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ChangeDetected_S1_carry__0_i_1__26_n_0\,
      S(0) => \ChangeDetected_S1_carry__0_i_2__0_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PreviousData_DP(15),
      I1 => Q(15),
      O => \ChangeDetected_S1_carry__0_i_1__26_n_0\
    );
\ChangeDetected_S1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(14),
      I1 => PreviousData_DP(14),
      I2 => Q(12),
      I3 => PreviousData_DP(12),
      I4 => PreviousData_DP(13),
      I5 => Q(13),
      O => \ChangeDetected_S1_carry__0_i_2__0_n_0\
    );
\ChangeDetected_S1_carry_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => PreviousData_DP(9),
      I2 => Q(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => Q(11),
      O => \ChangeDetected_S1_carry_i_1__33_n_0\
    );
\ChangeDetected_S1_carry_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(6),
      I1 => PreviousData_DP(6),
      I2 => Q(7),
      I3 => PreviousData_DP(7),
      I4 => PreviousData_DP(8),
      I5 => Q(8),
      O => \ChangeDetected_S1_carry_i_2__33_n_0\
    );
\ChangeDetected_S1_carry_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => PreviousData_DP(4),
      I2 => Q(3),
      I3 => PreviousData_DP(3),
      I4 => PreviousData_DP(5),
      I5 => Q(5),
      O => \ChangeDetected_S1_carry_i_3__33_n_0\
    );
\ChangeDetected_S1_carry_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => PreviousData_DP(0),
      I2 => Q(1),
      I3 => PreviousData_DP(1),
      I4 => PreviousData_DP(2),
      I5 => Q(2),
      O => \ChangeDetected_S1_carry_i_4__25_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => Q(15),
      Q => PreviousData_DP(15)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Q(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_67
     port map (
      Bias11Changed_S => Bias11Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias28Changed_S => Bias28Changed_S,
      Bias30Changed_S => Bias30Changed_S,
      Bias31Changed_S => Bias31Changed_S,
      Bias32Changed_S => Bias32Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      CO(0) => ChangeDetected_S1,
      ChipChanged_S => ChipChanged_S,
      D(8 downto 0) => D(8 downto 0),
      \FSM_onehot_State_DP_reg[12]\ => \FSM_onehot_State_DP_reg[12]\,
      \FSM_onehot_State_DP_reg[16]\ => \FSM_onehot_State_DP_reg[16]\,
      \FSM_onehot_State_DP_reg[20]\ => \FSM_onehot_State_DP_reg[20]\,
      \FSM_onehot_State_DP_reg[6]\ => Bias36Changed_S,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      Memory_SP_reg_3 => Memory_SP_reg_2,
      Memory_SP_reg_4 => Memory_SP_reg_3,
      Memory_SP_reg_5 => Memory_SP_reg_4,
      Memory_SP_reg_6 => Memory_SP_reg_5,
      Memory_SP_reg_7 => Memory_SP_reg_6,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\ is
  port (
    ChipChanged_S : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[26]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_State_DP_reg[23]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[34]\ : out STD_LOGIC;
    \FSM_onehot_State_DP_reg[29]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 41 downto 0 );
    Memory_SP_reg : in STD_LOGIC;
    Bias15Changed_S : in STD_LOGIC;
    Bias16Changed_S : in STD_LOGIC;
    Bias14Changed_S : in STD_LOGIC;
    Memory_SP_reg_0 : in STD_LOGIC;
    Bias25Changed_S : in STD_LOGIC;
    Bias24Changed_S : in STD_LOGIC;
    Memory_SP_reg_1 : in STD_LOGIC;
    Bias35Changed_S : in STD_LOGIC;
    Bias36Changed_S : in STD_LOGIC;
    Bias23Changed_S : in STD_LOGIC;
    Bias27Changed_S : in STD_LOGIC;
    Bias26Changed_S : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Memory_SP_reg_2 : in STD_LOGIC;
    Bias11Changed_S : in STD_LOGIC;
    Bias10Changed_S : in STD_LOGIC;
    Bias13Changed_S : in STD_LOGIC;
    Bias33Changed_S : in STD_LOGIC;
    Bias34Changed_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\ : entity is "ChangeDetector";
end \brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\ is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_1__24_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_1\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_2\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_n_1\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_n_2\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__1_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry__2_n_3\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_1__34_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_2__34_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_3__34_n_0\ : STD_LOGIC;
  signal \ChangeDetected_S1_carry_i_4__26_n_0\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ChangeDetected_S1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ChangeDetected_S1_carry_i_1__34_n_0\,
      S(2) => \ChangeDetected_S1_carry_i_2__34_n_0\,
      S(1) => \ChangeDetected_S1_carry_i_3__34_n_0\,
      S(0) => \ChangeDetected_S1_carry_i_4__26_n_0\
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3) => \ChangeDetected_S1_carry__0_n_0\,
      CO(2) => \ChangeDetected_S1_carry__0_n_1\,
      CO(1) => \ChangeDetected_S1_carry__0_n_2\,
      CO(0) => \ChangeDetected_S1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ChangeDetected_S1_carry__0_i_1__24_n_0\,
      S(2) => \ChangeDetected_S1_carry__0_i_2__1_n_0\,
      S(1) => \ChangeDetected_S1_carry__0_i_3_n_0\,
      S(0) => \ChangeDetected_S1_carry__0_i_4_n_0\
    );
\ChangeDetected_S1_carry__0_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(21),
      I1 => PreviousData_DP(21),
      I2 => D(22),
      I3 => PreviousData_DP(22),
      I4 => PreviousData_DP(23),
      I5 => D(23),
      O => \ChangeDetected_S1_carry__0_i_1__24_n_0\
    );
\ChangeDetected_S1_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(18),
      I1 => PreviousData_DP(18),
      I2 => D(19),
      I3 => PreviousData_DP(19),
      I4 => PreviousData_DP(20),
      I5 => D(20),
      O => \ChangeDetected_S1_carry__0_i_2__1_n_0\
    );
\ChangeDetected_S1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(16),
      I1 => PreviousData_DP(16),
      I2 => D(15),
      I3 => PreviousData_DP(15),
      I4 => PreviousData_DP(17),
      I5 => D(17),
      O => \ChangeDetected_S1_carry__0_i_3_n_0\
    );
\ChangeDetected_S1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(12),
      I1 => PreviousData_DP(12),
      I2 => D(13),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(14),
      I5 => D(14),
      O => \ChangeDetected_S1_carry__0_i_4_n_0\
    );
\ChangeDetected_S1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ChangeDetected_S1_carry__0_n_0\,
      CO(3) => \ChangeDetected_S1_carry__1_n_0\,
      CO(2) => \ChangeDetected_S1_carry__1_n_1\,
      CO(1) => \ChangeDetected_S1_carry__1_n_2\,
      CO(0) => \ChangeDetected_S1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ChangeDetected_S1_carry__1_i_1_n_0\,
      S(2) => \ChangeDetected_S1_carry__1_i_2_n_0\,
      S(1) => \ChangeDetected_S1_carry__1_i_3_n_0\,
      S(0) => \ChangeDetected_S1_carry__1_i_4_n_0\
    );
\ChangeDetected_S1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(33),
      I1 => PreviousData_DP(33),
      I2 => D(34),
      I3 => PreviousData_DP(34),
      I4 => PreviousData_DP(35),
      I5 => D(35),
      O => \ChangeDetected_S1_carry__1_i_1_n_0\
    );
\ChangeDetected_S1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(30),
      I1 => PreviousData_DP(30),
      I2 => D(31),
      I3 => PreviousData_DP(31),
      I4 => PreviousData_DP(32),
      I5 => D(32),
      O => \ChangeDetected_S1_carry__1_i_2_n_0\
    );
\ChangeDetected_S1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(27),
      I1 => PreviousData_DP(27),
      I2 => D(28),
      I3 => PreviousData_DP(28),
      I4 => PreviousData_DP(29),
      I5 => D(29),
      O => \ChangeDetected_S1_carry__1_i_3_n_0\
    );
\ChangeDetected_S1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(24),
      I1 => PreviousData_DP(24),
      I2 => D(25),
      I3 => PreviousData_DP(25),
      I4 => PreviousData_DP(26),
      I5 => D(26),
      O => \ChangeDetected_S1_carry__1_i_4_n_0\
    );
\ChangeDetected_S1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ChangeDetected_S1_carry__1_n_0\,
      CO(3 downto 2) => \NLW_ChangeDetected_S1_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ChangeDetected_S1,
      CO(0) => \ChangeDetected_S1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ChangeDetected_S1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ChangeDetected_S1_carry__2_i_1_n_0\,
      S(0) => \ChangeDetected_S1_carry__2_i_2_n_0\
    );
\ChangeDetected_S1_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(39),
      I1 => PreviousData_DP(39),
      I2 => D(40),
      I3 => PreviousData_DP(40),
      I4 => PreviousData_DP(41),
      I5 => D(41),
      O => \ChangeDetected_S1_carry__2_i_1_n_0\
    );
\ChangeDetected_S1_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(36),
      I1 => PreviousData_DP(36),
      I2 => D(37),
      I3 => PreviousData_DP(37),
      I4 => PreviousData_DP(38),
      I5 => D(38),
      O => \ChangeDetected_S1_carry__2_i_2_n_0\
    );
\ChangeDetected_S1_carry_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(9),
      I1 => PreviousData_DP(9),
      I2 => D(10),
      I3 => PreviousData_DP(10),
      I4 => PreviousData_DP(11),
      I5 => D(11),
      O => \ChangeDetected_S1_carry_i_1__34_n_0\
    );
\ChangeDetected_S1_carry_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(8),
      I1 => PreviousData_DP(8),
      I2 => D(6),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(7),
      I5 => D(7),
      O => \ChangeDetected_S1_carry_i_2__34_n_0\
    );
\ChangeDetected_S1_carry_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(3),
      I1 => PreviousData_DP(3),
      I2 => D(4),
      I3 => PreviousData_DP(4),
      I4 => PreviousData_DP(5),
      I5 => D(5),
      O => \ChangeDetected_S1_carry_i_3__34_n_0\
    );
\ChangeDetected_S1_carry_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(2),
      I1 => PreviousData_DP(2),
      I2 => D(0),
      I3 => PreviousData_DP(0),
      I4 => PreviousData_DP(1),
      I5 => D(1),
      O => \ChangeDetected_S1_carry_i_4__26_n_0\
    );
\PreviousData_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(0),
      Q => PreviousData_DP(0)
    );
\PreviousData_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(10),
      Q => PreviousData_DP(10)
    );
\PreviousData_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(11),
      Q => PreviousData_DP(11)
    );
\PreviousData_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(12),
      Q => PreviousData_DP(12)
    );
\PreviousData_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(13),
      Q => PreviousData_DP(13)
    );
\PreviousData_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(14),
      Q => PreviousData_DP(14)
    );
\PreviousData_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(15),
      Q => PreviousData_DP(15)
    );
\PreviousData_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(16),
      Q => PreviousData_DP(16)
    );
\PreviousData_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(17),
      Q => PreviousData_DP(17)
    );
\PreviousData_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(18),
      Q => PreviousData_DP(18)
    );
\PreviousData_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(19),
      Q => PreviousData_DP(19)
    );
\PreviousData_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(1),
      Q => PreviousData_DP(1)
    );
\PreviousData_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(20),
      Q => PreviousData_DP(20)
    );
\PreviousData_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(21),
      Q => PreviousData_DP(21)
    );
\PreviousData_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(22),
      Q => PreviousData_DP(22)
    );
\PreviousData_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(23),
      Q => PreviousData_DP(23)
    );
\PreviousData_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(24),
      Q => PreviousData_DP(24)
    );
\PreviousData_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(25),
      Q => PreviousData_DP(25)
    );
\PreviousData_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(26),
      Q => PreviousData_DP(26)
    );
\PreviousData_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(27),
      Q => PreviousData_DP(27)
    );
\PreviousData_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(28),
      Q => PreviousData_DP(28)
    );
\PreviousData_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(29),
      Q => PreviousData_DP(29)
    );
\PreviousData_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(2),
      Q => PreviousData_DP(2)
    );
\PreviousData_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(30),
      Q => PreviousData_DP(30)
    );
\PreviousData_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(31),
      Q => PreviousData_DP(31)
    );
\PreviousData_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(32),
      Q => PreviousData_DP(32)
    );
\PreviousData_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(33),
      Q => PreviousData_DP(33)
    );
\PreviousData_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(34),
      Q => PreviousData_DP(34)
    );
\PreviousData_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(35),
      Q => PreviousData_DP(35)
    );
\PreviousData_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(36),
      Q => PreviousData_DP(36)
    );
\PreviousData_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(37),
      Q => PreviousData_DP(37)
    );
\PreviousData_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(38),
      Q => PreviousData_DP(38)
    );
\PreviousData_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(39),
      Q => PreviousData_DP(39)
    );
\PreviousData_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(3),
      Q => PreviousData_DP(3)
    );
\PreviousData_DP_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(40),
      Q => PreviousData_DP(40)
    );
\PreviousData_DP_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(41),
      Q => PreviousData_DP(41)
    );
\PreviousData_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(4),
      Q => PreviousData_DP(4)
    );
\PreviousData_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(5),
      Q => PreviousData_DP(5)
    );
\PreviousData_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(6),
      Q => PreviousData_DP(6)
    );
\PreviousData_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(7),
      Q => PreviousData_DP(7)
    );
\PreviousData_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(8),
      Q => PreviousData_DP(8)
    );
\PreviousData_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => D(9),
      Q => PreviousData_DP(9)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_59
     port map (
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      CO(0) => ChangeDetected_S1,
      \FSM_onehot_State_DP_reg[1]\ => ChipChanged_S,
      \FSM_onehot_State_DP_reg[23]\ => \FSM_onehot_State_DP_reg[23]\,
      \FSM_onehot_State_DP_reg[26]\(3 downto 0) => \FSM_onehot_State_DP_reg[26]\(3 downto 0),
      \FSM_onehot_State_DP_reg[29]\ => \FSM_onehot_State_DP_reg[29]\,
      \FSM_onehot_State_DP_reg[34]\ => \FSM_onehot_State_DP_reg[34]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg_0 => Memory_SP_reg,
      Memory_SP_reg_1 => Memory_SP_reg_0,
      Memory_SP_reg_2 => Memory_SP_reg_1,
      Memory_SP_reg_3 => Memory_SP_reg_2,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(1 downto 0) => \out\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ContinuousCounter is
  port (
    TimestampOverflow_S : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \AERSMOutFifoData_DO[0]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[1]\ : out STD_LOGIC;
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    \Output_SO_reg[0]\ : out STD_LOGIC;
    Overflow_S : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Memory_SP_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    HighestTimestampSent_SP_reg_0 : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    FifoData_DO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[4]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \Count_DP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    HighestTimestampSent_SN0 : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    State_DN1 : in STD_LOGIC;
    TimestampChanged_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC;
    BooleanToStdLogic : in STD_LOGIC;
    \TimestampBuffer_D_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    HighestTimestampSent_SN6_out : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ContinuousCounter : entity is "ContinuousCounter";
end brd_testAERDVSSM_0_0_ContinuousCounter;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ContinuousCounter is
  signal BooleanToStdLogic_1 : STD_LOGIC;
  signal Count_DN : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \Count_DP[14]_i_3_n_0\ : STD_LOGIC;
  signal \^highesttimestampsent_sp_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Count_DP[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Count_DP[11]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Count_DP[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Count_DP[13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Count_DP[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Count_DP[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Count_DP[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Count_DP[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Count_DP[9]_i_1\ : label is "soft_lutpair53";
begin
  HighestTimestampSent_SP_reg <= \^highesttimestampsent_sp_reg\;
  Q(14 downto 0) <= \^q\(14 downto 0);
AERSMOutFifoWrite_SO_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \State_DP_reg[4]_0\(4),
      I1 => \State_DP_reg[4]_0\(0),
      O => \^highesttimestampsent_sp_reg\
    );
\ChangeDetected_S1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(12),
      I1 => \TimestampBuffer_D_reg[14]\(12),
      I2 => \^q\(13),
      I3 => \TimestampBuffer_D_reg[14]\(13),
      I4 => \TimestampBuffer_D_reg[14]\(14),
      I5 => \^q\(14),
      O => Memory_SP_reg(0)
    );
ChangeDetected_S1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \TimestampBuffer_D_reg[14]\(9),
      I2 => \^q\(10),
      I3 => \TimestampBuffer_D_reg[14]\(10),
      I4 => \TimestampBuffer_D_reg[14]\(11),
      I5 => \^q\(11),
      O => S(3)
    );
ChangeDetected_S1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \TimestampBuffer_D_reg[14]\(6),
      I2 => \^q\(7),
      I3 => \TimestampBuffer_D_reg[14]\(7),
      I4 => \TimestampBuffer_D_reg[14]\(8),
      I5 => \^q\(8),
      O => S(2)
    );
ChangeDetected_S1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \TimestampBuffer_D_reg[14]\(3),
      I2 => \^q\(4),
      I3 => \TimestampBuffer_D_reg[14]\(4),
      I4 => \TimestampBuffer_D_reg[14]\(5),
      I5 => \^q\(5),
      O => S(1)
    );
ChangeDetected_S1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \TimestampBuffer_D_reg[14]\(0),
      I2 => \^q\(1),
      I3 => \TimestampBuffer_D_reg[14]\(1),
      I4 => \TimestampBuffer_D_reg[14]\(2),
      I5 => \^q\(2),
      O => S(0)
    );
\Count_DP[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \^q\(0),
      O => Count_DN(0)
    );
\Count_DP[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_6\,
      O => Count_DN(10)
    );
\Count_DP[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_5\,
      O => Count_DN(11)
    );
\Count_DP[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_4\,
      O => Count_DN(12)
    );
\Count_DP[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__2_n_7\,
      O => Count_DN(13)
    );
\Count_DP[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__2_n_6\,
      O => Count_DN(14)
    );
\Count_DP[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555545"
    )
        port map (
      I0 => BooleanToStdLogic_1,
      I1 => \State_DP_reg[4]_0\(4),
      I2 => \State_DP_reg[4]_0\(0),
      I3 => \State_DP_reg[4]_0\(3),
      I4 => \State_DP_reg[4]_0\(2),
      I5 => \State_DP_reg[4]_0\(1),
      O => \Count_DP[14]_i_3_n_0\
    );
\Count_DP[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => plusOp_carry_n_7,
      O => Count_DN(1)
    );
\Count_DP[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => plusOp_carry_n_6,
      O => Count_DN(2)
    );
\Count_DP[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => plusOp_carry_n_5,
      O => Count_DN(3)
    );
\Count_DP[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => plusOp_carry_n_4,
      O => Count_DN(4)
    );
\Count_DP[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_7\,
      O => Count_DN(5)
    );
\Count_DP[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_6\,
      O => Count_DN(6)
    );
\Count_DP[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_5\,
      O => Count_DN(7)
    );
\Count_DP[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_4\,
      O => Count_DN(8)
    );
\Count_DP[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[14]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_7\,
      O => Count_DN(9)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(0),
      Q => \^q\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(10),
      Q => \^q\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(11),
      Q => \^q\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(12),
      Q => \^q\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(13),
      Q => \^q\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(14),
      Q => \^q\(14)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(1),
      Q => \^q\(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(2),
      Q => \^q\(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(3),
      Q => \^q\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(4),
      Q => \^q\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(5),
      Q => \^q\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(6),
      Q => \^q\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(7),
      Q => \^q\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(8),
      Q => \^q\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]_0\(0),
      CLR => AR(0),
      D => Count_DN(9),
      Q => \^q\(9)
    );
\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_7
     port map (
      \AERSMOutFifoData_DO[0]\ => \AERSMOutFifoData_DO[0]\,
      \AERSMOutFifoData_DO[1]\ => \AERSMOutFifoData_DO[1]\,
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      AR(0) => AR(1),
      BooleanToStdLogic => BooleanToStdLogic,
      BooleanToStdLogic_1 => BooleanToStdLogic_1,
      \Count_DP_reg[0]\(0) => \Count_DP_reg[0]_0\(0),
      \Count_DP_reg[11]\ => TimestampOverflow_S,
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      E(0) => E(0),
      FifoData_DO(0) => FifoData_DO(0),
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SN6_out => HighestTimestampSent_SN6_out,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => HighestTimestampSent_SP_reg_0,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\ => \Output_SO_reg[0]\,
      Overflow_S => Overflow_S,
      Q(14 downto 0) => \^q\(14 downto 0),
      State_DN1 => State_DN1,
      \State_DP_reg[1]\ => \State_DP_reg[1]\,
      \State_DP_reg[1]_0\ => \State_DP_reg[1]_0\,
      \State_DP_reg[2]\ => \State_DP_reg[2]\,
      \State_DP_reg[4]\ => \State_DP_reg[4]\,
      \State_DP_reg[4]_0\(4 downto 0) => \State_DP_reg[4]_0\(4 downto 0),
      \State_DP_reg[4]_1\ => \^highesttimestampsent_sp_reg\,
      \SyncSignalSyncFF_S_reg[0]\ => \SyncSignalSyncFF_S_reg[0]\,
      TimestampChanged_S => TimestampChanged_S
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => \^q\(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \^q\(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => \^q\(12 downto 9)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 1) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^q\(14 downto 13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BooleanToStdLogic : out STD_LOGIC;
    State_DN1 : out STD_LOGIC;
    Memory_SP_reg : out STD_LOGIC;
    Overflow_S : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    \State_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \State_DP_reg[4]_0\ : in STD_LOGIC;
    \StateTimestampNext_DP_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[0]_0\ : in STD_LOGIC;
    TimestampOverflow_S : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    \OutFifoControl_SO_reg[AlmostEmpty_S]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    TimestampResetBuffer_S : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : in STD_LOGIC;
    \OutFifoControl_SO[AlmostEmpty_S]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ : entity is "ContinuousCounter";
end \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ is
  signal AERSMOutFifoWrite_SO_INST_0_i_8_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_9_n_0 : STD_LOGIC;
  signal \^booleantostdlogic\ : STD_LOGIC;
  signal \Count_DP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^state_dn1\ : STD_LOGIC;
  signal \State_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \State_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \^state_dp_reg[0]\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Count_DP[10]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Count_DP[11]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Count_DP[4]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Count_DP[6]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Count_DP[7]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Count_DP[8]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Count_DP[9]_i_1__0\ : label is "soft_lutpair61";
begin
  BooleanToStdLogic <= \^booleantostdlogic\;
  Q(11 downto 0) <= \^q\(11 downto 0);
  State_DN1 <= \^state_dn1\;
  \State_DP_reg[0]\ <= \^state_dp_reg[0]\;
AERSMOutFifoWrite_SO_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => AERSMOutFifoWrite_SO_INST_0_i_8_n_0,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => AERSMOutFifoWrite_SO_INST_0_i_9_n_0,
      O => \^state_dn1\
    );
AERSMOutFifoWrite_SO_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => AERSMOutFifoWrite_SO_INST_0_i_8_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(8),
      I2 => \^q\(10),
      I3 => \^q\(7),
      O => AERSMOutFifoWrite_SO_INST_0_i_9_n_0
    );
\Count_DP[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \^q\(0),
      O => \Count_DP[0]_i_1__0_n_0\
    );
\Count_DP[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_6\,
      O => \Count_DP[10]_i_1__0_n_0\
    );
\Count_DP[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_5\,
      O => \Count_DP[11]_i_2_n_0\
    );
\Count_DP[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545555555451"
    )
        port map (
      I0 => \^booleantostdlogic\,
      I1 => \State_DP_reg[4]\(1),
      I2 => \^state_dp_reg[0]\,
      I3 => \State_DP_reg[4]\(0),
      I4 => \State_DP_reg[4]\(4),
      I5 => TimestampOverflow_S,
      O => \Count_DP[11]_i_3_n_0\
    );
\Count_DP[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => plusOp_carry_n_7,
      O => \Count_DP[1]_i_1__0_n_0\
    );
\Count_DP[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => plusOp_carry_n_6,
      O => \Count_DP[2]_i_1__0_n_0\
    );
\Count_DP[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => plusOp_carry_n_5,
      O => \Count_DP[3]_i_1__0_n_0\
    );
\Count_DP[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => plusOp_carry_n_4,
      O => \Count_DP[4]_i_1__0_n_0\
    );
\Count_DP[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_7\,
      O => \Count_DP[5]_i_1__0_n_0\
    );
\Count_DP[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_6\,
      O => \Count_DP[6]_i_1__0_n_0\
    );
\Count_DP[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_5\,
      O => \Count_DP[7]_i_1__0_n_0\
    );
\Count_DP[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__0_n_4\,
      O => \Count_DP[8]_i_1__0_n_0\
    );
\Count_DP[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \plusOp_carry__1_n_7\,
      O => \Count_DP[9]_i_1__0_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[0]_i_1__0_n_0\,
      Q => \^q\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[10]_i_1__0_n_0\,
      Q => \^q\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[11]_i_2_n_0\,
      Q => \^q\(11)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[1]_i_1__0_n_0\,
      Q => \^q\(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[2]_i_1__0_n_0\,
      Q => \^q\(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[3]_i_1__0_n_0\,
      Q => \^q\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[4]_i_1__0_n_0\,
      Q => \^q\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[5]_i_1__0_n_0\,
      Q => \^q\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[6]_i_1__0_n_0\,
      Q => \^q\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[7]_i_1__0_n_0\,
      Q => \^q\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[8]_i_1__0_n_0\,
      Q => \^q\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[1]_1\(0),
      CLR => AR(0),
      D => \Count_DP[9]_i_1__0_n_0\,
      Q => \^q\(9)
    );
\State_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => \State_DP_reg[4]_0\,
      I1 => \^state_dp_reg[0]\,
      I2 => \State_DP_reg[4]\(1),
      I3 => \StateTimestampNext_DP_reg[1]\(0),
      I4 => \State_DP_reg[0]_0\,
      I5 => \State_DP[1]_i_3_n_0\,
      O => D(0)
    );
\State_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F100"
    )
        port map (
      I0 => AERSMFifoAlmostFull_AI,
      I1 => \OutFifoControl_SO_reg[AlmostEmpty_S]\,
      I2 => \^state_dn1\,
      I3 => \State_DP_reg[1]\,
      I4 => TimestampResetBuffer_S,
      I5 => AERSMFifoFull_AI,
      O => \State_DP[1]_i_3_n_0\
    );
\State_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00000001"
    )
        port map (
      I0 => \State_DP[4]_i_3_n_0\,
      I1 => \State_DP_reg[4]\(1),
      I2 => \State_DP_reg[4]\(2),
      I3 => \State_DP_reg[4]\(0),
      I4 => \State_DP_reg[4]\(4),
      I5 => \State_DP_reg[4]\(3),
      O => D(1)
    );
\State_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0FF8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \State_DP[4]_i_3_n_0\,
      I2 => \State_DP_reg[4]\(4),
      I3 => \State_DP_reg[4]\(0),
      I4 => \State_DP_reg[4]\(1),
      I5 => \^state_dp_reg[0]\,
      O => E(0)
    );
\State_DP[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF100000"
    )
        port map (
      I0 => \^state_dn1\,
      I1 => TimestampResetBuffer_S,
      I2 => AERSMFifoAlmostFull_AI,
      I3 => AERSMFifoFull_AI,
      I4 => \State_DP_reg[1]\,
      O => D(2)
    );
\State_DP[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^state_dn1\,
      I1 => TimestampResetBuffer_S,
      I2 => AERSMFifoFull_AI,
      I3 => AERSMFifoAlmostFull_AI,
      I4 => \OutFifoControl_SO[Empty_S]\,
      I5 => \OutFifoControl_SO[AlmostEmpty_S]\,
      O => \State_DP[4]_i_3_n_0\
    );
\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_6
     port map (
      AR(0) => AR(0),
      BooleanToStdLogic => \^booleantostdlogic\,
      \FSM_sequential_State_DP_reg[0]\ => \FSM_sequential_State_DP_reg[0]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => Memory_SP_reg,
      Overflow_S => Overflow_S,
      Q(11 downto 0) => \^q\(11 downto 0),
      \State_DP_reg[0]\ => \^state_dp_reg[0]\,
      \State_DP_reg[1]\ => \State_DP_reg[1]_0\,
      \State_DP_reg[3]\(1 downto 0) => \State_DP_reg[4]\(3 downto 2),
      TimestampResetBuffer_S => TimestampResetBuffer_S
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => \^q\(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \^q\(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DVSAERStateMachine is
  port (
    \Count_DP_reg[0]\ : out STD_LOGIC;
    \Count_DP_reg[3]\ : out STD_LOGIC;
    NOTMultiplexerConfigReg_DRun_S : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[39]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[27]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[35]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[39]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[19]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[23]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[27]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[31]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[35]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[39]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \FifoControl_SI[WriteSide][Write_S]\ : out STD_LOGIC;
    O204 : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \Count_DP_reg[39]_3\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \Count_DP_reg[39]_4\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \Count_DP_reg[39]_5\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncReset_RO : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DVSAERReq_ABI : in STD_LOGIC;
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DVSAERStateMachine : entity is "DVSAERStateMachine";
end brd_testAERDVSSM_0_0_DVSAERStateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DVSAERStateMachine is
  signal BOOL121_in : STD_LOGIC;
  signal BOOL123_in : STD_LOGIC;
  signal \Count_DP[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5_n_0\ : STD_LOGIC;
  signal \^count_dp_reg[0]\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \^count_dp_reg[3]\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal DVSAERAckReg_SB : STD_LOGIC;
  signal DVSAERAckReg_SB0 : STD_LOGIC;
  signal DVSAERResetReg_SB : STD_LOGIC;
  signal DVSEventDataReg_D : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal DVSEventOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal DVSEventOutValidReg_S : STD_LOGIC;
  signal DVSEventValidReg_S : STD_LOGIC;
  signal Output_SO : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Output_SO__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal PixelFilterInValidReg_S : STD_LOGIC;
  signal PixelFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal PixelFilterOutValidReg_S : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ROIFilterInValidReg_S : STD_LOGIC;
  signal ROIFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal ROIFilterOutValidReg_S : STD_LOGIC;
  signal RowOnlyFilterInValidReg_S : STD_LOGIC;
  signal \State_DN__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal State_DP : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  signal StatisticsEventsRow_SN : STD_LOGIC;
  signal StatisticsFilteredPixels_SN : STD_LOGIC;
  signal aerAckCounter_n_1 : STD_LOGIC;
  signal aerAckCounter_n_2 : STD_LOGIC;
  signal aerAckCounter_n_3 : STD_LOGIC;
  signal dvsEventDataRegister_n_12 : STD_LOGIC;
  signal dvsEventDataRegister_n_14 : STD_LOGIC;
  signal dvsEventDataRegister_n_15 : STD_LOGIC;
  signal dvsEventDataRegister_n_16 : STD_LOGIC;
  signal dvsEventDataRegister_n_17 : STD_LOGIC;
  signal dvsEventDataRegister_n_18 : STD_LOGIC;
  signal dvsEventDataRegister_n_19 : STD_LOGIC;
  signal dvsEventDataRegister_n_20 : STD_LOGIC;
  signal dvsEventDataRegister_n_21 : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_10\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_2\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_4\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_5\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_6\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_7\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_8\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_9\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_1\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_10\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_2\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_3\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_4\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_5\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_6\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_7\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_8\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_9\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterValidRegister_n_1\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsColumnReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsDroppedReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsRowReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\ : STD_LOGIC;
  signal \NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \DVSAERConfigReg_D_reg[Run_S]\ : label is "DVSAERConfigReg_D_reg[Run_S]";
  attribute ORIG_CELL_NAME of \DVSAERConfigReg_D_reg[Run_S]_rep\ : label is "DVSAERConfigReg_D_reg[Run_S]";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[2]\ : label is "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[2]\ : label is "yes";
begin
  \Count_DP_reg[0]\ <= \^count_dp_reg[0]\;
  \Count_DP_reg[3]\ <= \^count_dp_reg[3]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
\Count_DP[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      O => NOTMultiplexerConfigReg_DRun_S
    );
\Count_DP[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(2),
      O => \Count_DP[0]_i_2_n_0\
    );
\Count_DP[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(2),
      O => \Count_DP[0]_i_2__0_n_0\
    );
\Count_DP[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(2),
      O => \Count_DP[0]_i_2__1_n_0\
    );
\Count_DP[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(2),
      O => \Count_DP[0]_i_3_n_0\
    );
\Count_DP[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(1),
      O => \Count_DP[0]_i_3__0_n_0\
    );
\Count_DP[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(1),
      O => \Count_DP[0]_i_3__1_n_0\
    );
\Count_DP[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(1),
      O => \Count_DP[0]_i_3__2_n_0\
    );
\Count_DP[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(1),
      O => \Count_DP[0]_i_4_n_0\
    );
\Count_DP[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(0),
      O => \Count_DP[0]_i_4__0_n_0\
    );
\Count_DP[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(0),
      O => \Count_DP[0]_i_4__1_n_0\
    );
\Count_DP[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(0),
      O => \Count_DP[0]_i_4__2_n_0\
    );
\Count_DP[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(0),
      O => \Count_DP[0]_i_5_n_0\
    );
\Count_DP[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(14),
      O => \Count_DP[12]_i_2_n_0\
    );
\Count_DP[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(14),
      O => \Count_DP[12]_i_2__0_n_0\
    );
\Count_DP[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(14),
      O => \Count_DP[12]_i_2__1_n_0\
    );
\Count_DP[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(14),
      O => \Count_DP[12]_i_2__2_n_0\
    );
\Count_DP[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(13),
      O => \Count_DP[12]_i_3_n_0\
    );
\Count_DP[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(13),
      O => \Count_DP[12]_i_3__0_n_0\
    );
\Count_DP[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(13),
      O => \Count_DP[12]_i_3__1_n_0\
    );
\Count_DP[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(13),
      O => \Count_DP[12]_i_3__2_n_0\
    );
\Count_DP[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(12),
      O => \Count_DP[12]_i_4_n_0\
    );
\Count_DP[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(12),
      O => \Count_DP[12]_i_4__0_n_0\
    );
\Count_DP[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(12),
      O => \Count_DP[12]_i_4__1_n_0\
    );
\Count_DP[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(12),
      O => \Count_DP[12]_i_4__2_n_0\
    );
\Count_DP[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(11),
      O => \Count_DP[12]_i_5_n_0\
    );
\Count_DP[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(11),
      O => \Count_DP[12]_i_5__0_n_0\
    );
\Count_DP[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(11),
      O => \Count_DP[12]_i_5__1_n_0\
    );
\Count_DP[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(11),
      O => \Count_DP[12]_i_5__2_n_0\
    );
\Count_DP[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(18),
      O => \Count_DP[16]_i_2_n_0\
    );
\Count_DP[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(18),
      O => \Count_DP[16]_i_2__0_n_0\
    );
\Count_DP[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(18),
      O => \Count_DP[16]_i_2__1_n_0\
    );
\Count_DP[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(18),
      O => \Count_DP[16]_i_2__2_n_0\
    );
\Count_DP[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(17),
      O => \Count_DP[16]_i_3_n_0\
    );
\Count_DP[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(17),
      O => \Count_DP[16]_i_3__0_n_0\
    );
\Count_DP[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(17),
      O => \Count_DP[16]_i_3__1_n_0\
    );
\Count_DP[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(17),
      O => \Count_DP[16]_i_3__2_n_0\
    );
\Count_DP[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(16),
      O => \Count_DP[16]_i_4_n_0\
    );
\Count_DP[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(16),
      O => \Count_DP[16]_i_4__0_n_0\
    );
\Count_DP[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(16),
      O => \Count_DP[16]_i_4__1_n_0\
    );
\Count_DP[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(16),
      O => \Count_DP[16]_i_4__2_n_0\
    );
\Count_DP[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(15),
      O => \Count_DP[16]_i_5_n_0\
    );
\Count_DP[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(15),
      O => \Count_DP[16]_i_5__0_n_0\
    );
\Count_DP[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(15),
      O => \Count_DP[16]_i_5__1_n_0\
    );
\Count_DP[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(15),
      O => \Count_DP[16]_i_5__2_n_0\
    );
\Count_DP[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(22),
      O => \Count_DP[20]_i_2_n_0\
    );
\Count_DP[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(22),
      O => \Count_DP[20]_i_2__0_n_0\
    );
\Count_DP[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(22),
      O => \Count_DP[20]_i_2__1_n_0\
    );
\Count_DP[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(22),
      O => \Count_DP[20]_i_2__2_n_0\
    );
\Count_DP[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(21),
      O => \Count_DP[20]_i_3_n_0\
    );
\Count_DP[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(21),
      O => \Count_DP[20]_i_3__0_n_0\
    );
\Count_DP[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(21),
      O => \Count_DP[20]_i_3__1_n_0\
    );
\Count_DP[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(21),
      O => \Count_DP[20]_i_3__2_n_0\
    );
\Count_DP[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(20),
      O => \Count_DP[20]_i_4_n_0\
    );
\Count_DP[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(20),
      O => \Count_DP[20]_i_4__0_n_0\
    );
\Count_DP[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(20),
      O => \Count_DP[20]_i_4__1_n_0\
    );
\Count_DP[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(20),
      O => \Count_DP[20]_i_4__2_n_0\
    );
\Count_DP[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(19),
      O => \Count_DP[20]_i_5_n_0\
    );
\Count_DP[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(19),
      O => \Count_DP[20]_i_5__0_n_0\
    );
\Count_DP[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(19),
      O => \Count_DP[20]_i_5__1_n_0\
    );
\Count_DP[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(19),
      O => \Count_DP[20]_i_5__2_n_0\
    );
\Count_DP[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(26),
      O => \Count_DP[24]_i_2_n_0\
    );
\Count_DP[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(26),
      O => \Count_DP[24]_i_2__0_n_0\
    );
\Count_DP[24]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(26),
      O => \Count_DP[24]_i_2__1_n_0\
    );
\Count_DP[24]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(26),
      O => \Count_DP[24]_i_2__2_n_0\
    );
\Count_DP[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(25),
      O => \Count_DP[24]_i_3_n_0\
    );
\Count_DP[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(25),
      O => \Count_DP[24]_i_3__0_n_0\
    );
\Count_DP[24]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(25),
      O => \Count_DP[24]_i_3__1_n_0\
    );
\Count_DP[24]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(25),
      O => \Count_DP[24]_i_3__2_n_0\
    );
\Count_DP[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(24),
      O => \Count_DP[24]_i_4_n_0\
    );
\Count_DP[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(24),
      O => \Count_DP[24]_i_4__0_n_0\
    );
\Count_DP[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(24),
      O => \Count_DP[24]_i_4__1_n_0\
    );
\Count_DP[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(24),
      O => \Count_DP[24]_i_4__2_n_0\
    );
\Count_DP[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(23),
      O => \Count_DP[24]_i_5_n_0\
    );
\Count_DP[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(23),
      O => \Count_DP[24]_i_5__0_n_0\
    );
\Count_DP[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(23),
      O => \Count_DP[24]_i_5__1_n_0\
    );
\Count_DP[24]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(23),
      O => \Count_DP[24]_i_5__2_n_0\
    );
\Count_DP[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(30),
      O => \Count_DP[28]_i_2_n_0\
    );
\Count_DP[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(30),
      O => \Count_DP[28]_i_2__0_n_0\
    );
\Count_DP[28]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(30),
      O => \Count_DP[28]_i_2__1_n_0\
    );
\Count_DP[28]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(30),
      O => \Count_DP[28]_i_2__2_n_0\
    );
\Count_DP[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(29),
      O => \Count_DP[28]_i_3_n_0\
    );
\Count_DP[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(29),
      O => \Count_DP[28]_i_3__0_n_0\
    );
\Count_DP[28]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(29),
      O => \Count_DP[28]_i_3__1_n_0\
    );
\Count_DP[28]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(29),
      O => \Count_DP[28]_i_3__2_n_0\
    );
\Count_DP[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(28),
      O => \Count_DP[28]_i_4_n_0\
    );
\Count_DP[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(28),
      O => \Count_DP[28]_i_4__0_n_0\
    );
\Count_DP[28]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(28),
      O => \Count_DP[28]_i_4__1_n_0\
    );
\Count_DP[28]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(28),
      O => \Count_DP[28]_i_4__2_n_0\
    );
\Count_DP[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(27),
      O => \Count_DP[28]_i_5_n_0\
    );
\Count_DP[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(27),
      O => \Count_DP[28]_i_5__0_n_0\
    );
\Count_DP[28]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(27),
      O => \Count_DP[28]_i_5__1_n_0\
    );
\Count_DP[28]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(27),
      O => \Count_DP[28]_i_5__2_n_0\
    );
\Count_DP[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(34),
      O => \Count_DP[32]_i_2_n_0\
    );
\Count_DP[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(34),
      O => \Count_DP[32]_i_2__0_n_0\
    );
\Count_DP[32]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(34),
      O => \Count_DP[32]_i_2__1_n_0\
    );
\Count_DP[32]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(34),
      O => \Count_DP[32]_i_2__2_n_0\
    );
\Count_DP[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(33),
      O => \Count_DP[32]_i_3_n_0\
    );
\Count_DP[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(33),
      O => \Count_DP[32]_i_3__0_n_0\
    );
\Count_DP[32]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(33),
      O => \Count_DP[32]_i_3__1_n_0\
    );
\Count_DP[32]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(33),
      O => \Count_DP[32]_i_3__2_n_0\
    );
\Count_DP[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(32),
      O => \Count_DP[32]_i_4_n_0\
    );
\Count_DP[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(32),
      O => \Count_DP[32]_i_4__0_n_0\
    );
\Count_DP[32]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(32),
      O => \Count_DP[32]_i_4__1_n_0\
    );
\Count_DP[32]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(32),
      O => \Count_DP[32]_i_4__2_n_0\
    );
\Count_DP[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(31),
      O => \Count_DP[32]_i_5_n_0\
    );
\Count_DP[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(31),
      O => \Count_DP[32]_i_5__0_n_0\
    );
\Count_DP[32]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(31),
      O => \Count_DP[32]_i_5__1_n_0\
    );
\Count_DP[32]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(31),
      O => \Count_DP[32]_i_5__2_n_0\
    );
\Count_DP[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(38),
      O => \Count_DP[36]_i_2_n_0\
    );
\Count_DP[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(38),
      O => \Count_DP[36]_i_2__0_n_0\
    );
\Count_DP[36]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(38),
      O => \Count_DP[36]_i_2__1_n_0\
    );
\Count_DP[36]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(38),
      O => \Count_DP[36]_i_2__2_n_0\
    );
\Count_DP[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(37),
      O => \Count_DP[36]_i_3_n_0\
    );
\Count_DP[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(37),
      O => \Count_DP[36]_i_3__0_n_0\
    );
\Count_DP[36]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(37),
      O => \Count_DP[36]_i_3__1_n_0\
    );
\Count_DP[36]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(37),
      O => \Count_DP[36]_i_3__2_n_0\
    );
\Count_DP[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(36),
      O => \Count_DP[36]_i_4_n_0\
    );
\Count_DP[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(36),
      O => \Count_DP[36]_i_4__0_n_0\
    );
\Count_DP[36]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(36),
      O => \Count_DP[36]_i_4__1_n_0\
    );
\Count_DP[36]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(36),
      O => \Count_DP[36]_i_4__2_n_0\
    );
\Count_DP[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(35),
      O => \Count_DP[36]_i_5_n_0\
    );
\Count_DP[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(35),
      O => \Count_DP[36]_i_5__0_n_0\
    );
\Count_DP[36]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(35),
      O => \Count_DP[36]_i_5__1_n_0\
    );
\Count_DP[36]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(35),
      O => \Count_DP[36]_i_5__2_n_0\
    );
\Count_DP[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(6),
      O => \Count_DP[4]_i_2_n_0\
    );
\Count_DP[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(6),
      O => \Count_DP[4]_i_2__0_n_0\
    );
\Count_DP[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(6),
      O => \Count_DP[4]_i_2__1_n_0\
    );
\Count_DP[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(6),
      O => \Count_DP[4]_i_2__2_n_0\
    );
\Count_DP[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(5),
      O => \Count_DP[4]_i_3_n_0\
    );
\Count_DP[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(5),
      O => \Count_DP[4]_i_3__0_n_0\
    );
\Count_DP[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(5),
      O => \Count_DP[4]_i_3__1_n_0\
    );
\Count_DP[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(5),
      O => \Count_DP[4]_i_3__2_n_0\
    );
\Count_DP[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(4),
      O => \Count_DP[4]_i_4_n_0\
    );
\Count_DP[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(4),
      O => \Count_DP[4]_i_4__0_n_0\
    );
\Count_DP[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(4),
      O => \Count_DP[4]_i_4__1_n_0\
    );
\Count_DP[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(4),
      O => \Count_DP[4]_i_4__2_n_0\
    );
\Count_DP[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(3),
      O => \Count_DP[4]_i_5_n_0\
    );
\Count_DP[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(3),
      O => \Count_DP[4]_i_5__0_n_0\
    );
\Count_DP[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(3),
      O => \Count_DP[4]_i_5__1_n_0\
    );
\Count_DP[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(3),
      O => \Count_DP[4]_i_5__2_n_0\
    );
\Count_DP[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(10),
      O => \Count_DP[8]_i_2_n_0\
    );
\Count_DP[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(10),
      O => \Count_DP[8]_i_2__0_n_0\
    );
\Count_DP[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(10),
      O => \Count_DP[8]_i_2__1_n_0\
    );
\Count_DP[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(10),
      O => \Count_DP[8]_i_2__2_n_0\
    );
\Count_DP[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(9),
      O => \Count_DP[8]_i_3_n_0\
    );
\Count_DP[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(9),
      O => \Count_DP[8]_i_3__0_n_0\
    );
\Count_DP[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(9),
      O => \Count_DP[8]_i_3__1_n_0\
    );
\Count_DP[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(9),
      O => \Count_DP[8]_i_3__2_n_0\
    );
\Count_DP[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(8),
      O => \Count_DP[8]_i_4_n_0\
    );
\Count_DP[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(8),
      O => \Count_DP[8]_i_4__0_n_0\
    );
\Count_DP[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(8),
      O => \Count_DP[8]_i_4__1_n_0\
    );
\Count_DP[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(8),
      O => \Count_DP[8]_i_4__2_n_0\
    );
\Count_DP[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => D(7),
      O => \Count_DP[8]_i_5_n_0\
    );
\Count_DP[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_3\(7),
      O => \Count_DP[8]_i_5__0_n_0\
    );
\Count_DP[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(7),
      O => \Count_DP[8]_i_5__1_n_0\
    );
\Count_DP[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(7),
      O => \Count_DP[8]_i_5__2_n_0\
    );
\Count_DP_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_1_n_0\,
      CO(2) => \Count_DP_reg[0]_i_1_n_1\,
      CO(1) => \Count_DP_reg[0]_i_1_n_2\,
      CO(0) => \Count_DP_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count_dp_reg[3]\,
      O(3 downto 0) => \Count_DP_reg[3]_0\(3 downto 0),
      S(3) => \Count_DP[0]_i_2_n_0\,
      S(2) => \Count_DP[0]_i_3__0_n_0\,
      S(1) => \Count_DP[0]_i_4__0_n_0\,
      S(0) => \Count_DP_reg[0]_0\(0)
    );
\Count_DP_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[0]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[0]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count_dp_reg[3]\,
      O(3 downto 0) => \Count_DP_reg[3]_1\(3 downto 0),
      S(3) => \Count_DP[0]_i_2__0_n_0\,
      S(2) => \Count_DP[0]_i_3__1_n_0\,
      S(1) => \Count_DP[0]_i_4__1_n_0\,
      S(0) => \Count_DP_reg[0]_1\(0)
    );
\Count_DP_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[0]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[0]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count_dp_reg[3]\,
      O(3 downto 0) => \Count_DP_reg[3]_2\(3 downto 0),
      S(3) => \Count_DP[0]_i_2__1_n_0\,
      S(2) => \Count_DP[0]_i_3__2_n_0\,
      S(1) => \Count_DP[0]_i_4__2_n_0\,
      S(0) => \Count_DP_reg[0]_2\(0)
    );
\Count_DP_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count_dp_reg[3]\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \Count_DP[0]_i_3_n_0\,
      S(2) => \Count_DP[0]_i_4_n_0\,
      S(1) => \Count_DP[0]_i_5_n_0\,
      S(0) => S(0)
    );
\Count_DP_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[15]\(3 downto 0),
      S(3) => \Count_DP[12]_i_2_n_0\,
      S(2) => \Count_DP[12]_i_3_n_0\,
      S(1) => \Count_DP[12]_i_4_n_0\,
      S(0) => \Count_DP[12]_i_5_n_0\
    );
\Count_DP_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[15]_0\(3 downto 0),
      S(3) => \Count_DP[12]_i_2__0_n_0\,
      S(2) => \Count_DP[12]_i_3__0_n_0\,
      S(1) => \Count_DP[12]_i_4__0_n_0\,
      S(0) => \Count_DP[12]_i_5__0_n_0\
    );
\Count_DP_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[15]_1\(3 downto 0),
      S(3) => \Count_DP[12]_i_2__1_n_0\,
      S(2) => \Count_DP[12]_i_3__1_n_0\,
      S(1) => \Count_DP[12]_i_4__1_n_0\,
      S(0) => \Count_DP[12]_i_5__1_n_0\
    );
\Count_DP_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[15]_2\(3 downto 0),
      S(3) => \Count_DP[12]_i_2__2_n_0\,
      S(2) => \Count_DP[12]_i_3__2_n_0\,
      S(1) => \Count_DP[12]_i_4__2_n_0\,
      S(0) => \Count_DP[12]_i_5__2_n_0\
    );
\Count_DP_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[19]\(3 downto 0),
      S(3) => \Count_DP[16]_i_2_n_0\,
      S(2) => \Count_DP[16]_i_3_n_0\,
      S(1) => \Count_DP[16]_i_4_n_0\,
      S(0) => \Count_DP[16]_i_5_n_0\
    );
\Count_DP_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[19]_0\(3 downto 0),
      S(3) => \Count_DP[16]_i_2__0_n_0\,
      S(2) => \Count_DP[16]_i_3__0_n_0\,
      S(1) => \Count_DP[16]_i_4__0_n_0\,
      S(0) => \Count_DP[16]_i_5__0_n_0\
    );
\Count_DP_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[19]_1\(3 downto 0),
      S(3) => \Count_DP[16]_i_2__1_n_0\,
      S(2) => \Count_DP[16]_i_3__1_n_0\,
      S(1) => \Count_DP[16]_i_4__1_n_0\,
      S(0) => \Count_DP[16]_i_5__1_n_0\
    );
\Count_DP_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[19]_2\(3 downto 0),
      S(3) => \Count_DP[16]_i_2__2_n_0\,
      S(2) => \Count_DP[16]_i_3__2_n_0\,
      S(1) => \Count_DP[16]_i_4__2_n_0\,
      S(0) => \Count_DP[16]_i_5__2_n_0\
    );
\Count_DP_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[23]\(3 downto 0),
      S(3) => \Count_DP[20]_i_2_n_0\,
      S(2) => \Count_DP[20]_i_3_n_0\,
      S(1) => \Count_DP[20]_i_4_n_0\,
      S(0) => \Count_DP[20]_i_5_n_0\
    );
\Count_DP_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[23]_0\(3 downto 0),
      S(3) => \Count_DP[20]_i_2__0_n_0\,
      S(2) => \Count_DP[20]_i_3__0_n_0\,
      S(1) => \Count_DP[20]_i_4__0_n_0\,
      S(0) => \Count_DP[20]_i_5__0_n_0\
    );
\Count_DP_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[23]_1\(3 downto 0),
      S(3) => \Count_DP[20]_i_2__1_n_0\,
      S(2) => \Count_DP[20]_i_3__1_n_0\,
      S(1) => \Count_DP[20]_i_4__1_n_0\,
      S(0) => \Count_DP[20]_i_5__1_n_0\
    );
\Count_DP_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[23]_2\(3 downto 0),
      S(3) => \Count_DP[20]_i_2__2_n_0\,
      S(2) => \Count_DP[20]_i_3__2_n_0\,
      S(1) => \Count_DP[20]_i_4__2_n_0\,
      S(0) => \Count_DP[20]_i_5__2_n_0\
    );
\Count_DP_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[27]\(3 downto 0),
      S(3) => \Count_DP[24]_i_2_n_0\,
      S(2) => \Count_DP[24]_i_3_n_0\,
      S(1) => \Count_DP[24]_i_4_n_0\,
      S(0) => \Count_DP[24]_i_5_n_0\
    );
\Count_DP_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[27]_0\(3 downto 0),
      S(3) => \Count_DP[24]_i_2__0_n_0\,
      S(2) => \Count_DP[24]_i_3__0_n_0\,
      S(1) => \Count_DP[24]_i_4__0_n_0\,
      S(0) => \Count_DP[24]_i_5__0_n_0\
    );
\Count_DP_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[27]_1\(3 downto 0),
      S(3) => \Count_DP[24]_i_2__1_n_0\,
      S(2) => \Count_DP[24]_i_3__1_n_0\,
      S(1) => \Count_DP[24]_i_4__1_n_0\,
      S(0) => \Count_DP[24]_i_5__1_n_0\
    );
\Count_DP_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[27]_2\(3 downto 0),
      S(3) => \Count_DP[24]_i_2__2_n_0\,
      S(2) => \Count_DP[24]_i_3__2_n_0\,
      S(1) => \Count_DP[24]_i_4__2_n_0\,
      S(0) => \Count_DP[24]_i_5__2_n_0\
    );
\Count_DP_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[31]\(3 downto 0),
      S(3) => \Count_DP[28]_i_2_n_0\,
      S(2) => \Count_DP[28]_i_3_n_0\,
      S(1) => \Count_DP[28]_i_4_n_0\,
      S(0) => \Count_DP[28]_i_5_n_0\
    );
\Count_DP_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[31]_0\(3 downto 0),
      S(3) => \Count_DP[28]_i_2__0_n_0\,
      S(2) => \Count_DP[28]_i_3__0_n_0\,
      S(1) => \Count_DP[28]_i_4__0_n_0\,
      S(0) => \Count_DP[28]_i_5__0_n_0\
    );
\Count_DP_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[31]_1\(3 downto 0),
      S(3) => \Count_DP[28]_i_2__1_n_0\,
      S(2) => \Count_DP[28]_i_3__1_n_0\,
      S(1) => \Count_DP[28]_i_4__1_n_0\,
      S(0) => \Count_DP[28]_i_5__1_n_0\
    );
\Count_DP_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[31]_2\(3 downto 0),
      S(3) => \Count_DP[28]_i_2__2_n_0\,
      S(2) => \Count_DP[28]_i_3__2_n_0\,
      S(1) => \Count_DP[28]_i_4__2_n_0\,
      S(0) => \Count_DP[28]_i_5__2_n_0\
    );
\Count_DP_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[35]\(3 downto 0),
      S(3) => \Count_DP[32]_i_2_n_0\,
      S(2) => \Count_DP[32]_i_3_n_0\,
      S(1) => \Count_DP[32]_i_4_n_0\,
      S(0) => \Count_DP[32]_i_5_n_0\
    );
\Count_DP_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[35]_0\(3 downto 0),
      S(3) => \Count_DP[32]_i_2__0_n_0\,
      S(2) => \Count_DP[32]_i_3__0_n_0\,
      S(1) => \Count_DP[32]_i_4__0_n_0\,
      S(0) => \Count_DP[32]_i_5__0_n_0\
    );
\Count_DP_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[35]_1\(3 downto 0),
      S(3) => \Count_DP[32]_i_2__1_n_0\,
      S(2) => \Count_DP[32]_i_3__1_n_0\,
      S(1) => \Count_DP[32]_i_4__1_n_0\,
      S(0) => \Count_DP[32]_i_5__1_n_0\
    );
\Count_DP_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[35]_2\(3 downto 0),
      S(3) => \Count_DP[32]_i_2__2_n_0\,
      S(2) => \Count_DP[32]_i_3__2_n_0\,
      S(1) => \Count_DP[32]_i_4__2_n_0\,
      S(0) => \Count_DP[32]_i_5__2_n_0\
    );
\Count_DP_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[39]\(3 downto 0),
      S(3) => \Count_DP[36]_i_2_n_0\,
      S(2) => \Count_DP[36]_i_3_n_0\,
      S(1) => \Count_DP[36]_i_4_n_0\,
      S(0) => \Count_DP[36]_i_5_n_0\
    );
\Count_DP_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__0_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[39]_0\(3 downto 0),
      S(3) => \Count_DP[36]_i_2__0_n_0\,
      S(2) => \Count_DP[36]_i_3__0_n_0\,
      S(1) => \Count_DP[36]_i_4__0_n_0\,
      S(0) => \Count_DP[36]_i_5__0_n_0\
    );
\Count_DP_reg[36]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__1_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[39]_1\(3 downto 0),
      S(3) => \Count_DP[36]_i_2__1_n_0\,
      S(2) => \Count_DP[36]_i_3__1_n_0\,
      S(1) => \Count_DP[36]_i_4__1_n_0\,
      S(0) => \Count_DP[36]_i_5__1_n_0\
    );
\Count_DP_reg[36]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__2_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[39]_2\(3 downto 0),
      S(3) => \Count_DP[36]_i_2__2_n_0\,
      S(2) => \Count_DP[36]_i_3__2_n_0\,
      S(1) => \Count_DP[36]_i_4__2_n_0\,
      S(0) => \Count_DP[36]_i_5__2_n_0\
    );
\Count_DP_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[7]\(3 downto 0),
      S(3) => \Count_DP[4]_i_2_n_0\,
      S(2) => \Count_DP[4]_i_3_n_0\,
      S(1) => \Count_DP[4]_i_4_n_0\,
      S(0) => \Count_DP[4]_i_5_n_0\
    );
\Count_DP_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_1_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[7]_0\(3 downto 0),
      S(3) => \Count_DP[4]_i_2__0_n_0\,
      S(2) => \Count_DP[4]_i_3__0_n_0\,
      S(1) => \Count_DP[4]_i_4__0_n_0\,
      S(0) => \Count_DP[4]_i_5__0_n_0\
    );
\Count_DP_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[7]_1\(3 downto 0),
      S(3) => \Count_DP[4]_i_2__1_n_0\,
      S(2) => \Count_DP[4]_i_3__1_n_0\,
      S(1) => \Count_DP[4]_i_4__1_n_0\,
      S(0) => \Count_DP[4]_i_5__1_n_0\
    );
\Count_DP_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[7]_2\(3 downto 0),
      S(3) => \Count_DP[4]_i_2__2_n_0\,
      S(2) => \Count_DP[4]_i_3__2_n_0\,
      S(1) => \Count_DP[4]_i_4__2_n_0\,
      S(0) => \Count_DP[4]_i_5__2_n_0\
    );
\Count_DP_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[11]\(3 downto 0),
      S(3) => \Count_DP[8]_i_2_n_0\,
      S(2) => \Count_DP[8]_i_3_n_0\,
      S(1) => \Count_DP[8]_i_4_n_0\,
      S(0) => \Count_DP[8]_i_5_n_0\
    );
\Count_DP_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[11]_0\(3 downto 0),
      S(3) => \Count_DP[8]_i_2__0_n_0\,
      S(2) => \Count_DP[8]_i_3__0_n_0\,
      S(1) => \Count_DP[8]_i_4__0_n_0\,
      S(0) => \Count_DP[8]_i_5__0_n_0\
    );
\Count_DP_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[11]_1\(3 downto 0),
      S(3) => \Count_DP[8]_i_2__1_n_0\,
      S(2) => \Count_DP[8]_i_3__1_n_0\,
      S(1) => \Count_DP[8]_i_4__1_n_0\,
      S(0) => \Count_DP[8]_i_5__1_n_0\
    );
\Count_DP_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[11]_2\(3 downto 0),
      S(3) => \Count_DP[8]_i_2__2_n_0\,
      S(2) => \Count_DP[8]_i_3__2_n_0\,
      S(1) => \Count_DP[8]_i_4__2_n_0\,
      S(0) => \Count_DP[8]_i_5__2_n_0\
    );
DVSAERAck_SBO_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => State_DP(2),
      I1 => State_DP(1),
      I2 => State_DP(0),
      O => DVSAERAckReg_SB0
    );
DVSAERAck_SBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => DVSAERAckReg_SB,
      PRE => SyncReset_RO,
      Q => DVSAERAck_SBO
    );
\DVSAERConfigReg_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => O204,
      Q => \^count_dp_reg[0]\
    );
\DVSAERConfigReg_D_reg[Run_S]_rep\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => O204,
      Q => \^count_dp_reg[3]\
    );
DVSAERReset_SBO_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FFE"
    )
        port map (
      I0 => \^count_dp_reg[0]\,
      I1 => State_DP(2),
      I2 => State_DP(0),
      I3 => State_DP(1),
      O => DVSAERResetReg_SB
    );
DVSAERReset_SBO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncReset_RO,
      D => DVSAERResetReg_SB,
      Q => DVSAERReset_SBO
    );
\FSM_sequential_State_DP[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0032003E"
    )
        port map (
      I0 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => State_DP(2),
      I4 => DVSAERData_AI(10),
      O => \State_DN__0\(1)
    );
\FSM_sequential_State_DP[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03030E02"
    )
        port map (
      I0 => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => DVSAERData_AI(10),
      I4 => State_DP(2),
      O => \State_DN__0\(2)
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => aerAckCounter_n_3,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => aerAckCounter_n_2,
      Q => State_DP(1)
    );
\FSM_sequential_State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => aerAckCounter_n_1,
      Q => State_DP(2)
    );
aerAckCounter: entity work.\brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\
     port map (
      AR(0) => AR(0),
      D(8) => DVSEventDataReg_D(12),
      D(7 downto 0) => DVSEventDataReg_D(7 downto 0),
      DI(0) => \^count_dp_reg[0]\,
      DVSAERAckReg_SB => DVSAERAckReg_SB,
      DVSAERAckReg_SB0 => DVSAERAckReg_SB0,
      DVSAERData_AI(8 downto 0) => DVSAERData_AI(8 downto 0),
      DVSAERData_AI_6_sp_1 => dvsEventDataRegister_n_12,
      DVSAERReq_ABI => DVSAERReq_ABI,
      DVSEventDataReg_D(0) => DVSEventDataReg_D(13),
      E(0) => DVSEventValidReg_S,
      \FSM_sequential_State_DP_reg[0]\ => aerAckCounter_n_3,
      \FSM_sequential_State_DP_reg[1]\ => aerAckCounter_n_2,
      \FSM_sequential_State_DP_reg[2]\ => aerAckCounter_n_1,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      LogicClk_CI => LogicClk_CI,
      \State_DN__0\(1 downto 0) => \State_DN__0\(2 downto 1),
      StatisticsEventsRow_SN => StatisticsEventsRow_SN,
      in0(2 downto 0) => State_DP(2 downto 0),
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
dvsEventDataRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\
     port map (
      CO(0) => BOOL121_in,
      \Count_DP_reg[2]\(8) => DVSEventDataReg_D(12),
      \Count_DP_reg[2]\(7 downto 0) => DVSEventDataReg_D(7 downto 0),
      \Count_DP_reg[2]_0\(0) => DVSEventValidReg_S,
      D(0) => DVSEventDataReg_D(13),
      DVSAERData_AI(5 downto 0) => DVSAERData_AI(9 downto 4),
      DVSEventOutValidReg_S => DVSEventOutValidReg_S,
      E(0) => ROIFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      Output_SO(7 downto 0) => Output_SO(7 downto 0),
      \Output_SO_reg[0]_0\ => dvsEventDataRegister_n_14,
      \Output_SO_reg[1]_0\ => dvsEventDataRegister_n_15,
      \Output_SO_reg[2]_0\ => dvsEventDataRegister_n_16,
      \Output_SO_reg[3]_0\ => dvsEventDataRegister_n_17,
      \Output_SO_reg[4]_0\ => dvsEventDataRegister_n_18,
      \Output_SO_reg[5]_0\ => dvsEventDataRegister_n_19,
      \Output_SO_reg[6]_0\ => dvsEventDataRegister_n_20,
      \Output_SO_reg[6]_1\(0) => BOOL123_in,
      \Output_SO_reg[7]_0\ => dvsEventDataRegister_n_12,
      \Output_SO_reg[7]_1\ => dvsEventDataRegister_n_21,
      Q(10) => DVSEventOutDataReg_D(13),
      Q(9) => \Output_SO__0\(12),
      Q(8 downto 0) => \Output_SO__0\(8 downto 0),
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0),
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
dvsEventValidRegister: entity work.brd_testAERDVSSM_0_0_SimpleRegister_9
     port map (
      DVSEventOutValidReg_S => DVSEventOutValidReg_S,
      E(0) => DVSEventValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
\pixelFilterSupportEnabled.pixelFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\
     port map (
      E(0) => PixelFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[13]_0\(10) => ROIFilterOutDataReg_D(13),
      \Output_SO_reg[13]_0\(9) => \roiFilterSupportEnabled.roiFilterDataRegister_n_1\,
      \Output_SO_reg[13]_0\(8) => \roiFilterSupportEnabled.roiFilterDataRegister_n_2\,
      \Output_SO_reg[13]_0\(7) => \roiFilterSupportEnabled.roiFilterDataRegister_n_3\,
      \Output_SO_reg[13]_0\(6) => \roiFilterSupportEnabled.roiFilterDataRegister_n_4\,
      \Output_SO_reg[13]_0\(5) => \roiFilterSupportEnabled.roiFilterDataRegister_n_5\,
      \Output_SO_reg[13]_0\(4) => \roiFilterSupportEnabled.roiFilterDataRegister_n_6\,
      \Output_SO_reg[13]_0\(3) => \roiFilterSupportEnabled.roiFilterDataRegister_n_7\,
      \Output_SO_reg[13]_0\(2) => \roiFilterSupportEnabled.roiFilterDataRegister_n_8\,
      \Output_SO_reg[13]_0\(1) => \roiFilterSupportEnabled.roiFilterDataRegister_n_9\,
      \Output_SO_reg[13]_0\(0) => \roiFilterSupportEnabled.roiFilterDataRegister_n_10\,
      Q(10) => PixelFilterOutDataReg_D(13),
      Q(9) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\,
      Q(8) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_2\,
      Q(7) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\,
      Q(6) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_4\,
      Q(5) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_5\,
      Q(4) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_6\,
      Q(3) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_7\,
      Q(2) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_8\,
      Q(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_9\,
      Q(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_10\,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\
     port map (
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\,
      \Output_SO_reg[0]_1\ => \roiFilterSupportEnabled.roiFilterValidRegister_n_1\,
      Q(7) => \roiFilterSupportEnabled.roiFilterDataRegister_n_3\,
      Q(6) => \roiFilterSupportEnabled.roiFilterDataRegister_n_4\,
      Q(5) => \roiFilterSupportEnabled.roiFilterDataRegister_n_5\,
      Q(4) => \roiFilterSupportEnabled.roiFilterDataRegister_n_6\,
      Q(3) => \roiFilterSupportEnabled.roiFilterDataRegister_n_7\,
      Q(2) => \roiFilterSupportEnabled.roiFilterDataRegister_n_8\,
      Q(1) => \roiFilterSupportEnabled.roiFilterDataRegister_n_9\,
      Q(0) => \roiFilterSupportEnabled.roiFilterDataRegister_n_10\,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
\pixelFilterSupportEnabled.pixelFilterValidRegister\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_11
     port map (
      D(0) => PixelFilterOutDataReg_D(13),
      E(0) => PixelFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      PixelFilterOutValidReg_S => PixelFilterOutValidReg_S,
      RowOnlyFilterInValidReg_S => RowOnlyFilterInValidReg_S,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
\roiFilterSupportEnabled.roiFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_12\
     port map (
      D(10) => DVSEventOutDataReg_D(13),
      D(9) => \Output_SO__0\(12),
      D(8 downto 0) => \Output_SO__0\(8 downto 0),
      E(0) => PixelFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(0) => ROIFilterInValidReg_S,
      \Output_SO_reg[2]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\,
      Q(10) => ROIFilterOutDataReg_D(13),
      Q(9) => \roiFilterSupportEnabled.roiFilterDataRegister_n_1\,
      Q(8) => \roiFilterSupportEnabled.roiFilterDataRegister_n_2\,
      Q(7) => \roiFilterSupportEnabled.roiFilterDataRegister_n_3\,
      Q(6) => \roiFilterSupportEnabled.roiFilterDataRegister_n_4\,
      Q(5) => \roiFilterSupportEnabled.roiFilterDataRegister_n_5\,
      Q(4) => \roiFilterSupportEnabled.roiFilterDataRegister_n_6\,
      Q(3) => \roiFilterSupportEnabled.roiFilterDataRegister_n_7\,
      Q(2) => \roiFilterSupportEnabled.roiFilterDataRegister_n_8\,
      Q(1) => \roiFilterSupportEnabled.roiFilterDataRegister_n_9\,
      Q(0) => \roiFilterSupportEnabled.roiFilterDataRegister_n_10\,
      ROIFilterOutValidReg_S => ROIFilterOutValidReg_S,
      StatisticsFilteredPixels_SN => StatisticsFilteredPixels_SN,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
\roiFilterSupportEnabled.roiFilterLastRowAddressRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_13\
     port map (
      CO(0) => BOOL121_in,
      DVSEventOutValidReg_S => DVSEventOutValidReg_S,
      LogicClk_CI => LogicClk_CI,
      Output_SO(7 downto 0) => Output_SO(7 downto 0),
      \Output_SO_reg[0]_0\(0) => BOOL123_in,
      \Output_SO_reg[0]_1\ => dvsEventDataRegister_n_14,
      \Output_SO_reg[1]_0\ => dvsEventDataRegister_n_15,
      \Output_SO_reg[2]_0\ => dvsEventDataRegister_n_16,
      \Output_SO_reg[3]_0\ => dvsEventDataRegister_n_17,
      \Output_SO_reg[4]_0\ => dvsEventDataRegister_n_18,
      \Output_SO_reg[5]_0\ => dvsEventDataRegister_n_19,
      \Output_SO_reg[6]_0\ => dvsEventDataRegister_n_20,
      \Output_SO_reg[7]_0\ => dvsEventDataRegister_n_21,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
\roiFilterSupportEnabled.roiFilterValidRegister\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_14
     port map (
      E(0) => ROIFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[7]\ => \roiFilterSupportEnabled.roiFilterValidRegister_n_1\,
      Q(0) => ROIFilterOutDataReg_D(13),
      ROIFilterOutValidReg_S => ROIFilterOutValidReg_S,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
rowOnlyFilterDataRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_15\
     port map (
      D(10) => PixelFilterOutDataReg_D(13),
      D(9) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\,
      D(8) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_2\,
      D(7) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\,
      D(6) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_4\,
      D(5) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_5\,
      D(4) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_6\,
      D(3) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_7\,
      D(2) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_8\,
      D(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_9\,
      D(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_10\,
      LogicClk_CI => LogicClk_CI,
      Q(10 downto 0) => \^q\(10 downto 0),
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
rowOnlyFilterValidRegister: entity work.brd_testAERDVSSM_0_0_SimpleRegister_16
     port map (
      \FifoControl_SI[WriteSide][Write_S]\ => \FifoControl_SI[WriteSide][Write_S]\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[13]\(0) => \^q\(10),
      PixelFilterOutValidReg_S => PixelFilterOutValidReg_S,
      Q(0) => PixelFilterOutDataReg_D(13),
      RowOnlyFilterInValidReg_S => RowOnlyFilterInValidReg_S,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => \SyncSignalSyncFF_S_reg_rep__14\(0)
    );
\statisticsSupport.StatisticsEventsColumnCounter\: entity work.brd_testAERDVSSM_0_0_Counter_17
     port map (
      DI(0) => \^count_dp_reg[0]\,
      \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\(39 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsColumnReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__16\(0) => \SyncSignalSyncFF_S_reg_rep__16\(0),
      \SyncSignalSyncFF_S_reg_rep__17\(0) => \SyncSignalSyncFF_S_reg_rep__17\(0)
    );
\statisticsSupport.StatisticsEventsColumnReg\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_18
     port map (
      AR(0) => AR(0),
      \Count_DP_reg[0]\ => \statisticsSupport.StatisticsEventsColumnReg_n_0\,
      D(0) => DVSEventDataReg_D(13),
      DI(0) => \^count_dp_reg[0]\,
      LogicClk_CI => LogicClk_CI
    );
\statisticsSupport.StatisticsEventsDroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_19
     port map (
      AR(0) => AR(0),
      DI(0) => \^count_dp_reg[0]\,
      \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\(39 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsDroppedReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__16\(0) => \SyncSignalSyncFF_S_reg_rep__16\(0),
      \SyncSignalSyncFF_S_reg_rep__17\(0) => \SyncSignalSyncFF_S_reg_rep__17\(0)
    );
\statisticsSupport.StatisticsEventsDroppedReg\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_20
     port map (
      AR(0) => AR(0),
      \Count_DP_reg[0]\ => \statisticsSupport.StatisticsEventsDroppedReg_n_0\,
      DI(0) => \^count_dp_reg[0]\,
      DVSAERReq_ABI => DVSAERReq_ABI,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      LogicClk_CI => LogicClk_CI,
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
\statisticsSupport.StatisticsEventsRowCounter\: entity work.brd_testAERDVSSM_0_0_Counter_21
     port map (
      DI(0) => \^count_dp_reg[0]\,
      \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\(39 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsRowReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__17\(0) => \SyncSignalSyncFF_S_reg_rep__17\(0)
    );
\statisticsSupport.StatisticsEventsRowReg\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_22
     port map (
      AR(0) => AR(0),
      \Count_DP_reg[0]\ => \statisticsSupport.StatisticsEventsRowReg_n_0\,
      DI(0) => \^count_dp_reg[0]\,
      LogicClk_CI => LogicClk_CI,
      StatisticsEventsRow_SN => StatisticsEventsRow_SN
    );
\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsCounter\: entity work.brd_testAERDVSSM_0_0_Counter_23
     port map (
      AR(0) => AR(0),
      DI(0) => \^count_dp_reg[0]\,
      \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\(39 downto 0) => \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\(39 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__17\(0) => \SyncSignalSyncFF_S_reg_rep__17\(0)
    );
\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_24
     port map (
      AR(0) => AR(0),
      \Count_DP_reg[0]\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\,
      DI(0) => \^count_dp_reg[0]\,
      LogicClk_CI => LogicClk_CI,
      StatisticsFilteredPixels_SN => StatisticsFilteredPixels_SN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_FIFO is
  port (
    \State_DP_reg[2]\ : out STD_LOGIC;
    FifoData_DO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[2]_0\ : out STD_LOGIC;
    \OutFifoControl_SO[AlmostEmpty_S]\ : out STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : out STD_LOGIC;
    \FifoControl_SO[WriteSide][AlmostFull_S]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \State_DP_reg[4]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FifoControl_SI[WriteSide][Write_S]\ : in STD_LOGIC;
    OutFifoData_DO : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \DVSAERFifoControlIn_S[ReadSide][Read_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__20\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_FIFO : entity is "FIFO";
end brd_testAERDVSSM_0_0_FIFO;

architecture STRUCTURE of brd_testAERDVSSM_0_0_FIFO is
  signal FIFOData_D : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FIFORead_S[Read_S]\ : STD_LOGIC;
  signal \FIFOState_S[AlmostEmpty_S]\ : STD_LOGIC;
  signal \FIFOState_S[Empty_S]\ : STD_LOGIC;
begin
fifo: entity work.brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO
     port map (
      AR(0) => AR(0),
      \FIFORead_S[Read_S]\ => \FIFORead_S[Read_S]\,
      \FIFOState_S[AlmostEmpty_S]\ => \FIFOState_S[AlmostEmpty_S]\,
      \FIFOState_S[Empty_S]\ => \FIFOState_S[Empty_S]\,
      \FifoControl_SI[WriteSide][Write_S]\ => \FifoControl_SI[WriteSide][Write_S]\,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \FifoControl_SO[WriteSide][AlmostFull_S]\,
      FifoData_DI(14 downto 0) => FIFOData_D(14 downto 0),
      LogicClk_CI => LogicClk_CI,
      OutFifoData_DO(10 downto 0) => OutFifoData_DO(10 downto 0)
    );
readSideOutputDelayReg: entity work.brd_testAERDVSSM_0_0_FIFOReadSideDelay
     port map (
      AR(0) => AR(0),
      D(0) => D(0),
      \DVSAERFifoControlIn_S[ReadSide][Read_S]\ => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      \FIFORead_S[Read_S]\ => \FIFORead_S[Read_S]\,
      \FIFOState_S[AlmostEmpty_S]\ => \FIFOState_S[AlmostEmpty_S]\,
      \FIFOState_S[Empty_S]\ => \FIFOState_S[Empty_S]\,
      FifoData_DO(14 downto 0) => FifoData_DO(14 downto 0),
      LogicClk_CI => LogicClk_CI,
      \OutFifoControl_SO[AlmostEmpty_S]\ => \OutFifoControl_SO[AlmostEmpty_S]\,
      \OutFifoControl_SO[Empty_S]\ => \OutFifoControl_SO[Empty_S]\,
      Q(1 downto 0) => Q(1 downto 0),
      \State_DP_reg[2]\ => \State_DP_reg[2]\,
      \State_DP_reg[2]_0\ => \State_DP_reg[2]_0\,
      \State_DP_reg[4]\ => \State_DP_reg[4]\,
      \SyncSignalSyncFF_S_reg_rep__15\(14 downto 0) => FIFOData_D(14 downto 0),
      \SyncSignalSyncFF_S_reg_rep__20\(0) => \SyncSignalSyncFF_S_reg_rep__20\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_LogicClockSynchronizer is
  port (
    SPISlaveSelectSync_SB : out STD_LOGIC;
    SPIClockSync_C : out STD_LOGIC;
    SPIMOSISync_D : out STD_LOGIC;
    SyncInClockSync_CO : out STD_LOGIC;
    SPIInputSRegMode_D_Debug : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SPIOutputSRegMode_D_Debug[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SPISlaveSelect_ABI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__23\ : in STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SPIClockEdgeDetectorReg_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_LogicClockSynchronizer : entity is "LogicClockSynchronizer";
end brd_testAERDVSSM_0_0_LogicClockSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_LogicClockSynchronizer is
  signal \^spiclocksync_c\ : STD_LOGIC;
begin
  SPIClockSync_C <= \^spiclocksync_c\;
syncSPIClock: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIClockSync_C => \^spiclocksync_c\,
      SPIClock_AI => SPIClock_AI,
      \SyncSignalSyncFF_S_reg_rep__23\ => \SyncSignalSyncFF_S_reg_rep__23\
    );
syncSPIMOSI: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIMOSISync_D => SPIMOSISync_D,
      SPIMOSI_AI => SPIMOSI_AI,
      \SyncSignalSyncFF_S_reg_rep__23\ => \SyncSignalSyncFF_S_reg_rep__23\
    );
syncSPISlaveSelect: entity work.brd_testAERDVSSM_0_0_DFFSynchronizer
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => \^spiclocksync_c\,
      SPIInputSRegMode_D_Debug(0) => SPIInputSRegMode_D_Debug(0),
      \SPIOutputSRegMode_D_Debug[0]\(0) => \SPIOutputSRegMode_D_Debug[0]\(0),
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      \SyncSignalSyncFF_S_reg_rep__23\ => \SyncSignalSyncFF_S_reg_rep__23\,
      \out\(1 downto 0) => \out\(1 downto 0)
    );
syncSyncInClock: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_2\
     port map (
      LogicClk_CI => LogicClk_CI,
      SyncInClockSync_CO => SyncInClockSync_CO,
      SyncInClock_AI => SyncInClock_AI,
      \SyncSignalSyncFF_S_reg_rep__13\(0) => \SyncSignalSyncFF_S_reg_rep__13\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SPIConfig is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SPIMISO_DZO : out STD_LOGIC;
    SPIClockEdgeDetectorReg_S : out STD_LOGIC;
    ConfigLatchInput_S_Debug : out STD_LOGIC;
    ReadOperationReg_SP_Debug : out STD_LOGIC;
    \BiasConfigReg_DP_reg[OffBn_D][0]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AnalogMux2_D][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SystemInfoOutput_DP_reg[13]\ : out STD_LOGIC;
    \SystemInfoOutput_DP_reg[13]_0\ : out STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][0]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[3]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[2]\ : out STD_LOGIC;
    \SPIBitCount_D_Debug[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MultiplexerConfigReg_DP_reg[Run_S]\ : out STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[AckExtensionRow_D][3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[2]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[Run_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]\ : out STD_LOGIC;
    \SPIOutputSRegMode_D_Debug[2]\ : out STD_LOGIC;
    ParamOutput_DP_Debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \BiasConfigReg_DP_reg[OffBn_D][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AEPuYBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PrBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[OVG2Lo_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ApsCasBpc_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[OVG1Lo_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[TX2OVG2Hi_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PrSFBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AEPuXBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[BiasBuffer_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[DigitalMux0_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[AnalogMux0_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[SSP_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[RefrBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AEPdBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[OnBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AdcRefLow_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PadFollBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[FalltimeBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AdcCompBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[BiasMux0_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasOutput_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \BiasConfigReg_DP_reg[SSN_D][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[LcolTimeoutBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ReadoutBufBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[DiffBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[IFThrBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[vADCTest_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[Gnd07_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[AdcRefHigh_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[IFRefrBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[LocalBufBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[PixInvBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[RisetimeBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[ApsROSFBn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[DACBufBp_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[AnalogMux2_D][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[AnalogMux1_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[DigitalMux3_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[DigitalMux2_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipConfigReg_DP_reg[DigitalMux1_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ChipOutput_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetTestPixel_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AERnArow_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[UseAOut_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TestADC_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]__0\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]__0\ : out STD_LOGIC;
    \SystemInfoOutput_DP_reg[13]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    SPISlaveSelectSync_SB : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SPIClockSync_C : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSN_D][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \BiasConfigReg_DP_reg[SSP_D][0]_0\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasConfigReg_DP_reg[SSP_D][14]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][13]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][12]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][11]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][10]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][9]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][8]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][7]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][6]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][5]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][4]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][3]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][2]\ : in STD_LOGIC;
    \BiasConfigReg_DP_reg[SSP_D][1]\ : in STD_LOGIC;
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigReg_DP_reg[Run_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]_1\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_1\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ : in STD_LOGIC;
    \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ParamAddressReg_DP_reg[3]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[2]_rep_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[2]_rep_1\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][2]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][2]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][2]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][3]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][3]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][3]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[2]_rep_2\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_1\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_2\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[Run_S]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ : in STD_LOGIC;
    SPIMOSISync_D : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_3\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_4\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_5\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_6\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_7\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_8\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_9\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_10\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_11\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_12\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_13\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_14\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_15\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_16\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_17\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_18\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_19\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_20\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[4]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[4]_1\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[4]_2\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[4]_3\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[4]_4\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[4]_5\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]__0_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_21\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[BiasMux0_D][1]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[DigitalMux3_D][1]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[BiasMux0_D][2]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[DigitalMux3_D][2]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[BiasMux0_D][3]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[DigitalMux3_D][3]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetTestPixel_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AERnArow_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[UseAOut_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[TestADC_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ : in STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Output_SO : in STD_LOGIC;
    \MultiplexerOutput_DP_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DVSAEROutput_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \BiasOutput_DP_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SystemInfoOutput_DP_reg[13]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ChipOutput_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SPIConfig : entity is "SPIConfig";
end brd_testAERDVSSM_0_0_SPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SPIConfig is
  signal \BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[AdcRefHigh_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ApsCasBpc_D][8]_i_5_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ApsROSFBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[DiffBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[FalltimeBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[IFThrBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[SSP_D][15]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \BiasConfigReg_DP[vADCTest_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \^biasconfigreg_dp_reg[offbn_d][0]\ : STD_LOGIC;
  signal \^biasconfigreg_dp_reg[ssn_d][0]\ : STD_LOGIC;
  signal \^biasconfigreg_dp_reg[ssn_d][15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BiasOutput_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[10]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[13]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[14]_i_3_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[1]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[5]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[6]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[7]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \BiasOutput_DP[9]_i_3_n_0\ : STD_LOGIC;
  signal \^biasoutput_dp_reg[2]\ : STD_LOGIC;
  signal \^biasoutput_dp_reg[3]\ : STD_LOGIC;
  signal \ChipConfigReg_DP[AERnArow_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[AdjustOVG1Lo_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[AdjustOVG2Lo_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[AdjustTX2OVG2Hi_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[TestADC_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0\ : STD_LOGIC;
  signal \ChipConfigReg_DP[UseAOut_S]_i_2_n_0\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[analogmux2_d][0]\ : STD_LOGIC;
  signal \^configlatchinput_s_debug\ : STD_LOGIC;
  signal ConfigModuleAddress_D : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ConfigParamAddress_D : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel5Row_D][7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[17]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[18]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[19]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[20]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[21]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[22]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[23]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[25]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[26]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[27]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[28]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[29]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[30]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[31]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \^dvsaeroutput_dp_reg[2]\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal LatchInputReg_SN : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of LatchInputReg_SN : signal is "yes";
  signal \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_5_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_6_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[17]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[18]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[19]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[20]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[21]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[22]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[23]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[25]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[26]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[27]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[28]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[29]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[30]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_5_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_6_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_7_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_5_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_6_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal ParamAddressReg_DN : STD_LOGIC;
  signal \ParamOutput_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[10]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[11]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[13]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[13]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[14]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[15]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[15]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[16]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[17]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[18]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[19]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[20]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[21]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[22]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[23]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[24]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[25]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[26]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[27]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[28]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[29]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[30]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[31]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[9]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \^paramoutput_dp_debug\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ReadOperationReg_SN : STD_LOGIC;
  signal \^readoperationreg_sp_debug\ : STD_LOGIC;
  signal \^spiclockedgedetectorreg_s\ : STD_LOGIC;
  signal SPIMISOReg_DZ : STD_LOGIC;
  signal SPIMISOReg_DZ0 : STD_LOGIC;
  signal SPISlaveSelectEdgeDetectorReg_S : STD_LOGIC;
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SystemInfoOutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \^systeminfooutput_dp_reg[13]\ : STD_LOGIC;
  signal \^systeminfooutput_dp_reg[13]_0\ : STD_LOGIC;
  signal \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\ : STD_LOGIC;
  signal \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal spiBitCounter_n_39 : STD_LOGIC;
  signal spiBitCounter_n_40 : STD_LOGIC;
  signal spiBitCounter_n_41 : STD_LOGIC;
  signal spiBitCounter_n_42 : STD_LOGIC;
  signal spiBitCounter_n_43 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[AEPuXBp_D][14]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[AEPuYBp_D][14]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[AdcRefHigh_D][8]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ApsCasBpc_D][8]_i_5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ApsROSFBn_D][14]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[DiffBn_D][14]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[FalltimeBn_D][14]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[IFRefrBn_D][14]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[IFThrBn_D][14]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[OVG1Lo_D][8]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[OffBn_D][14]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[PrBp_D][14]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[RefrBp_D][14]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[SSP_D][15]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \BiasConfigReg_DP[vADCTest_D][8]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \BiasOutput_DP[15]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ChipConfigReg_DP[DigitalMux0_D][3]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ChipConfigReg_DP[SelectGrayCounter_S]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel3Row_D][7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel4Row_D][7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel5Column_D][8]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel5Row_D][7]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel6Row_D][7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel7Row_D][7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterROIEndRow_D][7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[0]_i_8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[2]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[3]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[5]_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[6]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[6]_i_6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[6]_i_8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[8]_i_10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[8]_i_7\ : label is "soft_lutpair92";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[0]\ : label is "stinput:0010,stinputlatch:0100,stidle:0001,stoutput:1000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[1]\ : label is "stinput:0010,stinputlatch:0100,stidle:0001,stoutput:1000";
  attribute KEEP of \FSM_onehot_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[2]\ : label is "stinput:0010,stinputlatch:0100,stidle:0001,stoutput:1000";
  attribute KEEP of \FSM_onehot_State_DP_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[3]\ : label is "stinput:0010,stinputlatch:0100,stidle:0001,stoutput:1000";
  attribute KEEP of \FSM_onehot_State_DP_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[Run_S]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[Run_S]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[Run_S]_i_5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[TimestampRun_S]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[0]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[0]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[31]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[31]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[31]_i_6\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[31]_i_7\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[7]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[7]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[7]_i_6\ : label is "soft_lutpair87";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[0]\ : label is "ParamAddressReg_DP_reg[0]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[0]_rep\ : label is "ParamAddressReg_DP_reg[0]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[0]_rep__0\ : label is "ParamAddressReg_DP_reg[0]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[0]_rep__1\ : label is "ParamAddressReg_DP_reg[0]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[1]\ : label is "ParamAddressReg_DP_reg[1]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[1]_rep\ : label is "ParamAddressReg_DP_reg[1]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[1]_rep__0\ : label is "ParamAddressReg_DP_reg[1]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[1]_rep__1\ : label is "ParamAddressReg_DP_reg[1]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[2]\ : label is "ParamAddressReg_DP_reg[2]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[2]_rep\ : label is "ParamAddressReg_DP_reg[2]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[2]_rep__0\ : label is "ParamAddressReg_DP_reg[2]";
  attribute SOFT_HLUTNM of \ParamOutput_DP[12]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ParamOutput_DP[13]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ParamOutput_DP[13]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ParamOutput_DP[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ParamOutput_DP[31]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ParamOutput_DP[5]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[13]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[13]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SystemInfoOutput_DP[6]_i_1\ : label is "soft_lutpair104";
begin
  \BiasConfigReg_DP_reg[OffBn_D][0]\ <= \^biasconfigreg_dp_reg[offbn_d][0]\;
  \BiasConfigReg_DP_reg[SSN_D][0]\ <= \^biasconfigreg_dp_reg[ssn_d][0]\;
  \BiasConfigReg_DP_reg[SSN_D][15]\(15 downto 0) <= \^biasconfigreg_dp_reg[ssn_d][15]\(15 downto 0);
  \BiasOutput_DP_reg[2]\ <= \^biasoutput_dp_reg[2]\;
  \BiasOutput_DP_reg[3]\ <= \^biasoutput_dp_reg[3]\;
  \ChipConfigReg_DP_reg[AnalogMux2_D][0]\ <= \^chipconfigreg_dp_reg[analogmux2_d][0]\;
  ConfigLatchInput_S_Debug <= \^configlatchinput_s_debug\;
  \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]\ <= \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\;
  \DVSAEROutput_DP_reg[2]\ <= \^dvsaeroutput_dp_reg[2]\;
  ParamOutput_DP_Debug(31 downto 0) <= \^paramoutput_dp_debug\(31 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  ReadOperationReg_SP_Debug <= \^readoperationreg_sp_debug\;
  SPIClockEdgeDetectorReg_S <= \^spiclockedgedetectorreg_s\;
  \SystemInfoOutput_DP_reg[13]\ <= \^systeminfooutput_dp_reg[13]\;
  \SystemInfoOutput_DP_reg[13]_0\ <= \^systeminfooutput_dp_reg[13]_0\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
\BiasConfigReg_DP[AEPdBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[AEPdBn_D][0]\(0)
    );
\BiasConfigReg_DP[AEPuXBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => ConfigParamAddress_D(5),
      I5 => \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[AEPuXBp_D][0]\(0)
    );
\BiasConfigReg_DP[AEPuXBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      O => \BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[AEPuYBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\,
      I3 => ConfigParamAddress_D(5),
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[AEPuYBp_D][0]\(0)
    );
\BiasConfigReg_DP[AEPuYBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^systeminfooutput_dp_reg[13]\,
      O => \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[AdcCompBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\,
      I3 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \BiasConfigReg_DP_reg[AdcCompBp_D][0]\(0)
    );
\BiasConfigReg_DP[AdcRefHigh_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I5 => \BiasConfigReg_DP[AdcRefHigh_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[AdcRefHigh_D][0]\(0)
    );
\BiasConfigReg_DP[AdcRefHigh_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      O => \BiasConfigReg_DP[AdcRefHigh_D][8]_i_2_n_0\
    );
\BiasConfigReg_DP[AdcRefLow_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => ConfigParamAddress_D(5),
      I3 => \^q\(3),
      I4 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[AdcRefLow_D][0]\(0)
    );
\BiasConfigReg_DP[ApsCasBpc_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\,
      I4 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I5 => \^q\(2),
      O => \BiasConfigReg_DP_reg[ApsCasBpc_D][0]\(0)
    );
\BiasConfigReg_DP[ApsCasBpc_D][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => ConfigModuleAddress_D(5),
      I1 => ConfigModuleAddress_D(6),
      I2 => ConfigModuleAddress_D(0),
      I3 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_5_n_0\,
      I4 => \^configlatchinput_s_debug\,
      I5 => ConfigParamAddress_D(7),
      O => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\
    );
\BiasConfigReg_DP[ApsCasBpc_D][8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => ConfigParamAddress_D(6),
      O => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\
    );
\BiasConfigReg_DP[ApsCasBpc_D][8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => ConfigParamAddress_D(5),
      O => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\
    );
\BiasConfigReg_DP[ApsCasBpc_D][8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      O => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_5_n_0\
    );
\BiasConfigReg_DP[ApsROSFBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \^q\(2),
      I5 => \BiasConfigReg_DP[ApsROSFBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[ApsROSFBn_D][0]\(0)
    );
\BiasConfigReg_DP[ApsROSFBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \^q\(3),
      O => \BiasConfigReg_DP[ApsROSFBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[ArrayBiasBufferBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I5 => \BiasConfigReg_DP[AdcRefHigh_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][0]\(0)
    );
\BiasConfigReg_DP[ArrayLogicBufferBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I5 => \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][0]\(0)
    );
\BiasConfigReg_DP[BiasBuffer_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[AEPuXBp_D][14]_i_2_n_0\,
      I3 => ConfigParamAddress_D(5),
      I4 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I5 => \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[BiasBuffer_D][0]\(0)
    );
\BiasConfigReg_DP[DACBufBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\,
      I3 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \^q\(3),
      O => \BiasConfigReg_DP_reg[DACBufBp_D][0]\(0)
    );
\BiasConfigReg_DP[DiffBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[DiffBn_D][14]_i_2_n_0\,
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \^q\(2),
      O => \BiasConfigReg_DP_reg[DiffBn_D][0]\(0)
    );
\BiasConfigReg_DP[DiffBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \BiasConfigReg_DP[DiffBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[FalltimeBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => ConfigParamAddress_D(5),
      I3 => \^q\(2),
      I4 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I5 => \BiasConfigReg_DP[FalltimeBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[FalltimeBn_D][0]\(0)
    );
\BiasConfigReg_DP[FalltimeBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \BiasConfigReg_DP[FalltimeBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[Gnd07_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      O => \BiasConfigReg_DP_reg[Gnd07_D][0]\(0)
    );
\BiasConfigReg_DP[IFRefrBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \^q\(2),
      I5 => \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[IFRefrBn_D][0]\(0)
    );
\BiasConfigReg_DP[IFRefrBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[IFThrBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[IFThrBn_D][14]_i_2_n_0\,
      I4 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \BiasConfigReg_DP_reg[IFThrBn_D][0]\(0)
    );
\BiasConfigReg_DP[IFThrBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      O => \BiasConfigReg_DP[IFThrBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[LcolTimeoutBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \^q\(2),
      I5 => \BiasConfigReg_DP[FalltimeBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[LcolTimeoutBn_D][0]\(0)
    );
\BiasConfigReg_DP[LocalBufBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I5 => \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[LocalBufBn_D][0]\(0)
    );
\BiasConfigReg_DP[OVG1Lo_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[OVG1Lo_D][0]\(0)
    );
\BiasConfigReg_DP[OVG1Lo_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => \^q\(2),
      O => \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\
    );
\BiasConfigReg_DP[OVG2Lo_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_2_n_0\,
      I4 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I5 => \^q\(2),
      O => \BiasConfigReg_DP_reg[OVG2Lo_D][0]\(0)
    );
\BiasConfigReg_DP[OffBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \^q\(3),
      I5 => \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[OffBn_D][0]_0\(0)
    );
\BiasConfigReg_DP[OffBn_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => ConfigParamAddress_D(5),
      O => \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[OnBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => ConfigParamAddress_D(5),
      I3 => \^q\(3),
      I4 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[OnBn_D][0]\(0)
    );
\BiasConfigReg_DP[PadFollBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => ConfigParamAddress_D(5),
      I3 => \^q\(3),
      I4 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[PadFollBn_D][0]\(0)
    );
\BiasConfigReg_DP[PixInvBn_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[vADCTest_D][8]_i_2_n_0\,
      I4 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I5 => \^q\(2),
      O => \BiasConfigReg_DP_reg[PixInvBn_D][0]\(0)
    );
\BiasConfigReg_DP[PrBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[PrBp_D][0]\(0)
    );
\BiasConfigReg_DP[PrBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => ConfigParamAddress_D(5),
      O => \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[PrSFBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[OffBn_D][14]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I5 => \BiasConfigReg_DP[OVG1Lo_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[PrSFBp_D][0]\(0)
    );
\BiasConfigReg_DP[ReadoutBufBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\,
      I3 => \BiasConfigReg_DP[IFThrBn_D][14]_i_2_n_0\,
      I4 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I5 => \^q\(3),
      O => \BiasConfigReg_DP_reg[ReadoutBufBp_D][0]\(0)
    );
\BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => ConfigParamAddress_D(5),
      O => \BiasConfigReg_DP[ReadoutBufBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[RefrBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => ConfigParamAddress_D(5),
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I5 => \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[RefrBp_D][0]\(0)
    );
\BiasConfigReg_DP[RefrBp_D][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \BiasConfigReg_DP[RefrBp_D][14]_i_2_n_0\
    );
\BiasConfigReg_DP[RisetimeBp_D][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[PrBp_D][14]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \BiasConfigReg_DP[IFRefrBn_D][14]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[RisetimeBp_D][0]\(0)
    );
\BiasConfigReg_DP[SSN_D][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[AEPuYBp_D][14]_i_2_n_0\,
      I3 => ConfigParamAddress_D(5),
      I4 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I5 => \BiasConfigReg_DP[AdcRefHigh_D][8]_i_2_n_0\,
      O => \BiasConfigReg_DP_reg[SSN_D][0]_0\(0)
    );
\BiasConfigReg_DP[SSP_D][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[SSP_D][15]_i_2_n_0\,
      I3 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => ConfigParamAddress_D(5),
      O => \BiasConfigReg_DP_reg[SSP_D][0]\(0)
    );
\BiasConfigReg_DP[SSP_D][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      O => \BiasConfigReg_DP[SSP_D][15]_i_2_n_0\
    );
\BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I4 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I5 => \^q\(2),
      O => \BiasConfigReg_DP_reg[TX2OVG2Hi_D][0]\(0)
    );
\BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      O => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\
    );
\BiasConfigReg_DP[vADCTest_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]1__0\,
      I1 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      I2 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_4_n_0\,
      I3 => \BiasConfigReg_DP[vADCTest_D][8]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      O => \BiasConfigReg_DP_reg[vADCTest_D][0]\(0)
    );
\BiasConfigReg_DP[vADCTest_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      O => \BiasConfigReg_DP[vADCTest_D][8]_i_2_n_0\
    );
\BiasOutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_3\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_4\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[0]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(0)
    );
\BiasOutput_DP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(0),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][0]_0\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[0]_i_4_n_0\
    );
\BiasOutput_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[4]_1\,
      I1 => ConfigParamAddress_D(5),
      I2 => \^q\(3),
      I3 => \BiasOutput_DP[10]_i_3_n_0\,
      I4 => ConfigParamAddress_D(6),
      I5 => ConfigParamAddress_D(7),
      O => \BiasOutput_DP_reg[15]\(10)
    );
\BiasOutput_DP[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(10),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][10]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[10]_i_3_n_0\
    );
\BiasOutput_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[4]_2\,
      I1 => ConfigParamAddress_D(5),
      I2 => \^q\(3),
      I3 => \BiasOutput_DP[11]_i_3_n_0\,
      I4 => ConfigParamAddress_D(6),
      I5 => ConfigParamAddress_D(7),
      O => \BiasOutput_DP_reg[15]\(11)
    );
\BiasOutput_DP[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(11),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][11]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[11]_i_3_n_0\
    );
\BiasOutput_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[4]_3\,
      I1 => ConfigParamAddress_D(5),
      I2 => \^q\(3),
      I3 => \BiasOutput_DP[12]_i_3_n_0\,
      I4 => ConfigParamAddress_D(6),
      I5 => ConfigParamAddress_D(7),
      O => \BiasOutput_DP_reg[15]\(12)
    );
\BiasOutput_DP[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(12),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][12]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[12]_i_3_n_0\
    );
\BiasOutput_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[4]_4\,
      I1 => ConfigParamAddress_D(5),
      I2 => \^q\(3),
      I3 => \BiasOutput_DP[13]_i_3_n_0\,
      I4 => ConfigParamAddress_D(6),
      I5 => ConfigParamAddress_D(7),
      O => \BiasOutput_DP_reg[15]\(13)
    );
\BiasOutput_DP[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(13),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][13]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[13]_i_3_n_0\
    );
\BiasOutput_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[4]_5\,
      I1 => ConfigParamAddress_D(5),
      I2 => \^q\(3),
      I3 => \BiasOutput_DP[14]_i_3_n_0\,
      I4 => ConfigParamAddress_D(6),
      I5 => ConfigParamAddress_D(7),
      O => \BiasOutput_DP_reg[15]\(14)
    );
\BiasOutput_DP[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(14),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^q\(1),
      I4 => \BiasConfigReg_DP_reg[SSP_D][14]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[14]_i_3_n_0\
    );
\BiasOutput_DP[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \BiasOutput_DP[15]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => ConfigParamAddress_D(5),
      I3 => ConfigParamAddress_D(6),
      I4 => ConfigParamAddress_D(7),
      O => \BiasOutput_DP_reg[15]\(15)
    );
\BiasOutput_DP[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A400040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(15),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^q\(1),
      I4 => \BiasConfigReg_DP_reg[SSP_D][15]\(0),
      I5 => \^q\(2),
      O => \BiasOutput_DP[15]_i_2_n_0\
    );
\BiasOutput_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_5\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_6\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[1]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(1)
    );
\BiasOutput_DP[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(1),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][1]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[1]_i_4_n_0\
    );
\BiasOutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_7\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_8\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[2]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(2)
    );
\BiasOutput_DP[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(2),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][2]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[2]_i_4_n_0\
    );
\BiasOutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_9\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_10\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[3]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(3)
    );
\BiasOutput_DP[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(3),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][3]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[3]_i_4_n_0\
    );
\BiasOutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_11\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_12\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[4]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(4)
    );
\BiasOutput_DP[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(4),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][4]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[4]_i_4_n_0\
    );
\BiasOutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_13\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_14\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[5]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(5)
    );
\BiasOutput_DP[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(5),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][5]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[5]_i_4_n_0\
    );
\BiasOutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_15\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_16\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[6]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(6)
    );
\BiasOutput_DP[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(6),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][6]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[6]_i_4_n_0\
    );
\BiasOutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_17\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_18\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[7]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(7)
    );
\BiasOutput_DP[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(7),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][7]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[7]_i_4_n_0\
    );
\BiasOutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[3]_19\,
      I1 => \^q\(3),
      I2 => \ParamAddressReg_DP_reg[3]_20\,
      I3 => ConfigParamAddress_D(5),
      I4 => \BiasOutput_DP[8]_i_4_n_0\,
      I5 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_3_n_0\,
      O => \BiasOutput_DP_reg[15]\(8)
    );
\BiasOutput_DP[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(8),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][8]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[8]_i_4_n_0\
    );
\BiasOutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
        port map (
      I0 => \ParamAddressReg_DP_reg[4]_0\,
      I1 => ConfigParamAddress_D(5),
      I2 => \^q\(3),
      I3 => \BiasOutput_DP[9]_i_3_n_0\,
      I4 => ConfigParamAddress_D(6),
      I5 => ConfigParamAddress_D(7),
      O => \BiasOutput_DP_reg[15]\(9)
    );
\BiasOutput_DP[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasoutput_dp_reg[3]\,
      I1 => \BiasConfigReg_DP_reg[SSN_D][15]_0\(9),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^biasoutput_dp_reg[2]\,
      I4 => \BiasConfigReg_DP_reg[SSP_D][9]\,
      I5 => \^q\(2),
      O => \BiasOutput_DP[9]_i_3_n_0\
    );
\ChipConfigReg_DP[AERnArow_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[AERnArow_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[AERnArow_S]\,
      O => \ChipConfigReg_DP_reg[AERnArow_S]__0\
    );
\ChipConfigReg_DP[AERnArow_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^q\(2),
      I3 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[AERnArow_S]_i_2_n_0\
    );
\ChipConfigReg_DP[AdjustOVG1Lo_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[AdjustOVG1Lo_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\,
      O => \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]__0\
    );
\ChipConfigReg_DP[AdjustOVG1Lo_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[AdjustOVG1Lo_S]_i_2_n_0\
    );
\ChipConfigReg_DP[AdjustOVG2Lo_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[AdjustOVG2Lo_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\,
      O => \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]__0\
    );
\ChipConfigReg_DP[AdjustOVG2Lo_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[AdjustOVG2Lo_S]_i_2_n_0\
    );
\ChipConfigReg_DP[AdjustTX2OVG2Hi_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[AdjustTX2OVG2Hi_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\,
      O => \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]__0\
    );
\ChipConfigReg_DP[AdjustTX2OVG2Hi_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I4 => \^q\(2),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[AdjustTX2OVG2Hi_S]_i_2_n_0\
    );
\ChipConfigReg_DP[AnalogMux0_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \ChipConfigReg_DP_reg[AnalogMux0_D][0]\(0)
    );
\ChipConfigReg_DP[AnalogMux1_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \ChipConfigReg_DP_reg[AnalogMux1_D][0]\(0)
    );
\ChipConfigReg_DP[AnalogMux2_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I5 => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0\,
      O => \ChipConfigReg_DP_reg[AnalogMux2_D][0]_0\(0)
    );
\ChipConfigReg_DP[BiasMux0_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \ChipConfigReg_DP_reg[BiasMux0_D][0]\(0)
    );
\ChipConfigReg_DP[DigitalMux0_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      O => \ChipConfigReg_DP_reg[DigitalMux0_D][0]\(0)
    );
\ChipConfigReg_DP[DigitalMux0_D][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => ConfigModuleAddress_D(5),
      I1 => ConfigModuleAddress_D(6),
      I2 => ConfigModuleAddress_D(0),
      I3 => \BiasConfigReg_DP[ApsCasBpc_D][8]_i_5_n_0\,
      I4 => \^configlatchinput_s_debug\,
      I5 => ConfigParamAddress_D(7),
      O => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\
    );
\ChipConfigReg_DP[DigitalMux0_D][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => ConfigParamAddress_D(5),
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      O => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\
    );
\ChipConfigReg_DP[DigitalMux1_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      I5 => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0\,
      O => \ChipConfigReg_DP_reg[DigitalMux1_D][0]\(0)
    );
\ChipConfigReg_DP[DigitalMux2_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0\,
      O => \ChipConfigReg_DP_reg[DigitalMux2_D][0]\(0)
    );
\ChipConfigReg_DP[DigitalMux3_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      I5 => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0\,
      O => \ChipConfigReg_DP_reg[DigitalMux3_D][0]\(0)
    );
\ChipConfigReg_DP[ResetCalibNeuron_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\,
      O => \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0\
    );
\ChipConfigReg_DP[ResetCalibNeuron_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \^q\(2),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[ResetCalibNeuron_S]_i_2_n_0\
    );
\ChipConfigReg_DP[ResetTestPixel_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[ResetTestPixel_S]\,
      O => \ChipConfigReg_DP_reg[ResetTestPixel_S]__0\
    );
\ChipConfigReg_DP[ResetTestPixel_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I2 => \^q\(2),
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[ResetTestPixel_S]_i_2_n_0\
    );
\ChipConfigReg_DP[SelectGrayCounter_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0\,
      I4 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I5 => \ChipConfigReg_DP_reg[SelectGrayCounter_S]\,
      O => \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0\
    );
\ChipConfigReg_DP[SelectGrayCounter_S]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => \^q\(2),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      O => \ChipConfigReg_DP[SelectGrayCounter_S]_i_2_n_0\
    );
\ChipConfigReg_DP[TestADC_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[TestADC_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[TestADC_S]\,
      O => \ChipConfigReg_DP_reg[TestADC_S]__0\
    );
\ChipConfigReg_DP[TestADC_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \^q\(2),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^q\(3),
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[TestADC_S]_i_2_n_0\
    );
\ChipConfigReg_DP[TypeNCalibNeuron_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\,
      O => \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0\
    );
\ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^q\(2),
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[TypeNCalibNeuron_S]_i_2_n_0\
    );
\ChipConfigReg_DP[UseAOut_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \ChipConfigReg_DP[UseAOut_S]_i_2_n_0\,
      I2 => \chipBiasSelector/davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]1__0\,
      I3 => \ChipConfigReg_DP_reg[UseAOut_S]\,
      O => \ChipConfigReg_DP_reg[UseAOut_S]__0\
    );
\ChipConfigReg_DP[UseAOut_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipConfigReg_DP[UseAOut_S]_i_2_n_0\
    );
\ChipOutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I1 => \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]__0_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ParamAddressReg_DP_reg[3]_21\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipOutput_DP_reg[3]\(0)
    );
\ChipOutput_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \ChipConfigReg_DP_reg[BiasMux0_D][1]\,
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \ChipConfigReg_DP_reg[DigitalMux3_D][1]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipOutput_DP_reg[3]\(1)
    );
\ChipOutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \ChipConfigReg_DP_reg[BiasMux0_D][2]\,
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \ChipConfigReg_DP_reg[DigitalMux3_D][2]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipOutput_DP_reg[3]\(2)
    );
\ChipOutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \ChipConfigReg_DP_reg[BiasMux0_D][3]\,
      I3 => ConfigParamAddress_D(2),
      I4 => \ChipConfigReg_DP_reg[DigitalMux3_D][3]\,
      I5 => \ChipConfigReg_DP[DigitalMux0_D][3]_i_3_n_0\,
      O => \ChipOutput_DP_reg[3]\(3)
    );
\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigParamAddress_D(5),
      I4 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_3_n_0\,
      O => \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3]\(0)
    );
\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => \^q\(2),
      O => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0\
    );
\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^systeminfooutput_dp_reg[13]_0\,
      I2 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      O => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_3_n_0\
    );
\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^q\(2),
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      I5 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      O => E(0)
    );
\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigParamAddress_D(5),
      O => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\
    );
\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => ConfigModuleAddress_D(2),
      I1 => \^configlatchinput_s_debug\,
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(3),
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_4_n_0\,
      O => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\
    );
\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => ConfigModuleAddress_D(5),
      I1 => ConfigModuleAddress_D(6),
      I2 => ConfigModuleAddress_D(0),
      I3 => ConfigModuleAddress_D(4),
      O => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_4_n_0\
    );
\DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => ConfigParamAddress_D(6),
      I3 => ConfigParamAddress_D(7),
      I4 => ConfigParamAddress_D(5),
      I5 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3]\(0)
    );
\DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^systeminfooutput_dp_reg[13]_0\,
      I2 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      O => \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_2_n_0\
    );
\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigParamAddress_D(5),
      I4 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[AckExtensionRow_D][3]\(0)
    );
\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      O => \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0\
    );
\DVSAERConfigReg_DP[ExternalAERControl_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\,
      O => \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\
    );
\DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_3_n_0\,
      I1 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => ConfigParamAddress_D(6),
      I4 => ConfigParamAddress_D(7),
      I5 => ConfigParamAddress_D(5),
      O => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^q\(2),
      I5 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]_0\(0)
    );
\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^q\(2),
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I5 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel1Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_2_n_0\,
      I1 => \DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => ConfigParamAddress_D(6),
      I4 => ConfigParamAddress_D(7),
      I5 => ConfigParamAddress_D(5),
      O => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][0]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      I1 => \^q\(3),
      I2 => ConfigParamAddress_D(5),
      I3 => ConfigParamAddress_D(6),
      I4 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\,
      I4 => \^q\(3),
      I5 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      O => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ConfigParamAddress_D(5),
      I1 => ConfigParamAddress_D(7),
      I2 => ConfigParamAddress_D(6),
      O => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^q\(2),
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel3Row_D][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^q\(2),
      O => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\,
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel4Row_D][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]_0\,
      I2 => \^q\(2),
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel5Column_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^q\(2),
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel5Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \DVSAERConfigReg_DP[FilterPixel5Row_D][7]_i_2_n_0\,
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I5 => \^systeminfooutput_dp_reg[13]\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel5Row_D][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]_0\,
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigParamAddress_D(5),
      O => \DVSAERConfigReg_DP[FilterPixel5Row_D][7]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_3_n_0\,
      I1 => ConfigParamAddress_D(7),
      I2 => ConfigParamAddress_D(6),
      I3 => ConfigParamAddress_D(5),
      I4 => \^q\(3),
      I5 => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel6Row_D][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^q\(2),
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel7Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_2_n_0\,
      I1 => ConfigParamAddress_D(7),
      I2 => ConfigParamAddress_D(6),
      I3 => ConfigParamAddress_D(5),
      I4 => \^q\(3),
      I5 => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel7Row_D][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      O => \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterROIEndRow_D][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^q\(3),
      I2 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(5),
      O => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_2_n_0\,
      I1 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_3_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\,
      O => \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]\
    );
\DVSAERConfigReg_DP[Run_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_2_n_0\,
      I2 => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0\,
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[Run_S]_0\,
      O => \DVSAERConfigReg_DP_reg[Run_S]\
    );
\DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\,
      I2 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_3_n_0\,
      I3 => \DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_2_n_0\,
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\,
      O => \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\
    );
\DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      O => \DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_2_n_0\
    );
\DVSAEROutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1F110000"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(0),
      I4 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I5 => \DVSAEROutput_DP[0]_i_3_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(0)
    );
\DVSAEROutput_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F55CCFF0F55CC"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_4_n_0\,
      I1 => \BiasConfigReg_DP[TX2OVG2Hi_D][8]_i_2_n_0\,
      I2 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\,
      I3 => \^q\(2),
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I5 => \DVSAEROutput_DP[0]_i_6_n_0\,
      O => \DVSAEROutput_DP[0]_i_2_n_0\
    );
\DVSAEROutput_DP[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I1 => \ParamAddressReg_DP_reg[2]_rep_0\,
      I2 => \^q\(2),
      I3 => \DVSAEROutput_DP[0]_i_8_n_0\,
      I4 => \ParamAddressReg_DP_reg[2]_rep_1\,
      O => \DVSAEROutput_DP[0]_i_3_n_0\
    );
\DVSAEROutput_DP[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(32),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(0),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(32),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      O => \DVSAEROutput_DP[0]_i_4_n_0\
    );
\DVSAEROutput_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(32),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(0),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(32),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(0),
      O => \DVSAEROutput_DP[0]_i_6_n_0\
    );
\DVSAEROutput_DP[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \DVSAERConfigReg_DP_reg[Run_S]_0\,
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      O => \DVSAEROutput_DP[0]_i_8_n_0\
    );
\DVSAEROutput_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(10),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[10]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(10)
    );
\DVSAEROutput_DP[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(10),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(10),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(10),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[10]_i_2_n_0\
    );
\DVSAEROutput_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(11),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[11]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(11)
    );
\DVSAEROutput_DP[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(11),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(11),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(11),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[11]_i_2_n_0\
    );
\DVSAEROutput_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(12),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[12]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(12)
    );
\DVSAEROutput_DP[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(12),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(12),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(12),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[12]_i_2_n_0\
    );
\DVSAEROutput_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(13),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[13]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(13)
    );
\DVSAEROutput_DP[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(13),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(13),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(13),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[13]_i_2_n_0\
    );
\DVSAEROutput_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(14),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[14]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(14)
    );
\DVSAEROutput_DP[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(14),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(14),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(14),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[14]_i_2_n_0\
    );
\DVSAEROutput_DP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(15),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[15]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(15)
    );
\DVSAEROutput_DP[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(15),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(15),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(15),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[15]_i_2_n_0\
    );
\DVSAEROutput_DP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(16),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[16]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(16)
    );
\DVSAEROutput_DP[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(16),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(16),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(16),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[16]_i_2_n_0\
    );
\DVSAEROutput_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(17),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[17]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(17)
    );
\DVSAEROutput_DP[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(17),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(17),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(17),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[17]_i_2_n_0\
    );
\DVSAEROutput_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(18),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[18]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(18)
    );
\DVSAEROutput_DP[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(18),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(18),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(18),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[18]_i_2_n_0\
    );
\DVSAEROutput_DP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(19),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[19]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(19)
    );
\DVSAEROutput_DP[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(19),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(19),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(19),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[19]_i_2_n_0\
    );
\DVSAEROutput_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[1]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[1]_i_3_n_0\,
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(1),
      I4 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(1)
    );
\DVSAEROutput_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000010101"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(5),
      I3 => \^q\(3),
      I4 => \ParamAddressReg_DP_reg[3]_0\,
      I5 => \DVSAEROutput_DP[1]_i_5_n_0\,
      O => \DVSAEROutput_DP[1]_i_2_n_0\
    );
\DVSAEROutput_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFABFAFBFFFBF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAEROutput_DP[1]_i_7_n_0\,
      I5 => \DVSAEROutput_DP[1]_i_8_n_0\,
      O => \DVSAEROutput_DP[1]_i_3_n_0\
    );
\DVSAEROutput_DP[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53F053FF53FF"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1]\,
      I2 => \^q\(2),
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \^systeminfooutput_dp_reg[13]\,
      O => \DVSAEROutput_DP[1]_i_5_n_0\
    );
\DVSAEROutput_DP[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(33),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(1),
      I2 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(33),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(1),
      O => \DVSAEROutput_DP[1]_i_7_n_0\
    );
\DVSAEROutput_DP[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(33),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(1),
      I2 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(33),
      O => \DVSAEROutput_DP[1]_i_8_n_0\
    );
\DVSAEROutput_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(20),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[20]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(20)
    );
\DVSAEROutput_DP[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(20),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(20),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(20),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[20]_i_2_n_0\
    );
\DVSAEROutput_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(21),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[21]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(21)
    );
\DVSAEROutput_DP[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(21),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(21),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(21),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[21]_i_2_n_0\
    );
\DVSAEROutput_DP[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(22),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[22]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(22)
    );
\DVSAEROutput_DP[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(22),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(22),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(22),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[22]_i_2_n_0\
    );
\DVSAEROutput_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(23),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[23]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(23)
    );
\DVSAEROutput_DP[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(23),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(23),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(23),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[23]_i_2_n_0\
    );
\DVSAEROutput_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(24),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[24]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(24)
    );
\DVSAEROutput_DP[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(24),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(24),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(24),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[24]_i_2_n_0\
    );
\DVSAEROutput_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(25),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[25]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(25)
    );
\DVSAEROutput_DP[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(25),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(25),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(25),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[25]_i_2_n_0\
    );
\DVSAEROutput_DP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(26),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[26]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(26)
    );
\DVSAEROutput_DP[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(26),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(26),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(26),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[26]_i_2_n_0\
    );
\DVSAEROutput_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(27),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[27]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(27)
    );
\DVSAEROutput_DP[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(27),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(27),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(27),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[27]_i_2_n_0\
    );
\DVSAEROutput_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(28),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[28]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(28)
    );
\DVSAEROutput_DP[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(28),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(28),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(28),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[28]_i_2_n_0\
    );
\DVSAEROutput_DP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(29),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[29]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(29)
    );
\DVSAEROutput_DP[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(29),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(29),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(29),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[29]_i_2_n_0\
    );
\DVSAEROutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(2),
      I1 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I2 => \DVSAEROutput_DP[2]_i_2_n_0\,
      I3 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I4 => \DVSAEROutput_DP[2]_i_3_n_0\,
      I5 => \DVSAEROutput_DP[2]_i_4_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(2)
    );
\DVSAEROutput_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAEROutput_DP[2]_i_5_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\,
      I5 => \DVSAEROutput_DP[2]_i_7_n_0\,
      O => \DVSAEROutput_DP[2]_i_2_n_0\
    );
\DVSAEROutput_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455040504500400"
    )
        port map (
      I0 => \^dvsaeroutput_dp_reg[2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][2]\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][2]\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][2]\,
      O => \DVSAEROutput_DP[2]_i_3_n_0\
    );
\DVSAEROutput_DP[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45004000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2]\,
      I2 => \^q\(2),
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2]\,
      O => \DVSAEROutput_DP[2]_i_4_n_0\
    );
\DVSAEROutput_DP[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(34),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(2),
      I2 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(34),
      O => \DVSAEROutput_DP[2]_i_5_n_0\
    );
\DVSAEROutput_DP[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(34),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(2),
      I2 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(34),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(2),
      O => \DVSAEROutput_DP[2]_i_7_n_0\
    );
\DVSAEROutput_DP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(30),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[30]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(30)
    );
\DVSAEROutput_DP[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(30),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(30),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(30),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[30]_i_2_n_0\
    );
\DVSAEROutput_DP[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(31),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[31]_i_3_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(31)
    );
\DVSAEROutput_DP[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I1 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      O => \DVSAEROutput_DP[31]_i_2_n_0\
    );
\DVSAEROutput_DP[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(31),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(31),
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(31),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[31]_i_3_n_0\
    );
\DVSAEROutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(3),
      I1 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I2 => \DVSAEROutput_DP[3]_i_2_n_0\,
      I3 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I4 => \DVSAEROutput_DP[3]_i_3_n_0\,
      I5 => \DVSAEROutput_DP[3]_i_4_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(3)
    );
\DVSAEROutput_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4550405045004000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAEROutput_DP[3]_i_5_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAEROutput_DP[3]_i_6_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\,
      O => \DVSAEROutput_DP[3]_i_2_n_0\
    );
\DVSAEROutput_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455040504500400"
    )
        port map (
      I0 => \^dvsaeroutput_dp_reg[2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][3]\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][3]\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][3]\,
      O => \DVSAEROutput_DP[3]_i_3_n_0\
    );
\DVSAEROutput_DP[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45004000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3]\,
      I2 => \^q\(2),
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3]_0\,
      O => \DVSAEROutput_DP[3]_i_4_n_0\
    );
\DVSAEROutput_DP[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(35),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(3),
      I2 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(35),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(3),
      O => \DVSAEROutput_DP[3]_i_5_n_0\
    );
\DVSAEROutput_DP[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(35),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(3),
      I2 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(35),
      O => \DVSAEROutput_DP[3]_i_6_n_0\
    );
\DVSAEROutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \DVSAEROutput_DP[4]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(4),
      I3 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I4 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\,
      I5 => \DVSAEROutput_DP_reg[4]_i_3_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(4)
    );
\DVSAEROutput_DP[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAEROutput_DP[4]_i_4_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\,
      I5 => \DVSAEROutput_DP[4]_i_6_n_0\,
      O => \DVSAEROutput_DP[4]_i_2_n_0\
    );
\DVSAEROutput_DP[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(36),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(4),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(36),
      O => \DVSAEROutput_DP[4]_i_4_n_0\
    );
\DVSAEROutput_DP[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(36),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(4),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(36),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(4),
      O => \DVSAEROutput_DP[4]_i_6_n_0\
    );
\DVSAEROutput_DP[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0040004"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\,
      O => \DVSAEROutput_DP[4]_i_7_n_0\
    );
\DVSAEROutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \DVSAEROutput_DP[5]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(5),
      I3 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I4 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\,
      I5 => \DVSAEROutput_DP_reg[5]_i_3_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(5)
    );
\DVSAEROutput_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAFBAFFBFAFBFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAEROutput_DP[5]_i_4_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\,
      I5 => \DVSAEROutput_DP[5]_i_6_n_0\,
      O => \DVSAEROutput_DP[5]_i_2_n_0\
    );
\DVSAEROutput_DP[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(37),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(5),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(37),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(5),
      O => \DVSAEROutput_DP[5]_i_4_n_0\
    );
\DVSAEROutput_DP[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(37),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(5),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(37),
      O => \DVSAEROutput_DP[5]_i_6_n_0\
    );
\DVSAEROutput_DP[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0040004"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\,
      O => \DVSAEROutput_DP[5]_i_7_n_0\
    );
\DVSAEROutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(6),
      I1 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I2 => \DVSAEROutput_DP[6]_i_2_n_0\,
      I3 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I4 => \DVSAEROutput_DP[6]_i_3_n_0\,
      I5 => \DVSAEROutput_DP[6]_i_4_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(6)
    );
\DVSAEROutput_DP[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4550405045004000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAEROutput_DP[6]_i_5_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAEROutput_DP[6]_i_6_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\,
      O => \DVSAEROutput_DP[6]_i_2_n_0\
    );
\DVSAEROutput_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455040504500400"
    )
        port map (
      I0 => \^dvsaeroutput_dp_reg[2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6]\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6]\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6]\,
      O => \DVSAEROutput_DP[6]_i_3_n_0\
    );
\DVSAEROutput_DP[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004005"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\,
      I2 => \^q\(2),
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      O => \DVSAEROutput_DP[6]_i_4_n_0\
    );
\DVSAEROutput_DP[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(38),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(6),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(38),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(6),
      O => \DVSAEROutput_DP[6]_i_5_n_0\
    );
\DVSAEROutput_DP[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(38),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(6),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(38),
      O => \DVSAEROutput_DP[6]_i_6_n_0\
    );
\DVSAEROutput_DP[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(5),
      I3 => \^q\(3),
      O => \^dvsaeroutput_dp_reg[2]\
    );
\DVSAEROutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \DVSAEROutput_DP[7]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(7),
      I3 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I4 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\,
      I5 => \DVSAEROutput_DP_reg[7]_i_3_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(7)
    );
\DVSAEROutput_DP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAFBFAFBAFFBFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \DVSAEROutput_DP[7]_i_4_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAEROutput_DP[7]_i_5_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0\,
      O => \DVSAEROutput_DP[7]_i_2_n_0\
    );
\DVSAEROutput_DP[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(39),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(7),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(39),
      I4 => \^systeminfooutput_dp_reg[13]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(7),
      O => \DVSAEROutput_DP[7]_i_4_n_0\
    );
\DVSAEROutput_DP[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(39),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(7),
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(39),
      O => \DVSAEROutput_DP[7]_i_5_n_0\
    );
\DVSAEROutput_DP[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0040004"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I1 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\,
      O => \DVSAEROutput_DP[7]_i_7_n_0\
    );
\DVSAEROutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1F110000"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(8),
      I4 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I5 => \DVSAEROutput_DP[8]_i_3_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(8)
    );
\DVSAEROutput_DP[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I1 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      O => \DVSAEROutput_DP[8]_i_10_n_0\
    );
\DVSAEROutput_DP[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0008000000080"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(0),
      I1 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \^q\(2),
      I4 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(0),
      O => \DVSAEROutput_DP[8]_i_11_n_0\
    );
\DVSAEROutput_DP[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(0),
      I1 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(0),
      I4 => \^q\(2),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[8]_i_12_n_0\
    );
\DVSAEROutput_DP[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA2A"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_4_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(8),
      I2 => \^q\(2),
      I3 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I4 => \DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_2_n_0\,
      I5 => \DVSAEROutput_DP[8]_i_5_n_0\,
      O => \DVSAEROutput_DP[8]_i_2_n_0\
    );
\DVSAEROutput_DP[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFEA"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_6_n_0\,
      I1 => \DVSAEROutput_DP[8]_i_7_n_0\,
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\(0),
      I3 => \DVSAEROutput_DP[8]_i_8_n_0\,
      I4 => \DVSAEROutput_DP[8]_i_9_n_0\,
      I5 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_3_n_0\,
      O => \DVSAEROutput_DP[8]_i_3_n_0\
    );
\DVSAEROutput_DP[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F7FFFFFFFF"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(0),
      I1 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I2 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(0),
      I4 => \^q\(2),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[8]_i_4_n_0\
    );
\DVSAEROutput_DP[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808800008000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(8),
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(8),
      O => \DVSAEROutput_DP[8]_i_5_n_0\
    );
\DVSAEROutput_DP[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0200000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(0),
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(0),
      I4 => \^q\(2),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[8]_i_6_n_0\
    );
\DVSAEROutput_DP[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]_0\,
      I1 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \^q\(2),
      O => \DVSAEROutput_DP[8]_i_7_n_0\
    );
\DVSAEROutput_DP[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75555555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \DVSAEROutput_DP[8]_i_10_n_0\,
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(0),
      I5 => \DVSAEROutput_DP[8]_i_11_n_0\,
      O => \DVSAEROutput_DP[8]_i_8_n_0\
    );
\DVSAEROutput_DP[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
        port map (
      I0 => \DVSAEROutput_DP[8]_i_12_n_0\,
      I1 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I2 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      I3 => \^q\(2),
      I4 => \^chipconfigreg_dp_reg[analogmux2_d][0]\,
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[8]_i_9_n_0\
    );
\DVSAEROutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(9),
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[9]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(9)
    );
\DVSAEROutput_DP[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FFF3F5FFF5FF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(9),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(9),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^biasconfigreg_dp_reg[offbn_d][0]\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(9),
      I5 => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\,
      O => \DVSAEROutput_DP[9]_i_2_n_0\
    );
\DVSAEROutput_DP_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[4]_i_7_n_0\,
      I1 => \ParamAddressReg_DP_reg[3]_2\,
      O => \DVSAEROutput_DP_reg[4]_i_3_n_0\,
      S => \^q\(3)
    );
\DVSAEROutput_DP_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[5]_i_7_n_0\,
      I1 => \ParamAddressReg_DP_reg[3]_1\,
      O => \DVSAEROutput_DP_reg[5]_i_3_n_0\,
      S => \^q\(3)
    );
\DVSAEROutput_DP_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[7]_i_7_n_0\,
      I1 => \ParamAddressReg_DP_reg[2]_rep_2\,
      O => \DVSAEROutput_DP_reg[7]_i_3_n_0\,
      S => \^q\(3)
    );
\FSM_onehot_State_DP_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_39,
      D => spiBitCounter_n_43,
      PRE => AR(2),
      Q => \^out\(0)
    );
\FSM_onehot_State_DP_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_39,
      CLR => AR(2),
      D => \^out\(0),
      Q => \^out\(1)
    );
\FSM_onehot_State_DP_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_39,
      CLR => AR(0),
      D => \^out\(1),
      Q => LatchInputReg_SN
    );
\FSM_onehot_State_DP_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_39,
      CLR => AR(2),
      D => spiBitCounter_n_42,
      Q => \^out\(2)
    );
LatchInputReg_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => LatchInputReg_SN,
      Q => \^configlatchinput_s_debug\
    );
\ModuleAddressReg_DP_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data2(1),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(0)
    );
\ModuleAddressReg_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(0),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(1)
    );
\ModuleAddressReg_DP_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(1),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(2)
    );
\ModuleAddressReg_DP_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(2),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(3)
    );
\ModuleAddressReg_DP_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(3),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(4)
    );
\ModuleAddressReg_DP_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(4),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(5)
    );
\ModuleAddressReg_DP_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(5),
      PRE => AR(0),
      Q => ConfigModuleAddress_D(6)
    );
\MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => ConfigParamAddress_D(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropInput2OnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => ConfigParamAddress_D(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_1\,
      O => \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => ConfigParamAddress_D(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0\,
      I2 => ConfigParamAddress_D(2),
      I3 => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0\,
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0\
    );
\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_3_n_0\
    );
\MultiplexerConfigReg_DP[ForceChipBiasEnable_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => ConfigParamAddress_D(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]\
    );
\MultiplexerConfigReg_DP[Run_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\,
      I2 => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[Run_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[Run_S]\
    );
\MultiplexerConfigReg_DP[Run_S]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => ConfigParamAddress_D(2),
      O => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\
    );
\MultiplexerConfigReg_DP[Run_S]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \MultiplexerConfigReg_DP[Run_S]_i_3_n_0\
    );
\MultiplexerConfigReg_DP[Run_S]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \MultiplexerConfigReg_DP[Run_S]_i_5_n_0\,
      I1 => ConfigModuleAddress_D(6),
      I2 => \^configlatchinput_s_debug\,
      I3 => ConfigModuleAddress_D(5),
      I4 => ConfigModuleAddress_D(4),
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\
    );
\MultiplexerConfigReg_DP[Run_S]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ConfigModuleAddress_D(1),
      I1 => ConfigModuleAddress_D(0),
      I2 => ConfigModuleAddress_D(3),
      I3 => ConfigModuleAddress_D(2),
      O => \MultiplexerConfigReg_DP[Run_S]_i_5_n_0\
    );
\MultiplexerConfigReg_DP[TimestampReset_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => ConfigParamAddress_D(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[TimestampReset_S]\
    );
\MultiplexerConfigReg_DP[TimestampRun_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][15]\(0),
      I1 => ConfigParamAddress_D(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[TimestampRun_S]_1\,
      O => \MultiplexerConfigReg_DP_reg[TimestampRun_S]\
    );
\MultiplexerConfigReg_DP[TimestampRun_S]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \MultiplexerConfigReg_DP[Run_S]_i_4_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\
    );
\MultiplexerOutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \MultiplexerOutput_DP[0]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => ConfigParamAddress_D(2),
      I3 => \MultiplexerOutput_DP[0]_i_3_n_0\,
      I4 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      I5 => \^q\(3),
      O => D(0)
    );
\MultiplexerOutput_DP[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(0),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(0),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(32),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \MultiplexerOutput_DP[0]_i_2_n_0\
    );
\MultiplexerOutput_DP[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3210"
    )
        port map (
      I0 => ConfigParamAddress_D(2),
      I1 => \^q\(2),
      I2 => \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\,
      I3 => \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\,
      I4 => \MultiplexerOutput_DP[0]_i_6_n_0\,
      O => \MultiplexerOutput_DP[0]_i_3_n_0\
    );
\MultiplexerOutput_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44AE0400000000"
    )
        port map (
      I0 => ConfigParamAddress_D(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerOutput_DP[0]_i_7_n_0\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(32),
      I5 => \^q\(2),
      O => \MultiplexerOutput_DP[0]_i_6_n_0\
    );
\MultiplexerOutput_DP[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(32),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(32),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(0),
      O => \MultiplexerOutput_DP[0]_i_7_n_0\
    );
\MultiplexerOutput_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[10]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(10),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(10),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(10)
    );
\MultiplexerOutput_DP[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(10),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(10),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[10]_i_2_n_0\
    );
\MultiplexerOutput_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[11]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(11),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(11),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(11)
    );
\MultiplexerOutput_DP[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(11),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(11),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[11]_i_2_n_0\
    );
\MultiplexerOutput_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[12]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(12),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(12),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(12)
    );
\MultiplexerOutput_DP[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(12),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(12),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[12]_i_2_n_0\
    );
\MultiplexerOutput_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[13]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(13),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(13),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(13)
    );
\MultiplexerOutput_DP[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(13),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(13),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[13]_i_2_n_0\
    );
\MultiplexerOutput_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[14]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(14),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(14),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(14)
    );
\MultiplexerOutput_DP[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(14),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(14),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[14]_i_2_n_0\
    );
\MultiplexerOutput_DP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(15),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(15),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(15)
    );
\MultiplexerOutput_DP[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(15),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(15),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[15]_i_2_n_0\
    );
\MultiplexerOutput_DP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[16]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(16),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(16),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(16)
    );
\MultiplexerOutput_DP[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(16),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(16),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[16]_i_2_n_0\
    );
\MultiplexerOutput_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[17]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(17),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(17),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(17)
    );
\MultiplexerOutput_DP[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(17),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(17),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[17]_i_2_n_0\
    );
\MultiplexerOutput_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[18]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(18),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(18),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(18)
    );
\MultiplexerOutput_DP[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(18),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(18),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[18]_i_2_n_0\
    );
\MultiplexerOutput_DP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[19]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(19),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(19),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(19)
    );
\MultiplexerOutput_DP[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(19),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(19),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[19]_i_2_n_0\
    );
\MultiplexerOutput_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[1]_i_2_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(33),
      I3 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I4 => \MultiplexerOutput_DP[1]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(1)
    );
\MultiplexerOutput_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(33),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(33),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(1),
      O => \MultiplexerOutput_DP[1]_i_2_n_0\
    );
\MultiplexerOutput_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_6_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(33),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(1),
      O => \MultiplexerOutput_DP[1]_i_3_n_0\
    );
\MultiplexerOutput_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[20]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(20),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(20),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(20)
    );
\MultiplexerOutput_DP[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(20),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(20),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[20]_i_2_n_0\
    );
\MultiplexerOutput_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[21]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(21),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(21),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(21)
    );
\MultiplexerOutput_DP[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(21),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(21),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[21]_i_2_n_0\
    );
\MultiplexerOutput_DP[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[22]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(22),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(22),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(22)
    );
\MultiplexerOutput_DP[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(22),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(22),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[22]_i_2_n_0\
    );
\MultiplexerOutput_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[23]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(23),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(23),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(23)
    );
\MultiplexerOutput_DP[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(23),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(23),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[23]_i_2_n_0\
    );
\MultiplexerOutput_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[24]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(24),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(24),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(24)
    );
\MultiplexerOutput_DP[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(24),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(24),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[24]_i_2_n_0\
    );
\MultiplexerOutput_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[25]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(25),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(25),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(25)
    );
\MultiplexerOutput_DP[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(25),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(25),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[25]_i_2_n_0\
    );
\MultiplexerOutput_DP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[26]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(26),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(26),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(26)
    );
\MultiplexerOutput_DP[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(26),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(26),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[26]_i_2_n_0\
    );
\MultiplexerOutput_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[27]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(27),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(27),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(27)
    );
\MultiplexerOutput_DP[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(27),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(27),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[27]_i_2_n_0\
    );
\MultiplexerOutput_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[28]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(28),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(28),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(28)
    );
\MultiplexerOutput_DP[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(28),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(28),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[28]_i_2_n_0\
    );
\MultiplexerOutput_DP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[29]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(29),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(29),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(29)
    );
\MultiplexerOutput_DP[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(29),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(29),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[29]_i_2_n_0\
    );
\MultiplexerOutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[2]_i_2_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(34),
      I3 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I4 => \MultiplexerOutput_DP[2]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(2)
    );
\MultiplexerOutput_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(34),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(34),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(2),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(2),
      O => \MultiplexerOutput_DP[2]_i_2_n_0\
    );
\MultiplexerOutput_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_6_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(34),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(2),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(2),
      O => \MultiplexerOutput_DP[2]_i_3_n_0\
    );
\MultiplexerOutput_DP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(30),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(30),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(30)
    );
\MultiplexerOutput_DP[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(30),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(30),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[30]_i_2_n_0\
    );
\MultiplexerOutput_DP[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(31),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(31),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(31)
    );
\MultiplexerOutput_DP[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(31),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(31),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[31]_i_2_n_0\
    );
\MultiplexerOutput_DP[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      O => \MultiplexerOutput_DP[31]_i_3_n_0\
    );
\MultiplexerOutput_DP[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      O => \MultiplexerOutput_DP[31]_i_4_n_0\
    );
\MultiplexerOutput_DP[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ConfigParamAddress_D(5),
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      O => \MultiplexerOutput_DP[31]_i_5_n_0\
    );
\MultiplexerOutput_DP[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      O => \MultiplexerOutput_DP[31]_i_6_n_0\
    );
\MultiplexerOutput_DP[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \^systeminfooutput_dp_reg[13]_0\,
      I4 => \^systeminfooutput_dp_reg[13]\,
      O => \MultiplexerOutput_DP[31]_i_7_n_0\
    );
\MultiplexerOutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[3]_i_2_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(35),
      I3 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I4 => \MultiplexerOutput_DP[3]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(3)
    );
\MultiplexerOutput_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(35),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(35),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(3),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(3),
      O => \MultiplexerOutput_DP[3]_i_2_n_0\
    );
\MultiplexerOutput_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_6_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(35),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(3),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(3),
      O => \MultiplexerOutput_DP[3]_i_3_n_0\
    );
\MultiplexerOutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[4]_i_2_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(36),
      I3 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I4 => \MultiplexerOutput_DP[4]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(4)
    );
\MultiplexerOutput_DP[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(36),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(36),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(4),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(4),
      O => \MultiplexerOutput_DP[4]_i_2_n_0\
    );
\MultiplexerOutput_DP[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_6_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(36),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(4),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(4),
      O => \MultiplexerOutput_DP[4]_i_3_n_0\
    );
\MultiplexerOutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[5]_i_2_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(37),
      I3 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I4 => \MultiplexerOutput_DP[5]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(5)
    );
\MultiplexerOutput_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(37),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(37),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(5),
      O => \MultiplexerOutput_DP[5]_i_2_n_0\
    );
\MultiplexerOutput_DP[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_6_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(37),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(5),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(5),
      O => \MultiplexerOutput_DP[5]_i_3_n_0\
    );
\MultiplexerOutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[6]_i_2_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(38),
      I3 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I4 => \MultiplexerOutput_DP[6]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(6)
    );
\MultiplexerOutput_DP[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(38),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(38),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(6),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(6),
      O => \MultiplexerOutput_DP[6]_i_2_n_0\
    );
\MultiplexerOutput_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_6_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(38),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(6),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(6),
      O => \MultiplexerOutput_DP[6]_i_3_n_0\
    );
\MultiplexerOutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(39),
      I3 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I4 => \MultiplexerOutput_DP[7]_i_5_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(7)
    );
\MultiplexerOutput_DP[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      O => \MultiplexerOutput_DP[7]_i_2_n_0\
    );
\MultiplexerOutput_DP[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(39),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(39),
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(7),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(7),
      O => \MultiplexerOutput_DP[7]_i_3_n_0\
    );
\MultiplexerOutput_DP[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^systeminfooutput_dp_reg[13]_0\,
      I2 => \^q\(2),
      I3 => \^systeminfooutput_dp_reg[13]\,
      I4 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      O => \MultiplexerOutput_DP[7]_i_4_n_0\
    );
\MultiplexerOutput_DP[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[7]_i_6_n_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(39),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(7),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(7),
      O => \MultiplexerOutput_DP[7]_i_5_n_0\
    );
\MultiplexerOutput_DP[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \MultiplexerOutput_DP[7]_i_6_n_0\
    );
\MultiplexerOutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[8]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(8),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(8),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(8)
    );
\MultiplexerOutput_DP[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(8),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(8),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[8]_i_2_n_0\
    );
\MultiplexerOutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[9]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(9),
      I2 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(9),
      I4 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_5_n_0\,
      O => D(9)
    );
\MultiplexerOutput_DP[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(9),
      I1 => \MultiplexerOutput_DP[31]_i_6_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(9),
      I3 => \MultiplexerOutput_DP[31]_i_7_n_0\,
      O => \MultiplexerOutput_DP[9]_i_2_n_0\
    );
\ParamAddressReg_DP_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data2(1),
      PRE => AS(0),
      Q => \^q\(0)
    );
\ParamAddressReg_DP_reg[0]_rep\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data2(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__29\(0),
      Q => \^systeminfooutput_dp_reg[13]_0\
    );
\ParamAddressReg_DP_reg[0]_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data2(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__29\(0),
      Q => \^chipconfigreg_dp_reg[analogmux2_d][0]\
    );
\ParamAddressReg_DP_reg[0]_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data2(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__29\(0),
      Q => \^biasoutput_dp_reg[3]\
    );
\ParamAddressReg_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(0),
      PRE => AS(0),
      Q => \^q\(1)
    );
\ParamAddressReg_DP_reg[1]_rep\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__29\(0),
      Q => \^systeminfooutput_dp_reg[13]\
    );
\ParamAddressReg_DP_reg[1]_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__29\(0),
      Q => \^biasconfigreg_dp_reg[offbn_d][0]\
    );
\ParamAddressReg_DP_reg[1]_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__29\(0),
      Q => \^biasoutput_dp_reg[2]\
    );
\ParamAddressReg_DP_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(1),
      PRE => AS(0),
      Q => ConfigParamAddress_D(2)
    );
\ParamAddressReg_DP_reg[2]_rep\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__29\(0),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0row_d][7]\
    );
\ParamAddressReg_DP_reg[2]_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__29\(0),
      Q => \^biasconfigreg_dp_reg[ssn_d][0]\
    );
\ParamAddressReg_DP_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(2),
      PRE => AS(0),
      Q => \^q\(2)
    );
\ParamAddressReg_DP_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(3),
      PRE => AS(0),
      Q => \^q\(3)
    );
\ParamAddressReg_DP_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(4),
      PRE => AS(0),
      Q => ConfigParamAddress_D(5)
    );
\ParamAddressReg_DP_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(5),
      PRE => AS(0),
      Q => ConfigParamAddress_D(6)
    );
\ParamAddressReg_DP_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(6),
      PRE => AS(0),
      Q => ConfigParamAddress_D(7)
    );
\ParamInput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_41,
      CLR => AR(0),
      D => data2(1),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(0)
    );
\ParamInput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_40,
      CLR => AR(0),
      D => data3(1),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(10)
    );
\ParamInput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_40,
      CLR => AR(0),
      D => data3(2),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(11)
    );
\ParamInput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_40,
      CLR => AR(0),
      D => data3(3),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(12)
    );
\ParamInput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_40,
      CLR => AR(0),
      D => data3(4),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(13)
    );
\ParamInput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_40,
      CLR => AR(0),
      D => data3(5),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(14)
    );
\ParamInput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_40,
      CLR => AS(0),
      D => data3(6),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(15)
    );
\ParamInput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_41,
      CLR => AR(0),
      D => data3(0),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(1)
    );
\ParamInput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_41,
      CLR => AR(0),
      D => data3(1),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(2)
    );
\ParamInput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_41,
      CLR => AR(0),
      D => data3(2),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(3)
    );
\ParamInput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_41,
      CLR => AR(0),
      D => data3(3),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(4)
    );
\ParamInput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_41,
      CLR => AR(0),
      D => data3(4),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(5)
    );
\ParamInput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_41,
      CLR => AR(0),
      D => data3(5),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(6)
    );
\ParamInput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_41,
      CLR => AS(0),
      D => data3(6),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(7)
    );
\ParamInput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_40,
      CLR => AR(0),
      D => data2(1),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(8)
    );
\ParamInput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_40,
      CLR => AR(0),
      D => data3(0),
      Q => \^biasconfigreg_dp_reg[ssn_d][15]\(9)
    );
\ParamOutput_DP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => \ParamOutput_DP[0]_i_2_n_0\,
      O => \ParamOutput_DP[0]_i_1_n_0\
    );
\ParamOutput_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(1),
      I2 => \MultiplexerOutput_DP_reg[31]\(0),
      I3 => \DVSAEROutput_DP_reg[31]_0\(0),
      I4 => ConfigModuleAddress_D(2),
      I5 => \ParamOutput_DP[0]_i_3_n_0\,
      O => \ParamOutput_DP[0]_i_2_n_0\
    );
\ParamOutput_DP[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CCAA00"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[13]_2\(0),
      I1 => \BiasOutput_DP_reg[15]_0\(0),
      I2 => \ChipOutput_DP_reg[3]_0\(0),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      I5 => ConfigParamAddress_D(7),
      O => \ParamOutput_DP[0]_i_3_n_0\
    );
\ParamOutput_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[10]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(10),
      I3 => \ParamOutput_DP[15]_i_2_n_0\,
      I4 => \DVSAEROutput_DP_reg[31]_0\(10),
      I5 => \ParamOutput_DP[13]_i_3_n_0\,
      O => \ParamOutput_DP[10]_i_1_n_0\
    );
\ParamOutput_DP[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00000A"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(10),
      I1 => \SystemInfoOutput_DP_reg[13]_2\(5),
      I2 => ConfigModuleAddress_D(0),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[10]_i_2_n_0\
    );
\ParamOutput_DP[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(11),
      I3 => \ParamOutput_DP[11]_i_2_n_0\,
      O => \ParamOutput_DP[11]_i_1_n_0\
    );
\ParamOutput_DP[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(11),
      I1 => \MultiplexerOutput_DP_reg[31]\(11),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[11]_i_2_n_0\
    );
\ParamOutput_DP[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(12),
      I3 => \ParamOutput_DP[12]_i_2_n_0\,
      O => \ParamOutput_DP[12]_i_1_n_0\
    );
\ParamOutput_DP[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(12),
      I1 => \MultiplexerOutput_DP_reg[31]\(12),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[12]_i_2_n_0\
    );
\ParamOutput_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[13]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(13),
      I3 => \ParamOutput_DP[15]_i_2_n_0\,
      I4 => \DVSAEROutput_DP_reg[31]_0\(13),
      I5 => \ParamOutput_DP[13]_i_3_n_0\,
      O => \ParamOutput_DP[13]_i_1_n_0\
    );
\ParamOutput_DP[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00000A"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(13),
      I1 => \SystemInfoOutput_DP_reg[13]_2\(5),
      I2 => ConfigModuleAddress_D(0),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[13]_i_2_n_0\
    );
\ParamOutput_DP[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ConfigModuleAddress_D(2),
      I1 => ConfigModuleAddress_D(1),
      I2 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[13]_i_3_n_0\
    );
\ParamOutput_DP[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(14),
      I3 => \ParamOutput_DP[14]_i_2_n_0\,
      O => \ParamOutput_DP[14]_i_1_n_0\
    );
\ParamOutput_DP[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(14),
      I1 => \MultiplexerOutput_DP_reg[31]\(14),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[14]_i_2_n_0\
    );
\ParamOutput_DP[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(15),
      I3 => \ParamOutput_DP[15]_i_3_n_0\,
      O => \ParamOutput_DP[15]_i_1_n_0\
    );
\ParamOutput_DP[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => ConfigModuleAddress_D(0),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[15]_i_2_n_0\
    );
\ParamOutput_DP[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(15),
      I1 => \MultiplexerOutput_DP_reg[31]\(15),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[15]_i_3_n_0\
    );
\ParamOutput_DP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(16),
      I1 => \MultiplexerOutput_DP_reg[31]\(16),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[16]_i_1_n_0\
    );
\ParamOutput_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(17),
      I1 => \MultiplexerOutput_DP_reg[31]\(17),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[17]_i_1_n_0\
    );
\ParamOutput_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(18),
      I1 => \MultiplexerOutput_DP_reg[31]\(18),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[18]_i_1_n_0\
    );
\ParamOutput_DP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(19),
      I1 => \MultiplexerOutput_DP_reg[31]\(19),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[19]_i_1_n_0\
    );
\ParamOutput_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => \ParamOutput_DP[1]_i_2_n_0\,
      O => \ParamOutput_DP[1]_i_1_n_0\
    );
\ParamOutput_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(1),
      I2 => \MultiplexerOutput_DP_reg[31]\(1),
      I3 => \DVSAEROutput_DP_reg[31]_0\(1),
      I4 => ConfigModuleAddress_D(2),
      I5 => \ParamOutput_DP[1]_i_3_n_0\,
      O => \ParamOutput_DP[1]_i_2_n_0\
    );
\ParamOutput_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CCAA00"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[13]_2\(1),
      I1 => \BiasOutput_DP_reg[15]_0\(1),
      I2 => \ChipOutput_DP_reg[3]_0\(1),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      I5 => ConfigParamAddress_D(7),
      O => \ParamOutput_DP[1]_i_3_n_0\
    );
\ParamOutput_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(20),
      I1 => \MultiplexerOutput_DP_reg[31]\(20),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[20]_i_1_n_0\
    );
\ParamOutput_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(21),
      I1 => \MultiplexerOutput_DP_reg[31]\(21),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[21]_i_1_n_0\
    );
\ParamOutput_DP[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(22),
      I1 => \MultiplexerOutput_DP_reg[31]\(22),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[22]_i_1_n_0\
    );
\ParamOutput_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(23),
      I1 => \MultiplexerOutput_DP_reg[31]\(23),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[23]_i_1_n_0\
    );
\ParamOutput_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(24),
      I1 => \MultiplexerOutput_DP_reg[31]\(24),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[24]_i_1_n_0\
    );
\ParamOutput_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(25),
      I1 => \MultiplexerOutput_DP_reg[31]\(25),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[25]_i_1_n_0\
    );
\ParamOutput_DP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(26),
      I1 => \MultiplexerOutput_DP_reg[31]\(26),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[26]_i_1_n_0\
    );
\ParamOutput_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(27),
      I1 => \MultiplexerOutput_DP_reg[31]\(27),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[27]_i_1_n_0\
    );
\ParamOutput_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(28),
      I1 => \MultiplexerOutput_DP_reg[31]\(28),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[28]_i_1_n_0\
    );
\ParamOutput_DP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(29),
      I1 => \MultiplexerOutput_DP_reg[31]\(29),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[29]_i_1_n_0\
    );
\ParamOutput_DP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => \ParamOutput_DP[2]_i_2_n_0\,
      O => \ParamOutput_DP[2]_i_1_n_0\
    );
\ParamOutput_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(1),
      I2 => \MultiplexerOutput_DP_reg[31]\(2),
      I3 => \DVSAEROutput_DP_reg[31]_0\(2),
      I4 => ConfigModuleAddress_D(2),
      I5 => \ParamOutput_DP[2]_i_3_n_0\,
      O => \ParamOutput_DP[2]_i_2_n_0\
    );
\ParamOutput_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CCAA00"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[13]_2\(2),
      I1 => \BiasOutput_DP_reg[15]_0\(2),
      I2 => \ChipOutput_DP_reg[3]_0\(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      I5 => ConfigParamAddress_D(7),
      O => \ParamOutput_DP[2]_i_3_n_0\
    );
\ParamOutput_DP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(30),
      I1 => \MultiplexerOutput_DP_reg[31]\(30),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[30]_i_1_n_0\
    );
\ParamOutput_DP[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(31),
      I1 => \MultiplexerOutput_DP_reg[31]\(31),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => \ParamOutput_DP[31]_i_2_n_0\,
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[31]_i_1_n_0\
    );
\ParamOutput_DP[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ConfigModuleAddress_D(6),
      I1 => ConfigModuleAddress_D(5),
      I2 => ConfigModuleAddress_D(4),
      I3 => ConfigModuleAddress_D(3),
      O => \ParamOutput_DP[31]_i_2_n_0\
    );
\ParamOutput_DP[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ConfigModuleAddress_D(3),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigModuleAddress_D(5),
      I3 => ConfigModuleAddress_D(6),
      I4 => \ParamOutput_DP[3]_i_2_n_0\,
      O => \ParamOutput_DP[3]_i_1_n_0\
    );
\ParamOutput_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF321000003210"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(1),
      I2 => \MultiplexerOutput_DP_reg[31]\(3),
      I3 => \DVSAEROutput_DP_reg[31]_0\(3),
      I4 => ConfigModuleAddress_D(2),
      I5 => \ParamOutput_DP[3]_i_3_n_0\,
      O => \ParamOutput_DP[3]_i_2_n_0\
    );
\ParamOutput_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E4FF000000"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => \BiasOutput_DP_reg[15]_0\(3),
      I2 => \ChipOutput_DP_reg[3]_0\(3),
      I3 => ConfigModuleAddress_D(1),
      I4 => \SystemInfoOutput_DP_reg[13]_2\(3),
      I5 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[3]_i_3_n_0\
    );
\ParamOutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP_reg[31]_0\(4),
      I2 => \ParamOutput_DP[13]_i_3_n_0\,
      I3 => \MultiplexerOutput_DP_reg[31]\(4),
      I4 => \ParamOutput_DP[5]_i_2_n_0\,
      I5 => \ParamOutput_DP[4]_i_2_n_0\,
      O => \ParamOutput_DP[4]_i_1_n_0\
    );
\ParamOutput_DP[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0C0000000000"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[13]_2\(3),
      I1 => \BiasOutput_DP_reg[15]_0\(4),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigModuleAddress_D(0),
      I4 => ConfigModuleAddress_D(1),
      I5 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[4]_i_2_n_0\
    );
\ParamOutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP_reg[31]_0\(5),
      I2 => \ParamOutput_DP[13]_i_3_n_0\,
      I3 => \MultiplexerOutput_DP_reg[31]\(5),
      I4 => \ParamOutput_DP[5]_i_2_n_0\,
      I5 => \ParamOutput_DP[5]_i_3_n_0\,
      O => \ParamOutput_DP[5]_i_1_n_0\
    );
\ParamOutput_DP[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ConfigModuleAddress_D(2),
      I1 => ConfigModuleAddress_D(1),
      I2 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[5]_i_2_n_0\
    );
\ParamOutput_DP[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0C0000000000"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[13]_2\(3),
      I1 => \BiasOutput_DP_reg[15]_0\(5),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigModuleAddress_D(0),
      I4 => ConfigModuleAddress_D(1),
      I5 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[5]_i_3_n_0\
    );
\ParamOutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[6]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(6),
      I3 => \ParamOutput_DP[15]_i_2_n_0\,
      I4 => \DVSAEROutput_DP_reg[31]_0\(6),
      I5 => \ParamOutput_DP[13]_i_3_n_0\,
      O => \ParamOutput_DP[6]_i_1_n_0\
    );
\ParamOutput_DP[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A00C"
    )
        port map (
      I0 => \SystemInfoOutput_DP_reg[13]_2\(4),
      I1 => \MultiplexerOutput_DP_reg[31]\(6),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[6]_i_2_n_0\
    );
\ParamOutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[7]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(7),
      I3 => \ParamOutput_DP[15]_i_2_n_0\,
      I4 => \DVSAEROutput_DP_reg[31]_0\(7),
      I5 => \ParamOutput_DP[13]_i_3_n_0\,
      O => \ParamOutput_DP[7]_i_1_n_0\
    );
\ParamOutput_DP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00000A"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(7),
      I1 => \SystemInfoOutput_DP_reg[13]_2\(5),
      I2 => ConfigModuleAddress_D(0),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[7]_i_2_n_0\
    );
\ParamOutput_DP[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[15]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(8),
      I3 => \ParamOutput_DP[8]_i_2_n_0\,
      O => \ParamOutput_DP[8]_i_1_n_0\
    );
\ParamOutput_DP[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[31]_0\(8),
      I1 => \MultiplexerOutput_DP_reg[31]\(8),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(0),
      O => \ParamOutput_DP[8]_i_2_n_0\
    );
\ParamOutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \ParamOutput_DP[31]_i_2_n_0\,
      I1 => \ParamOutput_DP[9]_i_2_n_0\,
      I2 => \BiasOutput_DP_reg[15]_0\(9),
      I3 => \ParamOutput_DP[15]_i_2_n_0\,
      I4 => \DVSAEROutput_DP_reg[31]_0\(9),
      I5 => \ParamOutput_DP[13]_i_3_n_0\,
      O => \ParamOutput_DP[9]_i_1_n_0\
    );
\ParamOutput_DP[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00000A"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(9),
      I1 => \SystemInfoOutput_DP_reg[13]_2\(5),
      I2 => ConfigModuleAddress_D(0),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(2),
      O => \ParamOutput_DP[9]_i_2_n_0\
    );
\ParamOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[0]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(0)
    );
\ParamOutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[10]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(10)
    );
\ParamOutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[11]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(11)
    );
\ParamOutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[12]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(12)
    );
\ParamOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[13]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(13)
    );
\ParamOutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[14]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(14)
    );
\ParamOutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[15]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(15)
    );
\ParamOutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[16]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(16)
    );
\ParamOutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[17]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(17)
    );
\ParamOutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[18]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(18)
    );
\ParamOutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[19]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(19)
    );
\ParamOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[1]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(1)
    );
\ParamOutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[20]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(20)
    );
\ParamOutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[21]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(21)
    );
\ParamOutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[22]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(22)
    );
\ParamOutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[23]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(23)
    );
\ParamOutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[24]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(24)
    );
\ParamOutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[25]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(25)
    );
\ParamOutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[26]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(26)
    );
\ParamOutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[27]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(27)
    );
\ParamOutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[28]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(28)
    );
\ParamOutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[29]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(29)
    );
\ParamOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[2]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(2)
    );
\ParamOutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[30]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(30)
    );
\ParamOutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[31]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(31)
    );
\ParamOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[3]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(3)
    );
\ParamOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[4]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(4)
    );
\ParamOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[5]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(5)
    );
\ParamOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[6]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(6)
    );
\ParamOutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[7]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(7)
    );
\ParamOutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[8]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(8)
    );
\ParamOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(2),
      D => \ParamOutput_DP[9]_i_1_n_0\,
      Q => \^paramoutput_dp_debug\(9)
    );
ReadOperationReg_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      CLR => AS(0),
      D => data3(6),
      Q => \^readoperationreg_sp_debug\
    );
SPIClockEdgeDetectorReg_S_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => SPIClockSync_C,
      Q => \^spiclockedgedetectorreg_s\
    );
SPIMISO_DZO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      O => SPIMISOReg_DZ0
    );
SPIMISO_DZO_reg: unisim.vcomponents.FDRE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPIMISOReg_DZ,
      Q => SPIMISO_DZO,
      R => '0'
    );
SPISlaveSelectEdgeDetectorReg_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPISlaveSelectSync_SB,
      PRE => AR(2),
      Q => SPISlaveSelectEdgeDetectorReg_S
    );
\SystemInfoOutput_DP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000062"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => Output_SO,
      I3 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I4 => \SystemInfoOutput_DP[13]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[13]_1\(0)
    );
\SystemInfoOutput_DP[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I1 => \^systeminfooutput_dp_reg[13]_0\,
      I2 => \^systeminfooutput_dp_reg[13]\,
      I3 => \SystemInfoOutput_DP[13]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[13]_1\(5)
    );
\SystemInfoOutput_DP[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ConfigParamAddress_D(7),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => ConfigParamAddress_D(6),
      I4 => ConfigParamAddress_D(5),
      O => \SystemInfoOutput_DP[13]_i_2_n_0\
    );
\SystemInfoOutput_DP[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I2 => \^systeminfooutput_dp_reg[13]_0\,
      I3 => \SystemInfoOutput_DP[13]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[13]_1\(1)
    );
\SystemInfoOutput_DP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^systeminfooutput_dp_reg[13]_0\,
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \SystemInfoOutput_DP[13]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[13]_1\(2)
    );
\SystemInfoOutput_DP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0019"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]\,
      I1 => \^systeminfooutput_dp_reg[13]_0\,
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \SystemInfoOutput_DP[13]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[13]_1\(3)
    );
\SystemInfoOutput_DP[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^systeminfooutput_dp_reg[13]_0\,
      I1 => \^systeminfooutput_dp_reg[13]\,
      I2 => \^biasconfigreg_dp_reg[ssn_d][0]\,
      I3 => \SystemInfoOutput_DP[13]_i_2_n_0\,
      O => \SystemInfoOutput_DP_reg[13]_1\(4)
    );
spiBitCounter: entity work.\brd_testAERDVSSM_0_0_Counter__parameterized0\
     port map (
      AS(0) => AS(0),
      D(31 downto 0) => ShiftReg_DN(31 downto 0),
      E(0) => spiBitCounter_n_39,
      \FSM_onehot_State_DP_reg[3]\(1) => spiBitCounter_n_42,
      \FSM_onehot_State_DP_reg[3]\(0) => spiBitCounter_n_43,
      LogicClk_CI => LogicClk_CI,
      ParamAddressReg_DN => ParamAddressReg_DN,
      \ParamInput_DP_reg[15]\(1) => spiBitCounter_n_40,
      \ParamInput_DP_reg[15]\(0) => spiBitCounter_n_41,
      ParamOutput_DP_Debug(31 downto 0) => \^paramoutput_dp_debug\(31 downto 0),
      Q(5 downto 0) => \SPIBitCount_D_Debug[5]\(5 downto 0),
      ReadOperationReg_SP_Debug => \^readoperationreg_sp_debug\,
      ReadOperationReg_SP_reg(0) => ReadOperationReg_SN,
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      \SPIOutputSRegMode_D_Debug[2]\ => \SPIOutputSRegMode_D_Debug[2]\,
      SPISlaveSelectEdgeDetectorReg_S => SPISlaveSelectEdgeDetectorReg_S,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      \ShiftReg_DP_reg[30]\(30 downto 0) => data4(31 downto 1),
      \out\(3) => \^out\(2),
      \out\(2) => LatchInputReg_SN,
      \out\(1 downto 0) => \^out\(1 downto 0)
    );
spiInputShiftRegister: entity work.brd_testAERDVSSM_0_0_ShiftRegister
     port map (
      AS(0) => AS(0),
      D(1 downto 0) => \^out\(1 downto 0),
      LogicClk_CI => LogicClk_CI,
      Q(7 downto 1) => data3(6 downto 0),
      Q(0) => data2(1),
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      SPIMOSISync_D => SPIMOSISync_D,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB
    );
spiOutputShiftRegister: entity work.\brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\
     port map (
      AR(2 downto 0) => AR(2 downto 0),
      D(31 downto 0) => ShiftReg_DN(31 downto 0),
      LogicClk_CI => LogicClk_CI,
      Q(30 downto 0) => data4(31 downto 1),
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      SPIMISOReg_DZ => SPIMISOReg_DZ,
      SPIMISOReg_DZ0 => SPIMISOReg_DZ0,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      \out\(1) => \^out\(2),
      \out\(0) => \^out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SystemInfoSPIConfig is
  port (
    Output_SO : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O203 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SystemInfoSPIConfig : entity is "SystemInfoSPIConfig";
end brd_testAERDVSSM_0_0_SystemInfoSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SystemInfoSPIConfig is
begin
\SystemInfoOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(0)
    );
\SystemInfoOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(5),
      Q => Q(5)
    );
\SystemInfoOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(1)
    );
\SystemInfoOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q(2)
    );
\SystemInfoOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q(3)
    );
\SystemInfoOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(4),
      Q => Q(4)
    );
deviceIsMasterBuffer: entity work.brd_testAERDVSSM_0_0_SimpleRegister_0
     port map (
      AR(0) => AR(0),
      LogicClk_CI => LogicClk_CI,
      O203(0) => O203(0),
      Output_SO => Output_SO
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DAVISrgbStateMachine is
  port (
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ChipConfig_DI[ResetCalibNeuron_S]\ : in STD_LOGIC;
    \ChipConfig_DI[TypeNCalibNeuron_S]\ : in STD_LOGIC;
    \ChipConfig_DI[ResetTestPixel_S]\ : in STD_LOGIC;
    \ChipConfig_DI[AERnArow_S]\ : in STD_LOGIC;
    \ChipConfig_DI[UseAOut_S]\ : in STD_LOGIC;
    \ChipConfig_DI[TestADC_S]\ : in STD_LOGIC;
    \ChipConfig_DI[SelectGrayCounter_S]\ : in STD_LOGIC;
    \ChipConfig_DI[AdjustTX2OVG2Hi_S]\ : in STD_LOGIC;
    \ChipConfig_DI[AdjustOVG2Lo_S]\ : in STD_LOGIC;
    \ChipConfig_DI[AdjustOVG1Lo_S]\ : in STD_LOGIC;
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DAVISrgbStateMachine : entity is "DAVISrgbStateMachine";
end brd_testAERDVSSM_0_0_DAVISrgbStateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DAVISrgbStateMachine is
  signal Bias0Changed_S : STD_LOGIC;
  signal Bias0Sent_S : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of Bias0Sent_S : signal is "yes";
  signal Bias10Changed_S : STD_LOGIC;
  signal Bias10Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias10Sent_S : signal is "yes";
  signal Bias11Changed_S : STD_LOGIC;
  signal Bias11Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias11Sent_S : signal is "yes";
  signal Bias13Changed_S : STD_LOGIC;
  signal Bias13Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias13Sent_S : signal is "yes";
  signal Bias14Changed_S : STD_LOGIC;
  signal Bias14Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias14Sent_S : signal is "yes";
  signal Bias15Changed_S : STD_LOGIC;
  signal Bias15Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias15Sent_S : signal is "yes";
  signal Bias16Changed_S : STD_LOGIC;
  signal Bias16Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias16Sent_S : signal is "yes";
  signal Bias17Changed_S : STD_LOGIC;
  signal Bias17Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias17Sent_S : signal is "yes";
  signal Bias18Changed_S : STD_LOGIC;
  signal Bias18Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias18Sent_S : signal is "yes";
  signal Bias19Changed_S : STD_LOGIC;
  signal Bias19Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias19Sent_S : signal is "yes";
  signal Bias1Changed_S : STD_LOGIC;
  signal Bias1Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias1Sent_S : signal is "yes";
  signal Bias20Changed_S : STD_LOGIC;
  signal Bias20Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias20Sent_S : signal is "yes";
  signal Bias22Changed_S : STD_LOGIC;
  signal Bias22Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias22Sent_S : signal is "yes";
  signal Bias23Changed_S : STD_LOGIC;
  signal Bias23Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias23Sent_S : signal is "yes";
  signal Bias24Changed_S : STD_LOGIC;
  signal Bias24Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias24Sent_S : signal is "yes";
  signal Bias25Changed_S : STD_LOGIC;
  signal Bias25Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias25Sent_S : signal is "yes";
  signal Bias26Changed_S : STD_LOGIC;
  signal Bias26Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias26Sent_S : signal is "yes";
  signal Bias27Changed_S : STD_LOGIC;
  signal Bias27Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias27Sent_S : signal is "yes";
  signal Bias28Changed_S : STD_LOGIC;
  signal Bias28Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias28Sent_S : signal is "yes";
  signal Bias2Changed_S : STD_LOGIC;
  signal Bias2Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias2Sent_S : signal is "yes";
  signal Bias30Changed_S : STD_LOGIC;
  signal Bias30Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias30Sent_S : signal is "yes";
  signal Bias31Changed_S : STD_LOGIC;
  signal Bias31Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias31Sent_S : signal is "yes";
  signal Bias32Changed_S : STD_LOGIC;
  signal Bias32Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias32Sent_S : signal is "yes";
  signal Bias33Changed_S : STD_LOGIC;
  signal Bias33Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias33Sent_S : signal is "yes";
  signal Bias34Changed_S : STD_LOGIC;
  signal Bias34Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias34Sent_S : signal is "yes";
  signal Bias35Changed_S : STD_LOGIC;
  signal Bias35Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias35Sent_S : signal is "yes";
  signal Bias36Changed_S : STD_LOGIC;
  signal Bias36Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias36Sent_S : signal is "yes";
  signal Bias3Changed_S : STD_LOGIC;
  signal Bias3Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias3Sent_S : signal is "yes";
  signal Bias4Changed_S : STD_LOGIC;
  signal Bias4Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias4Sent_S : signal is "yes";
  signal Bias5Changed_S : STD_LOGIC;
  signal Bias5Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias5Sent_S : signal is "yes";
  signal Bias6Changed_S : STD_LOGIC;
  signal Bias6Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias6Sent_S : signal is "yes";
  signal Bias7Changed_S : STD_LOGIC;
  signal Bias7Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias7Sent_S : signal is "yes";
  signal Bias8Changed_S : STD_LOGIC;
  signal Bias8Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias8Sent_S : signal is "yes";
  signal Bias9Changed_S : STD_LOGIC;
  signal Bias9Sent_S : STD_LOGIC;
  attribute RTL_KEEP of Bias9Sent_S : signal is "yes";
  signal BiasAddrSROutput_D : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[DiffBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[Gnd07_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OffBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[OnBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RefrBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][15]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSN_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][10]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][11]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][12]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][13]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][14]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][15]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[SSP_D_n_0_][9]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][8]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][0]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][1]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][2]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][3]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][4]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][5]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][6]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][7]\ : STD_LOGIC;
  signal \BiasConfigReg_D_reg[vADCTest_D_n_0_][8]\ : STD_LOGIC;
  signal BiasSROutput_D : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ChipBiasAddrSelectReg_SB : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_2_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_3_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_4_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_5_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_6_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_7_n_0 : STD_LOGIC;
  signal ChipBiasAddrSelect_SBO_i_8_n_0 : STD_LOGIC;
  signal ChipBiasBitInReg_D : STD_LOGIC;
  signal ChipBiasClockReg_CB : STD_LOGIC;
  signal ChipBiasClock_CBO_i_11_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_12_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_13_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_17_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_18_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_2_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_5_n_0 : STD_LOGIC;
  signal ChipBiasClock_CBO_i_6_n_0 : STD_LOGIC;
  signal ChipBiasDiagSelectReg_S : STD_LOGIC;
  signal ChipBiasLatchReg_SB : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_2_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_3_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_4_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_5_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_6_n_0 : STD_LOGIC;
  signal ChipBiasLatch_SBO_i_7_n_0 : STD_LOGIC;
  signal ChipChangedInput_D : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal ChipChanged_S : STD_LOGIC;
  signal ChipSent_S : STD_LOGIC;
  attribute RTL_KEEP of ChipSent_S : signal is "yes";
  signal \FSM_onehot_State_DP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[40]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[41]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[42]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[43]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[44]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[45]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[45]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[45]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[45]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[46]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_State_DP_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[40]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[40]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[41]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[41]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[42]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[42]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[43]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[43]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[44]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[44]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[45]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[45]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[46]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[46]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_onehot_State_DP_reg_n_0_[5]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_State_DP_reg_n_0_[5]\ : signal is "yes";
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ShiftReg_DN_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ShiftReg_DN_1 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal biasAddrSR_n_0 : STD_LOGIC;
  signal biasAddrSR_n_1 : STD_LOGIC;
  signal biasAddrSR_n_10 : STD_LOGIC;
  signal biasAddrSR_n_11 : STD_LOGIC;
  signal biasAddrSR_n_12 : STD_LOGIC;
  signal biasAddrSR_n_13 : STD_LOGIC;
  signal biasAddrSR_n_2 : STD_LOGIC;
  signal biasAddrSR_n_3 : STD_LOGIC;
  signal biasAddrSR_n_4 : STD_LOGIC;
  signal biasAddrSR_n_5 : STD_LOGIC;
  signal biasAddrSR_n_6 : STD_LOGIC;
  signal biasAddrSR_n_7 : STD_LOGIC;
  signal biasAddrSR_n_8 : STD_LOGIC;
  signal biasAddrSR_n_9 : STD_LOGIC;
  signal biasSR_n_0 : STD_LOGIC;
  signal biasSR_n_1 : STD_LOGIC;
  signal biasSR_n_2 : STD_LOGIC;
  signal biasSR_n_3 : STD_LOGIC;
  signal biasSR_n_4 : STD_LOGIC;
  signal chipSR_n_1 : STD_LOGIC;
  signal chipSR_n_10 : STD_LOGIC;
  signal chipSR_n_11 : STD_LOGIC;
  signal chipSR_n_12 : STD_LOGIC;
  signal chipSR_n_13 : STD_LOGIC;
  signal chipSR_n_14 : STD_LOGIC;
  signal chipSR_n_15 : STD_LOGIC;
  signal chipSR_n_16 : STD_LOGIC;
  signal chipSR_n_17 : STD_LOGIC;
  signal chipSR_n_18 : STD_LOGIC;
  signal chipSR_n_19 : STD_LOGIC;
  signal chipSR_n_2 : STD_LOGIC;
  signal chipSR_n_20 : STD_LOGIC;
  signal chipSR_n_21 : STD_LOGIC;
  signal chipSR_n_22 : STD_LOGIC;
  signal chipSR_n_23 : STD_LOGIC;
  signal chipSR_n_24 : STD_LOGIC;
  signal chipSR_n_25 : STD_LOGIC;
  signal chipSR_n_26 : STD_LOGIC;
  signal chipSR_n_27 : STD_LOGIC;
  signal chipSR_n_28 : STD_LOGIC;
  signal chipSR_n_29 : STD_LOGIC;
  signal chipSR_n_3 : STD_LOGIC;
  signal chipSR_n_30 : STD_LOGIC;
  signal chipSR_n_31 : STD_LOGIC;
  signal chipSR_n_32 : STD_LOGIC;
  signal chipSR_n_33 : STD_LOGIC;
  signal chipSR_n_34 : STD_LOGIC;
  signal chipSR_n_35 : STD_LOGIC;
  signal chipSR_n_36 : STD_LOGIC;
  signal chipSR_n_37 : STD_LOGIC;
  signal chipSR_n_38 : STD_LOGIC;
  signal chipSR_n_39 : STD_LOGIC;
  signal chipSR_n_4 : STD_LOGIC;
  signal chipSR_n_40 : STD_LOGIC;
  signal chipSR_n_41 : STD_LOGIC;
  signal chipSR_n_42 : STD_LOGIC;
  signal chipSR_n_43 : STD_LOGIC;
  signal chipSR_n_44 : STD_LOGIC;
  signal chipSR_n_45 : STD_LOGIC;
  signal chipSR_n_46 : STD_LOGIC;
  signal chipSR_n_47 : STD_LOGIC;
  signal chipSR_n_48 : STD_LOGIC;
  signal chipSR_n_49 : STD_LOGIC;
  signal chipSR_n_5 : STD_LOGIC;
  signal chipSR_n_50 : STD_LOGIC;
  signal chipSR_n_51 : STD_LOGIC;
  signal chipSR_n_52 : STD_LOGIC;
  signal chipSR_n_53 : STD_LOGIC;
  signal chipSR_n_54 : STD_LOGIC;
  signal chipSR_n_55 : STD_LOGIC;
  signal chipSR_n_6 : STD_LOGIC;
  signal chipSR_n_7 : STD_LOGIC;
  signal chipSR_n_8 : STD_LOGIC;
  signal chipSR_n_9 : STD_LOGIC;
  signal detectBias13Change_n_1 : STD_LOGIC;
  signal detectBias16Change_n_1 : STD_LOGIC;
  signal detectBias17Change_n_1 : STD_LOGIC;
  signal detectBias18Change_n_1 : STD_LOGIC;
  signal detectBias19Change_n_1 : STD_LOGIC;
  signal detectBias22Change_n_1 : STD_LOGIC;
  signal detectBias22Change_n_2 : STD_LOGIC;
  signal detectBias26Change_n_1 : STD_LOGIC;
  signal detectBias27Change_n_1 : STD_LOGIC;
  signal detectBias27Change_n_10 : STD_LOGIC;
  signal detectBias27Change_n_11 : STD_LOGIC;
  signal detectBias27Change_n_2 : STD_LOGIC;
  signal detectBias27Change_n_3 : STD_LOGIC;
  signal detectBias27Change_n_4 : STD_LOGIC;
  signal detectBias27Change_n_5 : STD_LOGIC;
  signal detectBias27Change_n_6 : STD_LOGIC;
  signal detectBias27Change_n_7 : STD_LOGIC;
  signal detectBias27Change_n_8 : STD_LOGIC;
  signal detectBias27Change_n_9 : STD_LOGIC;
  signal detectBias2Change_n_1 : STD_LOGIC;
  signal detectBias30Change_n_1 : STD_LOGIC;
  signal detectBias30Change_n_2 : STD_LOGIC;
  signal detectBias30Change_n_3 : STD_LOGIC;
  signal detectBias30Change_n_4 : STD_LOGIC;
  signal detectBias30Change_n_5 : STD_LOGIC;
  signal detectBias30Change_n_6 : STD_LOGIC;
  signal detectBias30Change_n_7 : STD_LOGIC;
  signal detectBias31Change_n_1 : STD_LOGIC;
  signal detectBias32Change_n_1 : STD_LOGIC;
  signal detectBias32Change_n_2 : STD_LOGIC;
  signal detectBias32Change_n_3 : STD_LOGIC;
  signal detectBias33Change_n_1 : STD_LOGIC;
  signal detectBias34Change_n_1 : STD_LOGIC;
  signal detectBias34Change_n_2 : STD_LOGIC;
  signal detectBias35Change_n_1 : STD_LOGIC;
  signal detectBias36Change_n_1 : STD_LOGIC;
  signal detectBias36Change_n_10 : STD_LOGIC;
  signal detectBias36Change_n_11 : STD_LOGIC;
  signal detectBias36Change_n_12 : STD_LOGIC;
  signal detectBias36Change_n_2 : STD_LOGIC;
  signal detectBias36Change_n_3 : STD_LOGIC;
  signal detectBias36Change_n_4 : STD_LOGIC;
  signal detectBias36Change_n_5 : STD_LOGIC;
  signal detectBias36Change_n_6 : STD_LOGIC;
  signal detectBias36Change_n_7 : STD_LOGIC;
  signal detectBias36Change_n_8 : STD_LOGIC;
  signal detectBias36Change_n_9 : STD_LOGIC;
  signal detectBias3Change_n_1 : STD_LOGIC;
  signal detectBias4Change_n_1 : STD_LOGIC;
  signal detectBias4Change_n_2 : STD_LOGIC;
  signal detectBias4Change_n_3 : STD_LOGIC;
  signal detectBias6Change_n_1 : STD_LOGIC;
  signal detectBias7Change_n_1 : STD_LOGIC;
  signal detectBias7Change_n_2 : STD_LOGIC;
  signal detectBias8Change_n_1 : STD_LOGIC;
  signal detectBias8Change_n_2 : STD_LOGIC;
  signal detectChipChange_n_1 : STD_LOGIC;
  signal detectChipChange_n_2 : STD_LOGIC;
  signal detectChipChange_n_3 : STD_LOGIC;
  signal detectChipChange_n_4 : STD_LOGIC;
  signal detectChipChange_n_5 : STD_LOGIC;
  signal detectChipChange_n_6 : STD_LOGIC;
  signal detectChipChange_n_7 : STD_LOGIC;
  signal sentBitsCounter_n_0 : STD_LOGIC;
  signal waitCyclesCounter_n_0 : STD_LOGIC;
  signal waitCyclesCounter_n_57 : STD_LOGIC;
  signal waitCyclesCounter_n_59 : STD_LOGIC;
  signal waitCyclesCounter_n_60 : STD_LOGIC;
  signal waitCyclesCounter_n_62 : STD_LOGIC;
  signal waitCyclesCounter_n_63 : STD_LOGIC;
  signal waitCyclesCounter_n_65 : STD_LOGIC;
  signal waitCyclesCounter_n_66 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[0]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[10]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[10]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[11]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[11]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[12]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[12]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[13]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[13]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[14]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[14]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[15]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[15]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[16]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[16]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[17]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[17]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[18]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[18]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[19]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[19]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[1]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[20]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[20]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[21]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[21]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[22]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[22]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[23]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[23]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[24]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[24]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[25]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[25]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[26]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[26]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[27]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[27]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[28]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[28]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[29]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[29]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[2]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[30]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[30]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[31]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[31]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[32]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[32]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[33]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[33]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[34]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[34]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[35]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[35]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[36]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[36]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[37]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[37]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[38]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[38]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[39]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[39]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[3]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[40]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[40]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[41]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[41]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[42]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[42]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[43]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[43]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[44]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[44]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[45]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[45]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[46]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[46]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[4]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[5]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[6]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[7]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[7]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[8]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[8]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_State_DP_reg[9]\ : label is "stackandloadbias1:00000000100000000000000000000000000000000000000,stackandloadbias0:00000001000000000000000000000000000000000000000,stidle:00000000000000000000000000000000000000000000001,stackandloadbias28:00000000000000000000000000000000010000000000000,stpreparesendbiasaddress:00000010000000000000000000000000000000000000000,stackandloadbias24:00000000000000000000000000000100000000000000000,stackandloadbias27:00000000000000000000000000000000100000000000000,stackandloadbias23:00000000000000000000000000001000000000000000000,stackandloadbias36:00000000000000000000000000000000000000001000000,stackandloadbias26:00000000000000000000000000000001000000000000000,stackandloadbias22:00000000000000000000000000010000000000000000000,stackandloadbias25:00000000000000000000000000000010000000000000000,stackandloadbias35:00000000000000000000000000000000000000010000000,stackandloadbias15:00000000000000000000010000000000000000000000000,stackandloadbias20:00000000000000000000000000100000000000000000000,stackandloadbias34:00000000000000000000000000000000000000100000000,stackandloadbias14:00000000000000000000100000000000000000000000000,stackandloadbias13:00000000000000000001000000000000000000000000000,stackandloadbias11:00000000000000000010000000000000000000000000000,stdelay:10000000000000000000000000000000000000000000000,stackandloadbias19:00000000000000000000000001000000000000000000000,stackandloadbias18:00000000000000000000000010000000000000000000000,stendchip:00000000000000000000000000000000000000000100000,stlatchchip:00000000000000000000000000000000000000000010000,stackandloadbias10:00000000000000000100000000000000000000000000000,stackandloadbias17:00000000000000000000000100000000000000000000000,stackandloadbias6:00000000000001000000000000000000000000000000000,stackandloadbias9:00000000000000001000000000000000000000000000000,stackandloadbias16:00000000000000000000001000000000000000000000000,stackandloadbias5:00000000000010000000000000000000000000000000000,stackandloadbias8:00000000000000010000000000000000000000000000000,stackandloadbias4:00000000000100000000000000000000000000000000000,stackandloadbias7:00000000000000100000000000000000000000000000000,stackandloadbias3:00000000001000000000000000000000000000000000000,stlatchbias:01000000000000000000000000000000000000000000000,stackandloadbias33:00000000000000000000000000000000000001000000000,stlatchbiasaddress:00001000000000000000000000000000000000000000000,stackandloadbias32:00000000000000000000000000000000000010000000000,stackandloadchip:00000000000000000000000000000000000000000000010,stsendbias:00100000000000000000000000000000000000000000000,stsendchip:00000000000000000000000000000000000000000001000,stackandloadbias31:00000000000000000000000000000000000100000000000,stpreparesendchip:00000000000000000000000000000000000000000000100,stpreparesendbias:00010000000000000000000000000000000000000000000,stackandloadbias30:00000000000000000000000000000000001000000000000,stsendbiasaddress:00000100000000000000000000000000000000000000000,stackandloadbias2:00000000010000000000000000000000000000000000000";
  attribute KEEP of \FSM_onehot_State_DP_reg[9]\ : label is "yes";
begin
\BiasConfigReg_D_reg[AEPdBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AEPdBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AEPuXBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AEPuYBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AdcCompBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(0),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(1),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(2),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(3),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(4),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(5),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(6),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(7),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AdcRefHigh_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(8),
      Q => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(0),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(1),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(2),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(3),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(4),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(5),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(6),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(7),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[AdcRefLow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(8),
      Q => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(0),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(1),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(2),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(3),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(4),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(5),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(6),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(7),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ApsCasBpc_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(8),
      Q => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ApsROSFBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ArrayBiasBufferBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ArrayLogicBufferBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(0),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(10),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(11),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(12),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(13),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(14),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(1),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(2),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(3),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(4),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(5),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(6),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(7),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(8),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[BiasBuffer_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(9),
      Q => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[DACBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[DiffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[DiffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[DiffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[DiffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[DiffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[DiffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[DiffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[DiffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[DiffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[DiffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[DiffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[DiffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[DiffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[DiffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[DiffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[DiffBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[FalltimeBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[Gnd07_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(0),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[Gnd07_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(1),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[Gnd07_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(2),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[Gnd07_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(3),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[Gnd07_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(4),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[Gnd07_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(5),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[Gnd07_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(6),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[Gnd07_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(7),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[Gnd07_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(8),
      Q => \BiasConfigReg_D_reg[Gnd07_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[IFRefrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[IFThrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[LcolTimeoutBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[LocalBufBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(0),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(1),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(2),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(3),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(4),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(5),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(6),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(7),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[OVG1Lo_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(8),
      Q => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(0),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(1),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(2),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(3),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(4),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(5),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(6),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(7),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[OVG2Lo_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(8),
      Q => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[OffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[OffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[OffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[OffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[OffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[OffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[OffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[OffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[OffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[OffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[OffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[OffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[OffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[OffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[OffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[OffBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[OnBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[OnBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[OnBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[OnBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[OnBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[OnBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[OnBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[OnBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[OnBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[OnBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[OnBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[OnBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[OnBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[OnBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[OnBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[OnBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[PadFollBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(0),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(10),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(11),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(12),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(13),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(14),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(1),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(2),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(3),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(4),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(5),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(6),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(7),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(8),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[PixInvBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(9),
      Q => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[PrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[PrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[PrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[PrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[PrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[PrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[PrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[PrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[PrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[PrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[PrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[PrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[PrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[PrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[PrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[PrBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[PrSFBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[ReadoutBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[RefrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[RefrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[RefrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[RefrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[RefrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[RefrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[RefrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[RefrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[RefrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[RefrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[RefrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[RefrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[RefrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[RefrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[RefrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[RefrBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(0),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(10),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(11),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(12),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(13),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(14),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(1),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(2),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(3),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(4),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(5),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(6),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(7),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(8),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[RisetimeBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(9),
      Q => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[SSN_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(0),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[SSN_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(10),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[SSN_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(11),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[SSN_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(12),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[SSN_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(13),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[SSN_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(14),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[SSN_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(15),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][15]\
    );
\BiasConfigReg_D_reg[SSN_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(1),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[SSN_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(2),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[SSN_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(3),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[SSN_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(4),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[SSN_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(5),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[SSN_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(6),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[SSN_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(7),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[SSN_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(8),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[SSN_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(9),
      Q => \BiasConfigReg_D_reg[SSN_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[SSP_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(0),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[SSP_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(10),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][10]\
    );
\BiasConfigReg_D_reg[SSP_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(11),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][11]\
    );
\BiasConfigReg_D_reg[SSP_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(12),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][12]\
    );
\BiasConfigReg_D_reg[SSP_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(13),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][13]\
    );
\BiasConfigReg_D_reg[SSP_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(14),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][14]\
    );
\BiasConfigReg_D_reg[SSP_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(15),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][15]\
    );
\BiasConfigReg_D_reg[SSP_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(1),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[SSP_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(2),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[SSP_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(3),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[SSP_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(4),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[SSP_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(5),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[SSP_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(6),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[SSP_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(7),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[SSP_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(8),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[SSP_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(9),
      Q => \BiasConfigReg_D_reg[SSP_D_n_0_][9]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(0),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(1),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(2),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(3),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(4),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(5),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(6),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(7),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(8),
      Q => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][8]\
    );
\BiasConfigReg_D_reg[vADCTest_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(0),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][0]\
    );
\BiasConfigReg_D_reg[vADCTest_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(1),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][1]\
    );
\BiasConfigReg_D_reg[vADCTest_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(2),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][2]\
    );
\BiasConfigReg_D_reg[vADCTest_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(3),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][3]\
    );
\BiasConfigReg_D_reg[vADCTest_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(4),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][4]\
    );
\BiasConfigReg_D_reg[vADCTest_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(5),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][5]\
    );
\BiasConfigReg_D_reg[vADCTest_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(6),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][6]\
    );
\BiasConfigReg_D_reg[vADCTest_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(7),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][7]\
    );
\BiasConfigReg_D_reg[vADCTest_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(8),
      Q => \BiasConfigReg_D_reg[vADCTest_D_n_0_][8]\
    );
ChipBiasAddrSelect_SBO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => ChipBiasAddrSelect_SBO_i_2_n_0,
      I1 => \FSM_onehot_State_DP_reg_n_0_[46]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[43]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[45]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[44]\,
      I5 => ChipBiasAddrSelect_SBO_i_3_n_0,
      O => ChipBiasAddrSelectReg_SB
    );
ChipBiasAddrSelect_SBO_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => biasAddrSR_n_1,
      I1 => Bias0Sent_S,
      I2 => Bias1Sent_S,
      I3 => Bias2Sent_S,
      I4 => Bias3Sent_S,
      O => ChipBiasAddrSelect_SBO_i_2_n_0
    );
ChipBiasAddrSelect_SBO_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ChipBiasAddrSelect_SBO_i_4_n_0,
      I1 => ChipBiasClock_CBO_i_2_n_0,
      I2 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I3 => ChipBiasAddrSelect_SBO_i_5_n_0,
      I4 => ChipBiasAddrSelect_SBO_i_6_n_0,
      I5 => ChipBiasAddrSelect_SBO_i_7_n_0,
      O => ChipBiasAddrSelect_SBO_i_3_n_0
    );
ChipBiasAddrSelect_SBO_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => biasAddrSR_n_2,
      I1 => Bias20Sent_S,
      I2 => Bias19Sent_S,
      I3 => Bias18Sent_S,
      I4 => Bias15Sent_S,
      I5 => ChipBiasAddrSelect_SBO_i_8_n_0,
      O => ChipBiasAddrSelect_SBO_i_4_n_0
    );
ChipBiasAddrSelect_SBO_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Bias25Sent_S,
      I1 => Bias26Sent_S,
      I2 => Bias24Sent_S,
      I3 => Bias27Sent_S,
      I4 => biasAddrSR_n_0,
      O => ChipBiasAddrSelect_SBO_i_5_n_0
    );
ChipBiasAddrSelect_SBO_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bias32Sent_S,
      I1 => Bias31Sent_S,
      I2 => Bias34Sent_S,
      I3 => Bias33Sent_S,
      O => ChipBiasAddrSelect_SBO_i_6_n_0
    );
ChipBiasAddrSelect_SBO_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I2 => Bias36Sent_S,
      I3 => Bias35Sent_S,
      O => ChipBiasAddrSelect_SBO_i_7_n_0
    );
ChipBiasAddrSelect_SBO_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bias16Sent_S,
      I1 => Bias17Sent_S,
      O => ChipBiasAddrSelect_SBO_i_8_n_0
    );
ChipBiasAddrSelect_SBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => ChipBiasAddrSelectReg_SB,
      PRE => AR(1),
      Q => ChipBiasAddrSelect_SBO
    );
ChipBiasBitIn_DO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => ChipBiasBitInReg_D,
      Q => ChipBiasBitIn_DO
    );
ChipBiasClock_CBO_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[42]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[43]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[45]\,
      O => ChipBiasClock_CBO_i_11_n_0
    );
ChipBiasClock_CBO_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ChipBiasClock_CBO_i_17_n_0,
      I1 => ChipBiasClock_CBO_i_18_n_0,
      I2 => Bias1Sent_S,
      I3 => Bias2Sent_S,
      I4 => Bias3Sent_S,
      I5 => Bias4Sent_S,
      O => ChipBiasClock_CBO_i_12_n_0
    );
ChipBiasClock_CBO_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => biasAddrSR_n_6,
      I1 => Bias10Sent_S,
      I2 => Bias8Sent_S,
      I3 => Bias6Sent_S,
      I4 => Bias5Sent_S,
      I5 => biasAddrSR_n_13,
      O => ChipBiasClock_CBO_i_13_n_0
    );
ChipBiasClock_CBO_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bias34Sent_S,
      I1 => Bias35Sent_S,
      O => ChipBiasClock_CBO_i_17_n_0
    );
ChipBiasClock_CBO_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bias32Sent_S,
      I1 => Bias33Sent_S,
      O => ChipBiasClock_CBO_i_18_n_0
    );
ChipBiasClock_CBO_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I2 => ChipSent_S,
      O => ChipBiasClock_CBO_i_2_n_0
    );
ChipBiasClock_CBO_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => biasAddrSR_n_3,
      I1 => biasAddrSR_n_4,
      I2 => ChipBiasClock_CBO_i_12_n_0,
      I3 => ChipBiasClock_CBO_i_13_n_0,
      O => ChipBiasClock_CBO_i_5_n_0
    );
ChipBiasClock_CBO_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[46]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[43]\,
      I2 => Bias0Sent_S,
      I3 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I4 => Bias36Sent_S,
      I5 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      O => ChipBiasClock_CBO_i_6_n_0
    );
ChipBiasClock_CBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => ChipBiasClockReg_CB,
      PRE => AR(1),
      Q => ChipBiasClock_CBO
    );
ChipBiasDiagSelect_SO_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      O => ChipBiasDiagSelectReg_S
    );
ChipBiasDiagSelect_SO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => ChipBiasDiagSelectReg_S,
      Q => ChipBiasDiagSelect_SO
    );
ChipBiasLatch_SBO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => Bias31Sent_S,
      I1 => Bias30Sent_S,
      I2 => Bias33Sent_S,
      I3 => Bias32Sent_S,
      I4 => ChipBiasLatch_SBO_i_2_n_0,
      I5 => ChipBiasLatch_SBO_i_3_n_0,
      O => ChipBiasLatchReg_SB
    );
ChipBiasLatch_SBO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ChipBiasLatch_SBO_i_4_n_0,
      I1 => Bias25Sent_S,
      I2 => Bias23Sent_S,
      I3 => Bias28Sent_S,
      I4 => Bias24Sent_S,
      I5 => ChipBiasClock_CBO_i_13_n_0,
      O => ChipBiasLatch_SBO_i_2_n_0
    );
ChipBiasLatch_SBO_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ChipBiasLatch_SBO_i_5_n_0,
      I1 => ChipBiasLatch_SBO_i_6_n_0,
      I2 => \FSM_onehot_State_DP_reg_n_0_[43]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[46]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I5 => ChipBiasLatch_SBO_i_7_n_0,
      O => ChipBiasLatch_SBO_i_3_n_0
    );
ChipBiasLatch_SBO_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => biasAddrSR_n_4,
      I1 => Bias3Sent_S,
      I2 => Bias4Sent_S,
      I3 => Bias26Sent_S,
      I4 => Bias27Sent_S,
      O => ChipBiasLatch_SBO_i_4_n_0
    );
ChipBiasLatch_SBO_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I1 => ChipSent_S,
      I2 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      O => ChipBiasLatch_SBO_i_5_n_0
    );
ChipBiasLatch_SBO_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Bias0Sent_S,
      I1 => Bias2Sent_S,
      I2 => Bias1Sent_S,
      O => ChipBiasLatch_SBO_i_6_n_0
    );
ChipBiasLatch_SBO_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Bias35Sent_S,
      I1 => Bias34Sent_S,
      I2 => Bias36Sent_S,
      I3 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[44]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[41]\,
      O => ChipBiasLatch_SBO_i_7_n_0
    );
ChipBiasLatch_SBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => ChipBiasLatchReg_SB,
      PRE => AR(1),
      Q => ChipBiasLatch_SBO
    );
\ChipConfigReg_D_reg[AERnArow_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ChipConfig_DI[AERnArow_S]\,
      Q => ChipChangedInput_D(6)
    );
\ChipConfigReg_D_reg[AdjustOVG1Lo_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ChipConfig_DI[AdjustOVG1Lo_S]\,
      Q => ChipChangedInput_D(0)
    );
\ChipConfigReg_D_reg[AdjustOVG2Lo_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ChipConfig_DI[AdjustOVG2Lo_S]\,
      Q => ChipChangedInput_D(1)
    );
\ChipConfigReg_D_reg[AdjustTX2OVG2Hi_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ChipConfig_DI[AdjustTX2OVG2Hi_S]\,
      Q => ChipChangedInput_D(2)
    );
\ChipConfigReg_D_reg[AnalogMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\(0),
      Q => ChipChangedInput_D(22)
    );
\ChipConfigReg_D_reg[AnalogMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\(1),
      Q => ChipChangedInput_D(23)
    );
\ChipConfigReg_D_reg[AnalogMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\(2),
      Q => ChipChangedInput_D(24)
    );
\ChipConfigReg_D_reg[AnalogMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\(3),
      Q => ChipChangedInput_D(25)
    );
\ChipConfigReg_D_reg[AnalogMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\(0),
      Q => ChipChangedInput_D(18)
    );
\ChipConfigReg_D_reg[AnalogMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\(1),
      Q => ChipChangedInput_D(19)
    );
\ChipConfigReg_D_reg[AnalogMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\(2),
      Q => ChipChangedInput_D(20)
    );
\ChipConfigReg_D_reg[AnalogMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\(3),
      Q => ChipChangedInput_D(21)
    );
\ChipConfigReg_D_reg[AnalogMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\(0),
      Q => ChipChangedInput_D(14)
    );
\ChipConfigReg_D_reg[AnalogMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\(1),
      Q => ChipChangedInput_D(15)
    );
\ChipConfigReg_D_reg[AnalogMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\(2),
      Q => ChipChangedInput_D(16)
    );
\ChipConfigReg_D_reg[AnalogMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\(3),
      Q => ChipChangedInput_D(17)
    );
\ChipConfigReg_D_reg[BiasMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Q(0),
      Q => ChipChangedInput_D(10)
    );
\ChipConfigReg_D_reg[BiasMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Q(1),
      Q => ChipChangedInput_D(11)
    );
\ChipConfigReg_D_reg[BiasMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Q(2),
      Q => ChipChangedInput_D(12)
    );
\ChipConfigReg_D_reg[BiasMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => Q(3),
      Q => ChipChangedInput_D(13)
    );
\ChipConfigReg_D_reg[DigitalMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\(0),
      Q => ChipChangedInput_D(38)
    );
\ChipConfigReg_D_reg[DigitalMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\(1),
      Q => ChipChangedInput_D(39)
    );
\ChipConfigReg_D_reg[DigitalMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\(2),
      Q => ChipChangedInput_D(40)
    );
\ChipConfigReg_D_reg[DigitalMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\(3),
      Q => ChipChangedInput_D(41)
    );
\ChipConfigReg_D_reg[DigitalMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\(0),
      Q => ChipChangedInput_D(34)
    );
\ChipConfigReg_D_reg[DigitalMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\(1),
      Q => ChipChangedInput_D(35)
    );
\ChipConfigReg_D_reg[DigitalMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\(2),
      Q => ChipChangedInput_D(36)
    );
\ChipConfigReg_D_reg[DigitalMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\(3),
      Q => ChipChangedInput_D(37)
    );
\ChipConfigReg_D_reg[DigitalMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\(0),
      Q => ChipChangedInput_D(30)
    );
\ChipConfigReg_D_reg[DigitalMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\(1),
      Q => ChipChangedInput_D(31)
    );
\ChipConfigReg_D_reg[DigitalMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\(2),
      Q => ChipChangedInput_D(32)
    );
\ChipConfigReg_D_reg[DigitalMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\(3),
      Q => ChipChangedInput_D(33)
    );
\ChipConfigReg_D_reg[DigitalMux3_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\(0),
      Q => ChipChangedInput_D(26)
    );
\ChipConfigReg_D_reg[DigitalMux3_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\(1),
      Q => ChipChangedInput_D(27)
    );
\ChipConfigReg_D_reg[DigitalMux3_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\(2),
      Q => ChipChangedInput_D(28)
    );
\ChipConfigReg_D_reg[DigitalMux3_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\(3),
      Q => ChipChangedInput_D(29)
    );
\ChipConfigReg_D_reg[ResetCalibNeuron_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ChipConfig_DI[ResetCalibNeuron_S]\,
      PRE => \SyncSignalSyncFF_S_reg_rep__8\(0),
      Q => ChipChangedInput_D(9)
    );
\ChipConfigReg_D_reg[ResetTestPixel_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ChipConfig_DI[ResetTestPixel_S]\,
      PRE => \SyncSignalSyncFF_S_reg_rep__8\(0),
      Q => ChipChangedInput_D(7)
    );
\ChipConfigReg_D_reg[SelectGrayCounter_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ChipConfig_DI[SelectGrayCounter_S]\,
      Q => ChipChangedInput_D(3)
    );
\ChipConfigReg_D_reg[TestADC_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ChipConfig_DI[TestADC_S]\,
      Q => ChipChangedInput_D(4)
    );
\ChipConfigReg_D_reg[TypeNCalibNeuron_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ChipConfig_DI[TypeNCalibNeuron_S]\,
      Q => ChipChangedInput_D(8)
    );
\ChipConfigReg_D_reg[UseAOut_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ChipConfig_DI[UseAOut_S]\,
      Q => ChipChangedInput_D(5)
    );
\FSM_onehot_State_DP[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ChipBiasAddrSelect_SBO_i_3_n_0,
      I1 => \FSM_onehot_State_DP[3]_i_3__0_n_0\,
      I2 => ChipBiasAddrSelect_SBO_i_2_n_0,
      O => \FSM_onehot_State_DP[0]_i_1__0_n_0\
    );
\FSM_onehot_State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \FSM_onehot_State_DP[3]_i_2__0_n_0\,
      I1 => \FSM_onehot_State_DP[2]_i_2_n_0\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[45]\,
      I3 => ChipSent_S,
      I4 => biasAddrSR_n_5,
      I5 => \FSM_onehot_State_DP[46]_i_11_n_0\,
      O => \FSM_onehot_State_DP[2]_i_1_n_0\
    );
\FSM_onehot_State_DP[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Bias33Sent_S,
      I1 => Bias34Sent_S,
      I2 => Bias31Sent_S,
      I3 => Bias32Sent_S,
      I4 => \FSM_onehot_State_DP[3]_i_5__0_n_0\,
      O => \FSM_onehot_State_DP[2]_i_2_n_0\
    );
\FSM_onehot_State_DP[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \FSM_onehot_State_DP[3]_i_2__0_n_0\,
      I1 => \FSM_onehot_State_DP[3]_i_3__0_n_0\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I4 => ChipSent_S,
      I5 => \FSM_onehot_State_DP[3]_i_4__0_n_0\,
      O => \FSM_onehot_State_DP[3]_i_1__0_n_0\
    );
\FSM_onehot_State_DP[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => biasAddrSR_n_10,
      I1 => biasAddrSR_n_2,
      I2 => biasAddrSR_n_11,
      I3 => biasAddrSR_n_0,
      I4 => biasAddrSR_n_1,
      O => \FSM_onehot_State_DP[3]_i_2__0_n_0\
    );
\FSM_onehot_State_DP[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[43]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[42]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[44]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[41]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[45]\,
      O => \FSM_onehot_State_DP[3]_i_3__0_n_0\
    );
\FSM_onehot_State_DP[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => biasAddrSR_n_5,
      I1 => \FSM_onehot_State_DP[3]_i_5__0_n_0\,
      I2 => Bias32Sent_S,
      I3 => Bias31Sent_S,
      I4 => Bias34Sent_S,
      I5 => Bias33Sent_S,
      O => \FSM_onehot_State_DP[3]_i_4__0_n_0\
    );
\FSM_onehot_State_DP[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bias3Sent_S,
      I1 => Bias2Sent_S,
      I2 => Bias1Sent_S,
      I3 => Bias0Sent_S,
      O => \FSM_onehot_State_DP[3]_i_5__0_n_0\
    );
\FSM_onehot_State_DP[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => biasAddrSR_n_7,
      I1 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      O => \FSM_onehot_State_DP[40]_i_1_n_0\
    );
\FSM_onehot_State_DP[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_onehot_State_DP[46]_i_9_n_0\,
      I1 => ChipBiasLatch_SBO_i_2_n_0,
      I2 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I4 => \FSM_onehot_State_DP[46]_i_10_n_0\,
      O => \FSM_onehot_State_DP[41]_i_1_n_0\
    );
\FSM_onehot_State_DP[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => biasAddrSR_n_7,
      I1 => \FSM_onehot_State_DP_reg_n_0_[41]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      O => \FSM_onehot_State_DP[42]_i_1_n_0\
    );
\FSM_onehot_State_DP[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => ChipBiasLatch_SBO_i_2_n_0,
      I1 => \FSM_onehot_State_DP_reg_n_0_[42]\,
      I2 => \FSM_onehot_State_DP[46]_i_9_n_0\,
      I3 => Bias34Sent_S,
      I4 => biasAddrSR_n_5,
      I5 => \FSM_onehot_State_DP[45]_i_4_n_0\,
      O => \FSM_onehot_State_DP[43]_i_1_n_0\
    );
\FSM_onehot_State_DP[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => biasAddrSR_n_7,
      I1 => \FSM_onehot_State_DP_reg_n_0_[42]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[43]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[41]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      O => \FSM_onehot_State_DP[44]_i_1_n_0\
    );
\FSM_onehot_State_DP[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \FSM_onehot_State_DP[46]_i_9_n_0\,
      I1 => ChipBiasLatch_SBO_i_2_n_0,
      I2 => \FSM_onehot_State_DP[45]_i_2_n_0\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[44]\,
      I4 => \FSM_onehot_State_DP[45]_i_3_n_0\,
      I5 => \FSM_onehot_State_DP[45]_i_4_n_0\,
      O => \FSM_onehot_State_DP[45]_i_1_n_0\
    );
\FSM_onehot_State_DP[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Bias34Sent_S,
      I1 => Bias36Sent_S,
      I2 => Bias35Sent_S,
      O => \FSM_onehot_State_DP[45]_i_2_n_0\
    );
\FSM_onehot_State_DP[45]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[43]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[42]\,
      O => \FSM_onehot_State_DP[45]_i_3_n_0\
    );
\FSM_onehot_State_DP[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Bias1Sent_S,
      I1 => Bias2Sent_S,
      I2 => Bias0Sent_S,
      I3 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[41]\,
      O => \FSM_onehot_State_DP[45]_i_4_n_0\
    );
\FSM_onehot_State_DP[46]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Bias35Sent_S,
      I1 => Bias36Sent_S,
      I2 => Bias34Sent_S,
      I3 => Bias1Sent_S,
      I4 => Bias2Sent_S,
      I5 => Bias0Sent_S,
      O => \FSM_onehot_State_DP[46]_i_10_n_0\
    );
\FSM_onehot_State_DP[46]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[43]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[42]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[44]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[41]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[40]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      O => \FSM_onehot_State_DP[46]_i_11_n_0\
    );
\FSM_onehot_State_DP[46]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I1 => ChipSent_S,
      I2 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I5 => \FSM_onehot_State_DP_reg_n_0_[45]\,
      O => \FSM_onehot_State_DP[46]_i_12_n_0\
    );
\FSM_onehot_State_DP[46]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ChipBiasClock_CBO_i_11_n_0,
      I1 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[5]\,
      I4 => \FSM_onehot_State_DP_reg_n_0_[46]\,
      O => \FSM_onehot_State_DP[46]_i_13_n_0\
    );
\FSM_onehot_State_DP[46]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I1 => \FSM_onehot_State_DP_reg_n_0_[42]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[45]\,
      I3 => ChipBiasAddrSelect_SBO_i_6_n_0,
      I4 => \FSM_onehot_State_DP[3]_i_5__0_n_0\,
      I5 => biasAddrSR_n_5,
      O => \FSM_onehot_State_DP[46]_i_14_n_0\
    );
\FSM_onehot_State_DP[46]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \FSM_onehot_State_DP[46]_i_9_n_0\,
      I1 => ChipBiasLatch_SBO_i_2_n_0,
      I2 => \FSM_onehot_State_DP[46]_i_10_n_0\,
      I3 => \FSM_onehot_State_DP[46]_i_11_n_0\,
      I4 => \FSM_onehot_State_DP[46]_i_12_n_0\,
      O => \FSM_onehot_State_DP[46]_i_2_n_0\
    );
\FSM_onehot_State_DP[46]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ChipBiasClock_CBO_i_13_n_0,
      I1 => ChipBiasClock_CBO_i_12_n_0,
      I2 => biasAddrSR_n_4,
      I3 => biasAddrSR_n_3,
      I4 => ChipBiasClock_CBO_i_6_n_0,
      I5 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      O => \FSM_onehot_State_DP[46]_i_5_n_0\
    );
\FSM_onehot_State_DP[46]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bias31Sent_S,
      I1 => Bias30Sent_S,
      I2 => Bias33Sent_S,
      I3 => Bias32Sent_S,
      O => \FSM_onehot_State_DP[46]_i_9_n_0\
    );
\FSM_onehot_State_DP[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => biasAddrSR_n_9,
      I1 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I2 => \FSM_onehot_State_DP[5]_i_3_n_0\,
      O => \FSM_onehot_State_DP[4]_i_1_n_0\
    );
\FSM_onehot_State_DP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => biasAddrSR_n_9,
      I1 => \FSM_onehot_State_DP_reg_n_0_[3]\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[4]\,
      I3 => \FSM_onehot_State_DP[5]_i_3_n_0\,
      O => \FSM_onehot_State_DP[5]_i_1_n_0\
    );
\FSM_onehot_State_DP[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => biasAddrSR_n_8,
      I1 => \FSM_onehot_State_DP[3]_i_3__0_n_0\,
      I2 => \FSM_onehot_State_DP_reg_n_0_[0]\,
      I3 => \FSM_onehot_State_DP_reg_n_0_[2]\,
      I4 => ChipSent_S,
      O => \FSM_onehot_State_DP[5]_i_3_n_0\
    );
\FSM_onehot_State_DP_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      D => \FSM_onehot_State_DP[0]_i_1__0_n_0\,
      PRE => \SyncSignalSyncFF_S_reg_rep__8\(1),
      Q => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
\FSM_onehot_State_DP_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias32Change_n_2,
      Q => Bias32Sent_S
    );
\FSM_onehot_State_DP_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias32Change_n_1,
      Q => Bias31Sent_S
    );
\FSM_onehot_State_DP_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_8,
      Q => Bias30Sent_S
    );
\FSM_onehot_State_DP_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_7,
      Q => Bias28Sent_S
    );
\FSM_onehot_State_DP_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias27Change_n_8,
      Q => Bias27Sent_S
    );
\FSM_onehot_State_DP_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias30Change_n_5,
      Q => Bias26Sent_S
    );
\FSM_onehot_State_DP_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias26Change_n_1,
      Q => Bias25Sent_S
    );
\FSM_onehot_State_DP_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_6,
      Q => Bias24Sent_S
    );
\FSM_onehot_State_DP_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectChipChange_n_2,
      Q => Bias23Sent_S
    );
\FSM_onehot_State_DP_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias27Change_n_7,
      Q => Bias22Sent_S
    );
\FSM_onehot_State_DP_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectChipChange_n_4,
      Q => ChipSent_S
    );
\FSM_onehot_State_DP_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_5,
      Q => Bias20Sent_S
    );
\FSM_onehot_State_DP_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_4,
      Q => Bias19Sent_S
    );
\FSM_onehot_State_DP_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias30Change_n_4,
      Q => Bias18Sent_S
    );
\FSM_onehot_State_DP_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias27Change_n_6,
      Q => Bias17Sent_S
    );
\FSM_onehot_State_DP_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias27Change_n_5,
      Q => Bias16Sent_S
    );
\FSM_onehot_State_DP_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias30Change_n_3,
      Q => Bias15Sent_S
    );
\FSM_onehot_State_DP_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectChipChange_n_1,
      Q => Bias14Sent_S
    );
\FSM_onehot_State_DP_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_3,
      Q => Bias13Sent_S
    );
\FSM_onehot_State_DP_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_2,
      Q => Bias11Sent_S
    );
\FSM_onehot_State_DP_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias30Change_n_2,
      Q => Bias10Sent_S
    );
\FSM_onehot_State_DP_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[2]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[2]\
    );
\FSM_onehot_State_DP_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias27Change_n_4,
      Q => Bias9Sent_S
    );
\FSM_onehot_State_DP_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias30Change_n_1,
      Q => Bias8Sent_S
    );
\FSM_onehot_State_DP_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_1,
      Q => Bias7Sent_S
    );
\FSM_onehot_State_DP_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias27Change_n_3,
      Q => Bias6Sent_S
    );
\FSM_onehot_State_DP_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias7Change_n_1,
      Q => Bias5Sent_S
    );
\FSM_onehot_State_DP_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias27Change_n_2,
      Q => Bias4Sent_S
    );
\FSM_onehot_State_DP_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias27Change_n_1,
      Q => Bias3Sent_S
    );
\FSM_onehot_State_DP_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias4Change_n_3,
      Q => Bias2Sent_S
    );
\FSM_onehot_State_DP_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias4Change_n_2,
      Q => Bias1Sent_S
    );
\FSM_onehot_State_DP_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias4Change_n_1,
      Q => Bias0Sent_S
    );
\FSM_onehot_State_DP_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[3]_i_1__0_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[3]\
    );
\FSM_onehot_State_DP_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[40]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[40]\
    );
\FSM_onehot_State_DP_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[41]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[41]\
    );
\FSM_onehot_State_DP_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[42]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[42]\
    );
\FSM_onehot_State_DP_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[43]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[43]\
    );
\FSM_onehot_State_DP_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[44]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[44]\
    );
\FSM_onehot_State_DP_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[45]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[45]\
    );
\FSM_onehot_State_DP_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[46]_i_2_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[46]\
    );
\FSM_onehot_State_DP_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[4]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[4]\
    );
\FSM_onehot_State_DP_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \FSM_onehot_State_DP[5]_i_1_n_0\,
      Q => \FSM_onehot_State_DP_reg_n_0_[5]\
    );
\FSM_onehot_State_DP_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias36Change_n_9,
      Q => Bias36Sent_S
    );
\FSM_onehot_State_DP_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias35Change_n_1,
      Q => Bias35Sent_S
    );
\FSM_onehot_State_DP_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectBias34Change_n_2,
      Q => Bias34Sent_S
    );
\FSM_onehot_State_DP_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => LogicClk_CI,
      CE => waitCyclesCounter_n_57,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => detectChipChange_n_3,
      Q => Bias33Sent_S
    );
biasAddrSR: entity work.brd_testAERDVSSM_0_0_ShiftRegister_25
     port map (
      D(0) => ShiftReg_DN(0),
      E(0) => waitCyclesCounter_n_66,
      \FSM_onehot_State_DP_reg[41]\ => waitCyclesCounter_n_65,
      \FSM_onehot_State_DP_reg[5]\ => biasAddrSR_n_9,
      \FSM_onehot_State_DP_reg[5]_0\ => biasAddrSR_n_10,
      \FSM_onehot_State_DP_reg[5]_1\ => biasAddrSR_n_11,
      LogicClk_CI => LogicClk_CI,
      Q(0) => BiasAddrSROutput_D(7),
      \ShiftReg_DP_reg[0]_0\ => biasAddrSR_n_12,
      \ShiftReg_DP_reg[0]_1\ => biasAddrSR_n_13,
      \ShiftReg_DP_reg[15]\ => biasAddrSR_n_7,
      \ShiftReg_DP_reg[15]_0\ => biasAddrSR_n_8,
      \ShiftReg_DP_reg[1]_0\ => biasAddrSR_n_6,
      \ShiftReg_DP_reg[2]_0\ => biasAddrSR_n_0,
      \ShiftReg_DP_reg[2]_1\ => biasAddrSR_n_1,
      \ShiftReg_DP_reg[3]_0\ => biasAddrSR_n_2,
      \ShiftReg_DP_reg[4]_0\ => biasAddrSR_n_3,
      \ShiftReg_DP_reg[4]_1\ => biasAddrSR_n_4,
      \ShiftReg_DP_reg[5]_0\ => biasAddrSR_n_5,
      SyncSignalSyncFF_S_reg_rep(0) => SyncSignalSyncFF_S_reg_rep(1),
      \SyncSignalSyncFF_S_reg_rep__8\(0) => \SyncSignalSyncFF_S_reg_rep__8\(1),
      \out\(33) => Bias0Sent_S,
      \out\(32) => Bias1Sent_S,
      \out\(31) => Bias2Sent_S,
      \out\(30) => Bias3Sent_S,
      \out\(29) => Bias4Sent_S,
      \out\(28) => Bias5Sent_S,
      \out\(27) => Bias6Sent_S,
      \out\(26) => Bias7Sent_S,
      \out\(25) => Bias8Sent_S,
      \out\(24) => Bias9Sent_S,
      \out\(23) => Bias10Sent_S,
      \out\(22) => Bias11Sent_S,
      \out\(21) => Bias13Sent_S,
      \out\(20) => Bias14Sent_S,
      \out\(19) => Bias15Sent_S,
      \out\(18) => Bias16Sent_S,
      \out\(17) => Bias17Sent_S,
      \out\(16) => Bias18Sent_S,
      \out\(15) => Bias19Sent_S,
      \out\(14) => Bias20Sent_S,
      \out\(13) => Bias22Sent_S,
      \out\(12) => Bias23Sent_S,
      \out\(11) => Bias24Sent_S,
      \out\(10) => Bias25Sent_S,
      \out\(9) => Bias26Sent_S,
      \out\(8) => Bias27Sent_S,
      \out\(7) => Bias28Sent_S,
      \out\(6) => Bias30Sent_S,
      \out\(5) => Bias31Sent_S,
      \out\(4) => Bias32Sent_S,
      \out\(3) => Bias33Sent_S,
      \out\(2) => Bias34Sent_S,
      \out\(1) => Bias35Sent_S,
      \out\(0) => Bias36Sent_S
    );
biasSR: entity work.\brd_testAERDVSSM_0_0_ShiftRegister__parameterized1\
     port map (
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(14) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(13) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(12) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(11) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(10) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(9) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(8) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(7) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(6) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(5) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(4) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(3) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(2) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(1) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AEPdBn_D][14]\(0) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(14) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(13) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(12) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(11) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(10) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(9) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(8) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(7) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(6) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(5) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(4) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(3) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(2) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(1) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AEPuXBp_D][14]\(0) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(14) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(13) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(12) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(11) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(10) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(9) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(8) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(7) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(6) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(5) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(4) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(3) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(2) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(1) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AEPuYBp_D][14]\(0) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(14) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(13) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(12) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(11) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(10) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(9) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(8) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(7) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(6) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(5) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(4) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(3) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(2) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(1) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AdcCompBp_D][14]\(0) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(8) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(7) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(6) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(5) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(4) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(3) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(2) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(1) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AdcRefHigh_D][8]\(0) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(8) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(7) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(6) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(5) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(4) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(3) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(2) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(1) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1]\,
      \BiasConfigReg_D_reg[AdcRefLow_D][8]\(0) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(8) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(7) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(6) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(5) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(4) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(3) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(2) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(1) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ApsCasBpc_D][8]\(0) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(14) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(13) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(12) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(11) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(10) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(9) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(8) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(7) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(6) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(5) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(4) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(3) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(2) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(1) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ApsROSFBn_D][14]\(0) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(14) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(13) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(12) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(11) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(10) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(9) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(8) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(7) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(6) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(5) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(4) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(3) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(2) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(1) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(0) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(14) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(13) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(12) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(11) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(10) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(9) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(8) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(7) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(6) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(5) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(4) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(3) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(2) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(1) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(0) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(14) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(13) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(12) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(11) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(10) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(9) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(8) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(7) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(6) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(5) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(4) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(3) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(2) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(1) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1]\,
      \BiasConfigReg_D_reg[BiasBuffer_D][14]\(0) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(14) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(13) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(12) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(11) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(10) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(9) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(8) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(7) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(6) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(5) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(4) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(3) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(2) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(1) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[DACBufBp_D][14]\(0) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(14) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(13) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(12) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(11) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(10) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(9) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(8) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(7) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(6) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(5) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(4) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(3) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(2) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(1) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[DiffBn_D][14]\(0) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(14) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(13) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(12) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(11) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(10) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(9) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(8) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(7) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(6) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(5) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(4) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(3) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(2) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(1) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[FalltimeBn_D][14]\(0) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(8) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][8]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(7) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][7]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(6) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][6]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(5) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][5]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(4) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][4]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(3) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][3]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(2) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][2]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(1) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][1]\,
      \BiasConfigReg_D_reg[Gnd07_D][8]\(0) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][0]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(14) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(13) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(12) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(11) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(10) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(9) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(8) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(7) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(6) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(5) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(4) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(3) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(2) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(1) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[IFRefrBn_D][14]\(0) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(14) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(13) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(12) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(11) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(10) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(9) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(8) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(7) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(6) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(5) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(4) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(3) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(2) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(1) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[IFThrBn_D][14]\(0) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(14) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(13) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(12) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(11) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(10) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(9) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(8) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(7) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(6) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(5) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(4) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(3) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(2) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(1) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(0) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(14) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(13) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(12) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(11) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(10) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(9) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(8) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(7) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(6) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(5) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(4) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(3) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(2) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(1) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[LocalBufBn_D][14]\(0) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(8) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][8]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(7) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][7]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(6) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][6]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(5) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][5]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(4) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][4]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(3) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][3]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(2) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][2]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(1) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][1]\,
      \BiasConfigReg_D_reg[OVG1Lo_D][8]\(0) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][0]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(8) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][8]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(7) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][7]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(6) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][6]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(5) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][5]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(4) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][4]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(3) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][3]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(2) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][2]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(1) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][1]\,
      \BiasConfigReg_D_reg[OVG2Lo_D][8]\(0) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][0]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(14) => \BiasConfigReg_D_reg[OffBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(13) => \BiasConfigReg_D_reg[OffBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(12) => \BiasConfigReg_D_reg[OffBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(11) => \BiasConfigReg_D_reg[OffBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(10) => \BiasConfigReg_D_reg[OffBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(9) => \BiasConfigReg_D_reg[OffBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(8) => \BiasConfigReg_D_reg[OffBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(7) => \BiasConfigReg_D_reg[OffBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(6) => \BiasConfigReg_D_reg[OffBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(5) => \BiasConfigReg_D_reg[OffBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(4) => \BiasConfigReg_D_reg[OffBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(3) => \BiasConfigReg_D_reg[OffBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(2) => \BiasConfigReg_D_reg[OffBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(1) => \BiasConfigReg_D_reg[OffBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[OffBn_D][14]\(0) => \BiasConfigReg_D_reg[OffBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(14) => \BiasConfigReg_D_reg[OnBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(13) => \BiasConfigReg_D_reg[OnBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(12) => \BiasConfigReg_D_reg[OnBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(11) => \BiasConfigReg_D_reg[OnBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(10) => \BiasConfigReg_D_reg[OnBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(9) => \BiasConfigReg_D_reg[OnBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(8) => \BiasConfigReg_D_reg[OnBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(7) => \BiasConfigReg_D_reg[OnBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(6) => \BiasConfigReg_D_reg[OnBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(5) => \BiasConfigReg_D_reg[OnBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(4) => \BiasConfigReg_D_reg[OnBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(3) => \BiasConfigReg_D_reg[OnBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(2) => \BiasConfigReg_D_reg[OnBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(1) => \BiasConfigReg_D_reg[OnBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[OnBn_D][14]\(0) => \BiasConfigReg_D_reg[OnBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(14) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(13) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(12) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(11) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(10) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(9) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(8) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(7) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(6) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(5) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(4) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(3) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(2) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(1) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[PadFollBn_D][14]\(0) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(14) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(13) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(12) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(11) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(10) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(9) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(8) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(7) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(6) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(5) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(4) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(3) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(2) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(1) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1]\,
      \BiasConfigReg_D_reg[PixInvBn_D][14]\(0) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(14) => \BiasConfigReg_D_reg[PrBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(13) => \BiasConfigReg_D_reg[PrBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(12) => \BiasConfigReg_D_reg[PrBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(11) => \BiasConfigReg_D_reg[PrBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(10) => \BiasConfigReg_D_reg[PrBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(9) => \BiasConfigReg_D_reg[PrBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(8) => \BiasConfigReg_D_reg[PrBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(7) => \BiasConfigReg_D_reg[PrBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(6) => \BiasConfigReg_D_reg[PrBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(5) => \BiasConfigReg_D_reg[PrBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(4) => \BiasConfigReg_D_reg[PrBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(3) => \BiasConfigReg_D_reg[PrBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(2) => \BiasConfigReg_D_reg[PrBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(1) => \BiasConfigReg_D_reg[PrBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[PrBp_D][14]\(0) => \BiasConfigReg_D_reg[PrBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(14) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(13) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(12) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(11) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(10) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(9) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(8) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(7) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(6) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(5) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(4) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(3) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(2) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(1) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[PrSFBp_D][14]\(0) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(14) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(13) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(12) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(11) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(10) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(9) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(8) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(7) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(6) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(5) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(4) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(3) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(2) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(1) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[ReadoutBufBp_D][14]\(0) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(14) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(13) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(12) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(11) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(10) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(9) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(8) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(7) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(6) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(5) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(4) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(3) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(2) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(1) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[RefrBp_D][14]\(0) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(14) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][14]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(13) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][13]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(12) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][12]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(11) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][11]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(10) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][10]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(9) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][9]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(8) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][8]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(7) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][7]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(6) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][6]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(5) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][5]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(4) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][4]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(3) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][3]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(2) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][2]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(1) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][1]\,
      \BiasConfigReg_D_reg[RisetimeBp_D][14]\(0) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][0]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(15) => \BiasConfigReg_D_reg[SSP_D_n_0_][15]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(14) => \BiasConfigReg_D_reg[SSP_D_n_0_][14]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(13) => \BiasConfigReg_D_reg[SSP_D_n_0_][13]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(12) => \BiasConfigReg_D_reg[SSP_D_n_0_][12]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(11) => \BiasConfigReg_D_reg[SSP_D_n_0_][11]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(10) => \BiasConfigReg_D_reg[SSP_D_n_0_][10]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(9) => \BiasConfigReg_D_reg[SSP_D_n_0_][9]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(8) => \BiasConfigReg_D_reg[SSP_D_n_0_][8]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(7) => \BiasConfigReg_D_reg[SSP_D_n_0_][7]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(6) => \BiasConfigReg_D_reg[SSP_D_n_0_][6]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(5) => \BiasConfigReg_D_reg[SSP_D_n_0_][5]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(4) => \BiasConfigReg_D_reg[SSP_D_n_0_][4]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(3) => \BiasConfigReg_D_reg[SSP_D_n_0_][3]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(2) => \BiasConfigReg_D_reg[SSP_D_n_0_][2]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(1) => \BiasConfigReg_D_reg[SSP_D_n_0_][1]\,
      \BiasConfigReg_D_reg[SSP_D][15]\(0) => \BiasConfigReg_D_reg[SSP_D_n_0_][0]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(8) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][8]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(7) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][7]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(6) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][6]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(5) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][5]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(4) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][4]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(3) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][3]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(2) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][2]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(1) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][1]\,
      \BiasConfigReg_D_reg[TX2OVG2Hi_D][8]\(0) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][0]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(8) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][8]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(7) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][7]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(6) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][6]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(5) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][5]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(4) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][4]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(3) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][3]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(2) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][2]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(1) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][1]\,
      \BiasConfigReg_D_reg[vADCTest_D][8]\(0) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][0]\,
      ChipBiasBitIn_DO_reg(0) => BiasSROutput_D(15),
      D(0) => ShiftReg_DN_0(0),
      E(0) => waitCyclesCounter_n_63,
      \FSM_onehot_State_DP_reg[44]\ => waitCyclesCounter_n_62,
      LogicClk_CI => LogicClk_CI,
      Q(15) => \BiasConfigReg_D_reg[SSN_D_n_0_][15]\,
      Q(14) => \BiasConfigReg_D_reg[SSN_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[SSN_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[SSN_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[SSN_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[SSN_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[SSN_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[SSN_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[SSN_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[SSN_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[SSN_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[SSN_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[SSN_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[SSN_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[SSN_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[SSN_D_n_0_][0]\,
      \ShiftReg_DP_reg[0]_0\ => biasSR_n_0,
      \ShiftReg_DP_reg[0]_1\ => biasSR_n_1,
      \ShiftReg_DP_reg[0]_2\ => biasSR_n_2,
      \ShiftReg_DP_reg[0]_3\ => biasSR_n_3,
      \ShiftReg_DP_reg[0]_4\ => biasSR_n_4,
      SyncSignalSyncFF_S_reg_rep(0) => SyncSignalSyncFF_S_reg_rep(1),
      \SyncSignalSyncFF_S_reg_rep__8\(0) => \SyncSignalSyncFF_S_reg_rep__8\(1),
      \out\(33) => Bias0Sent_S,
      \out\(32) => Bias1Sent_S,
      \out\(31) => Bias2Sent_S,
      \out\(30) => Bias3Sent_S,
      \out\(29) => Bias4Sent_S,
      \out\(28) => Bias5Sent_S,
      \out\(27) => Bias6Sent_S,
      \out\(26) => Bias7Sent_S,
      \out\(25) => Bias8Sent_S,
      \out\(24) => Bias9Sent_S,
      \out\(23) => Bias10Sent_S,
      \out\(22) => Bias11Sent_S,
      \out\(21) => Bias13Sent_S,
      \out\(20) => Bias14Sent_S,
      \out\(19) => Bias15Sent_S,
      \out\(18) => Bias16Sent_S,
      \out\(17) => Bias17Sent_S,
      \out\(16) => Bias18Sent_S,
      \out\(15) => Bias19Sent_S,
      \out\(14) => Bias20Sent_S,
      \out\(13) => Bias22Sent_S,
      \out\(12) => Bias23Sent_S,
      \out\(11) => Bias24Sent_S,
      \out\(10) => Bias25Sent_S,
      \out\(9) => Bias26Sent_S,
      \out\(8) => Bias27Sent_S,
      \out\(7) => Bias28Sent_S,
      \out\(6) => Bias30Sent_S,
      \out\(5) => Bias31Sent_S,
      \out\(4) => Bias32Sent_S,
      \out\(3) => Bias33Sent_S,
      \out\(2) => Bias34Sent_S,
      \out\(1) => Bias35Sent_S,
      \out\(0) => Bias36Sent_S
    );
chipSR: entity work.\brd_testAERDVSSM_0_0_ShiftRegister__parameterized2\
     port map (
      ChipBiasBitInReg_D => ChipBiasBitInReg_D,
      D(55 downto 0) => ShiftReg_DN_1(55 downto 0),
      E(0) => waitCyclesCounter_n_0,
      LogicClk_CI => LogicClk_CI,
      Q(0) => BiasAddrSROutput_D(7),
      \ShiftReg_DP_reg[15]_0\(0) => BiasSROutput_D(15),
      \ShiftReg_DP_reg[55]_0\(54) => chipSR_n_1,
      \ShiftReg_DP_reg[55]_0\(53) => chipSR_n_2,
      \ShiftReg_DP_reg[55]_0\(52) => chipSR_n_3,
      \ShiftReg_DP_reg[55]_0\(51) => chipSR_n_4,
      \ShiftReg_DP_reg[55]_0\(50) => chipSR_n_5,
      \ShiftReg_DP_reg[55]_0\(49) => chipSR_n_6,
      \ShiftReg_DP_reg[55]_0\(48) => chipSR_n_7,
      \ShiftReg_DP_reg[55]_0\(47) => chipSR_n_8,
      \ShiftReg_DP_reg[55]_0\(46) => chipSR_n_9,
      \ShiftReg_DP_reg[55]_0\(45) => chipSR_n_10,
      \ShiftReg_DP_reg[55]_0\(44) => chipSR_n_11,
      \ShiftReg_DP_reg[55]_0\(43) => chipSR_n_12,
      \ShiftReg_DP_reg[55]_0\(42) => chipSR_n_13,
      \ShiftReg_DP_reg[55]_0\(41) => chipSR_n_14,
      \ShiftReg_DP_reg[55]_0\(40) => chipSR_n_15,
      \ShiftReg_DP_reg[55]_0\(39) => chipSR_n_16,
      \ShiftReg_DP_reg[55]_0\(38) => chipSR_n_17,
      \ShiftReg_DP_reg[55]_0\(37) => chipSR_n_18,
      \ShiftReg_DP_reg[55]_0\(36) => chipSR_n_19,
      \ShiftReg_DP_reg[55]_0\(35) => chipSR_n_20,
      \ShiftReg_DP_reg[55]_0\(34) => chipSR_n_21,
      \ShiftReg_DP_reg[55]_0\(33) => chipSR_n_22,
      \ShiftReg_DP_reg[55]_0\(32) => chipSR_n_23,
      \ShiftReg_DP_reg[55]_0\(31) => chipSR_n_24,
      \ShiftReg_DP_reg[55]_0\(30) => chipSR_n_25,
      \ShiftReg_DP_reg[55]_0\(29) => chipSR_n_26,
      \ShiftReg_DP_reg[55]_0\(28) => chipSR_n_27,
      \ShiftReg_DP_reg[55]_0\(27) => chipSR_n_28,
      \ShiftReg_DP_reg[55]_0\(26) => chipSR_n_29,
      \ShiftReg_DP_reg[55]_0\(25) => chipSR_n_30,
      \ShiftReg_DP_reg[55]_0\(24) => chipSR_n_31,
      \ShiftReg_DP_reg[55]_0\(23) => chipSR_n_32,
      \ShiftReg_DP_reg[55]_0\(22) => chipSR_n_33,
      \ShiftReg_DP_reg[55]_0\(21) => chipSR_n_34,
      \ShiftReg_DP_reg[55]_0\(20) => chipSR_n_35,
      \ShiftReg_DP_reg[55]_0\(19) => chipSR_n_36,
      \ShiftReg_DP_reg[55]_0\(18) => chipSR_n_37,
      \ShiftReg_DP_reg[55]_0\(17) => chipSR_n_38,
      \ShiftReg_DP_reg[55]_0\(16) => chipSR_n_39,
      \ShiftReg_DP_reg[55]_0\(15) => chipSR_n_40,
      \ShiftReg_DP_reg[55]_0\(14) => chipSR_n_41,
      \ShiftReg_DP_reg[55]_0\(13) => chipSR_n_42,
      \ShiftReg_DP_reg[55]_0\(12) => chipSR_n_43,
      \ShiftReg_DP_reg[55]_0\(11) => chipSR_n_44,
      \ShiftReg_DP_reg[55]_0\(10) => chipSR_n_45,
      \ShiftReg_DP_reg[55]_0\(9) => chipSR_n_46,
      \ShiftReg_DP_reg[55]_0\(8) => chipSR_n_47,
      \ShiftReg_DP_reg[55]_0\(7) => chipSR_n_48,
      \ShiftReg_DP_reg[55]_0\(6) => chipSR_n_49,
      \ShiftReg_DP_reg[55]_0\(5) => chipSR_n_50,
      \ShiftReg_DP_reg[55]_0\(4) => chipSR_n_51,
      \ShiftReg_DP_reg[55]_0\(3) => chipSR_n_52,
      \ShiftReg_DP_reg[55]_0\(2) => chipSR_n_53,
      \ShiftReg_DP_reg[55]_0\(1) => chipSR_n_54,
      \ShiftReg_DP_reg[55]_0\(0) => chipSR_n_55,
      \SyncSignalSyncFF_S_reg_rep__8\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__8\(1 downto 0),
      \out\(2) => \FSM_onehot_State_DP_reg_n_0_[44]\,
      \out\(1) => \FSM_onehot_State_DP_reg_n_0_[41]\,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[3]\
    );
detectBias0Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0\
     port map (
      AR(1 downto 0) => AR(1 downto 0),
      Bias0Changed_S => Bias0Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ApsCasBpc_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias0Sent_S
    );
detectBias10Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_26
     port map (
      AR(0) => AR(0),
      Bias10Changed_S => Bias10Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[LocalBufBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias10Sent_S
    );
detectBias11Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_27
     port map (
      AR(0) => AR(0),
      Bias11Changed_S => Bias11Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[PadFollBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__11\(1),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias11Sent_S
    );
detectBias13Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_28
     port map (
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      \FSM_onehot_State_DP_reg[32]\ => detectBias13Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[PixInvBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__11\(1),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias13Sent_S
    );
detectBias14Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_29
     port map (
      Bias14Changed_S => Bias14Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[DiffBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__11\(1),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias14Sent_S
    );
detectBias15Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_30
     port map (
      Bias15Changed_S => Bias15Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[OnBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[OnBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[OnBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[OnBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[OnBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[OnBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[OnBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[OnBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[OnBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[OnBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[OnBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[OnBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[OnBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[OnBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[OnBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__11\(1),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias15Sent_S
    );
detectBias16Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_31
     port map (
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      \FSM_onehot_State_DP_reg[28]\ => detectBias16Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[OffBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[OffBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[OffBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[OffBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[OffBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[OffBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[OffBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[OffBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[OffBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[OffBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[OffBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[OffBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[OffBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[OffBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[OffBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__11\(1),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias16Sent_S
    );
detectBias17Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_32
     port map (
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      \FSM_onehot_State_DP_reg[26]\ => detectBias17Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[PrBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[PrBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[PrBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[PrBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[PrBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[PrBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[PrBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[PrBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[PrBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[PrBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[PrBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[PrBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[PrBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[PrBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[PrBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__11\(1),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias17Sent_S
    );
detectBias18Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_33
     port map (
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      ChipChanged_S => ChipChanged_S,
      \FSM_onehot_State_DP_reg[24]\ => detectBias18Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[PrSFBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__11\(1),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(1) => Bias18Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias19Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_34
     port map (
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      \FSM_onehot_State_DP_reg[0]\ => detectBias19Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[RefrBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__11\(1),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias19Sent_S
    );
detectBias1Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_35\
     port map (
      AR(0) => AR(0),
      Bias1Changed_S => Bias1Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[OVG1Lo_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias1Sent_S
    );
detectBias20Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_36
     port map (
      Bias20Changed_S => Bias20Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ArrayBiasBufferBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__11\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__11\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias20Sent_S
    );
detectBias22Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_37
     port map (
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      \FSM_onehot_State_DP_reg[0]\ => detectBias22Change_n_1,
      \FSM_onehot_State_DP_reg[21]\ => detectBias22Change_n_2,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias19Change_n_1,
      Q(14) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ArrayLogicBufferBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias22Sent_S
    );
detectBias23Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_38
     port map (
      Bias23Changed_S => Bias23Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[FalltimeBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias23Sent_S
    );
detectBias24Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_39
     port map (
      Bias24Changed_S => Bias24Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[RisetimeBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias24Sent_S
    );
detectBias25Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_40
     port map (
      Bias25Changed_S => Bias25Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ReadoutBufBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias25Sent_S
    );
detectBias26Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_41
     port map (
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      D(0) => detectBias26Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias36Change_n_12,
      Memory_SP_reg_0 => detectBias30Change_n_7,
      Q(14) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[ApsROSFBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(1) => Bias26Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias27Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_42
     port map (
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias5Changed_S => Bias5Changed_S,
      Bias6Changed_S => Bias6Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(7) => detectBias27Change_n_1,
      D(6) => detectBias27Change_n_2,
      D(5) => detectBias27Change_n_3,
      D(4) => detectBias27Change_n_4,
      D(3) => detectBias27Change_n_5,
      D(2) => detectBias27Change_n_6,
      D(1) => detectBias27Change_n_7,
      D(0) => detectBias27Change_n_8,
      \FSM_onehot_State_DP_reg[21]\ => detectBias27Change_n_11,
      \FSM_onehot_State_DP_reg[26]\ => detectBias27Change_n_9,
      \FSM_onehot_State_DP_reg[33]\ => detectBias27Change_n_10,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias36Change_n_10,
      Memory_SP_reg_0 => detectBias6Change_n_1,
      Memory_SP_reg_1 => detectBias30Change_n_7,
      Memory_SP_reg_2 => detectBias13Change_n_1,
      Memory_SP_reg_3 => detectBias8Change_n_2,
      Memory_SP_reg_4 => detectChipChange_n_6,
      Memory_SP_reg_5 => detectBias17Change_n_1,
      Memory_SP_reg_6 => detectChipChange_n_5,
      Memory_SP_reg_7 => detectBias18Change_n_1,
      Memory_SP_reg_8 => detectBias36Change_n_11,
      Q(14) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AdcCompBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(1) => Bias27Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias28Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_43
     port map (
      Bias28Changed_S => Bias28Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[DACBufBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias28Sent_S
    );
detectBias2Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_44\
     port map (
      AR(0) => AR(0),
      Bias2Changed_S => Bias2Changed_S,
      Bias3Changed_S => Bias3Changed_S,
      ChipChanged_S => ChipChanged_S,
      \FSM_onehot_State_DP_reg[39]\ => detectBias2Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[OVG2Lo_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(1) => Bias2Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias30Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_45
     port map (
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias17Changed_S => Bias17Changed_S,
      Bias18Changed_S => Bias18Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias28Changed_S => Bias28Changed_S,
      Bias30Changed_S => Bias30Changed_S,
      Bias31Changed_S => Bias31Changed_S,
      Bias32Changed_S => Bias32Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(4) => detectBias30Change_n_1,
      D(3) => detectBias30Change_n_2,
      D(2) => detectBias30Change_n_3,
      D(1) => detectBias30Change_n_4,
      D(0) => detectBias30Change_n_5,
      \FSM_onehot_State_DP_reg[0]\ => detectChipChange_n_7,
      \FSM_onehot_State_DP_reg[20]\ => detectBias30Change_n_7,
      \FSM_onehot_State_DP_reg[31]\ => detectBias30Change_n_6,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias36Change_n_10,
      Memory_SP_reg_0 => detectBias13Change_n_1,
      Memory_SP_reg_1 => detectBias27Change_n_9,
      Memory_SP_reg_2 => detectChipChange_n_6,
      Memory_SP_reg_3 => detectBias32Change_n_3,
      Q(14) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[LcolTimeoutBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(1) => Bias30Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias31Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_46
     port map (
      Bias0Changed_S => Bias0Changed_S,
      Bias1Changed_S => Bias1Changed_S,
      Bias31Changed_S => Bias31Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias5Changed_S => Bias5Changed_S,
      Bias6Changed_S => Bias6Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      \FSM_onehot_State_DP_reg[0]\ => detectBias31Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias8Change_n_1,
      Memory_SP_reg_0 => detectBias22Change_n_1,
      Memory_SP_reg_1 => detectBias27Change_n_11,
      Memory_SP_reg_2 => detectBias34Change_n_1,
      Memory_SP_reg_3 => detectBias16Change_n_1,
      Q(14) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AEPdBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(2) => Bias31Sent_S,
      \out\(1) => ChipSent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias32Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_47
     port map (
      Bias31Changed_S => Bias31Changed_S,
      Bias32Changed_S => Bias32Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      D(1) => detectBias32Change_n_1,
      D(0) => detectBias32Change_n_2,
      \FSM_onehot_State_DP_reg[15]\ => detectBias32Change_n_3,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias33Change_n_1,
      Memory_SP_reg_0 => detectChipChange_n_6,
      Q(14) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AEPuXBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(0) => Bias32Sent_S
    );
detectBias33Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_48
     port map (
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      \FSM_onehot_State_DP_reg[13]\ => detectBias33Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AEPuYBp_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(0) => Bias33Sent_S
    );
detectBias34Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_49
     port map (
      Bias32Changed_S => Bias32Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(0) => detectBias34Change_n_2,
      \FSM_onehot_State_DP_reg[0]\ => detectBias34Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[BiasBuffer_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(1) => Bias34Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias35Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized1\
     port map (
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(0) => detectBias35Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(15) => \BiasConfigReg_D_reg[SSP_D_n_0_][15]\,
      Q(14) => \BiasConfigReg_D_reg[SSP_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[SSP_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[SSP_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[SSP_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[SSP_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[SSP_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[SSP_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[SSP_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[SSP_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[SSP_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[SSP_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[SSP_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[SSP_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[SSP_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[SSP_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__6\(0) => \SyncSignalSyncFF_S_reg_rep__5\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(1) => Bias35Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias36Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized1_50\
     port map (
      Bias11Changed_S => Bias11Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias19Changed_S => Bias19Changed_S,
      Bias20Changed_S => Bias20Changed_S,
      Bias22Changed_S => Bias22Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias28Changed_S => Bias28Changed_S,
      Bias30Changed_S => Bias30Changed_S,
      Bias31Changed_S => Bias31Changed_S,
      Bias32Changed_S => Bias32Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(8) => detectBias36Change_n_1,
      D(7) => detectBias36Change_n_2,
      D(6) => detectBias36Change_n_3,
      D(5) => detectBias36Change_n_4,
      D(4) => detectBias36Change_n_5,
      D(3) => detectBias36Change_n_6,
      D(2) => detectBias36Change_n_7,
      D(1) => detectBias36Change_n_8,
      D(0) => detectBias36Change_n_9,
      \FSM_onehot_State_DP_reg[12]\ => detectBias36Change_n_10,
      \FSM_onehot_State_DP_reg[16]\ => detectBias36Change_n_12,
      \FSM_onehot_State_DP_reg[20]\ => detectBias36Change_n_11,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias30Change_n_6,
      Memory_SP_reg_0 => detectBias13Change_n_1,
      Memory_SP_reg_1 => detectChipChange_n_6,
      Memory_SP_reg_2 => detectBias16Change_n_1,
      Memory_SP_reg_3 => detectBias22Change_n_2,
      Memory_SP_reg_4 => detectBias27Change_n_11,
      Memory_SP_reg_5 => detectBias30Change_n_7,
      Memory_SP_reg_6 => detectBias33Change_n_1,
      Q(15) => \BiasConfigReg_D_reg[SSN_D_n_0_][15]\,
      Q(14) => \BiasConfigReg_D_reg[SSN_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[SSN_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[SSN_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[SSN_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[SSN_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[SSN_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[SSN_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[SSN_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[SSN_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[SSN_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[SSN_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[SSN_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[SSN_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[SSN_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[SSN_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__6\(0) => \SyncSignalSyncFF_S_reg_rep__5\(0),
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(1) => Bias36Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias3Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_51\
     port map (
      AR(0) => AR(0),
      Bias3Changed_S => Bias3Changed_S,
      ChipChanged_S => ChipChanged_S,
      \FSM_onehot_State_DP_reg[37]\ => detectBias3Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[TX2OVG2Hi_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(1) => Bias3Sent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
detectBias4Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_52\
     port map (
      AR(0) => AR(0),
      Bias1Changed_S => Bias1Changed_S,
      Bias2Changed_S => Bias2Changed_S,
      Bias4Changed_S => Bias4Changed_S,
      Bias5Changed_S => Bias5Changed_S,
      D(2) => detectBias4Change_n_1,
      D(1) => detectBias4Change_n_2,
      D(0) => detectBias4Change_n_3,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias27Change_n_10,
      Memory_SP_reg_0 => detectBias7Change_n_2,
      Memory_SP_reg_1 => detectBias3Change_n_1,
      Memory_SP_reg_2 => detectBias2Change_n_1,
      Q(8) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[Gnd07_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias4Sent_S
    );
detectBias5Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_53\
     port map (
      AR(0) => AR(0),
      Bias5Changed_S => Bias5Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[vADCTest_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias5Sent_S
    );
detectBias6Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_54\
     port map (
      AR(0) => AR(0),
      Bias6Changed_S => Bias6Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      \FSM_onehot_State_DP_reg[36]\ => detectBias6Change_n_1,
      LogicClk_CI => LogicClk_CI,
      Q(8) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AdcRefHigh_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias6Sent_S
    );
detectBias7Change: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized0_55\
     port map (
      AR(0) => AR(0),
      Bias5Changed_S => Bias5Changed_S,
      Bias6Changed_S => Bias6Changed_S,
      Bias7Changed_S => Bias7Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      D(0) => detectBias7Change_n_1,
      \FSM_onehot_State_DP_reg[39]\ => detectBias7Change_n_2,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias8Change_n_2,
      Memory_SP_reg_0 => detectBias27Change_n_10,
      Memory_SP_reg_1 => detectChipChange_n_6,
      Q(8) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[AdcRefLow_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias7Sent_S
    );
detectBias8Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_56
     port map (
      AR(0) => AR(0),
      Bias28Changed_S => Bias28Changed_S,
      Bias30Changed_S => Bias30Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      Bias8Changed_S => Bias8Changed_S,
      Bias9Changed_S => Bias9Changed_S,
      ChipChanged_S => ChipChanged_S,
      \FSM_onehot_State_DP_reg[0]\ => detectBias8Change_n_1,
      \FSM_onehot_State_DP_reg[34]\ => detectBias8Change_n_2,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias17Change_n_1,
      Q(14) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[IFRefrBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias8Sent_S
    );
detectBias9Change: entity work.brd_testAERDVSSM_0_0_ChangeDetector_57
     port map (
      AR(0) => AR(0),
      Bias9Changed_S => Bias9Changed_S,
      LogicClk_CI => LogicClk_CI,
      Q(14) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][14]\,
      Q(13) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][13]\,
      Q(12) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][12]\,
      Q(11) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][11]\,
      Q(10) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][10]\,
      Q(9) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][9]\,
      Q(8) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][8]\,
      Q(7) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][7]\,
      Q(6) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][6]\,
      Q(5) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][5]\,
      Q(4) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][4]\,
      Q(3) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][3]\,
      Q(2) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][2]\,
      Q(1) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][1]\,
      Q(0) => \BiasConfigReg_D_reg[IFThrBn_D_n_0_][0]\,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => \SyncSignalSyncFF_S_reg_rep__8\(0),
      \out\(0) => Bias9Sent_S
    );
detectChipChange: entity work.\brd_testAERDVSSM_0_0_ChangeDetector__parameterized2\
     port map (
      Bias10Changed_S => Bias10Changed_S,
      Bias11Changed_S => Bias11Changed_S,
      Bias13Changed_S => Bias13Changed_S,
      Bias14Changed_S => Bias14Changed_S,
      Bias15Changed_S => Bias15Changed_S,
      Bias16Changed_S => Bias16Changed_S,
      Bias23Changed_S => Bias23Changed_S,
      Bias24Changed_S => Bias24Changed_S,
      Bias25Changed_S => Bias25Changed_S,
      Bias26Changed_S => Bias26Changed_S,
      Bias27Changed_S => Bias27Changed_S,
      Bias33Changed_S => Bias33Changed_S,
      Bias34Changed_S => Bias34Changed_S,
      Bias35Changed_S => Bias35Changed_S,
      Bias36Changed_S => Bias36Changed_S,
      ChipChanged_S => ChipChanged_S,
      D(41 downto 0) => ChipChangedInput_D(41 downto 0),
      \FSM_onehot_State_DP_reg[23]\ => detectChipChange_n_5,
      \FSM_onehot_State_DP_reg[26]\(3) => detectChipChange_n_1,
      \FSM_onehot_State_DP_reg[26]\(2) => detectChipChange_n_2,
      \FSM_onehot_State_DP_reg[26]\(1) => detectChipChange_n_3,
      \FSM_onehot_State_DP_reg[26]\(0) => detectChipChange_n_4,
      \FSM_onehot_State_DP_reg[29]\ => detectChipChange_n_7,
      \FSM_onehot_State_DP_reg[34]\ => detectChipChange_n_6,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => detectBias17Change_n_1,
      Memory_SP_reg_0 => detectBias27Change_n_9,
      Memory_SP_reg_1 => detectBias22Change_n_2,
      Memory_SP_reg_2 => detectBias30Change_n_7,
      \SyncSignalSyncFF_S_reg_rep__8\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__8\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(1) => ChipSent_S,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[0]\
    );
sentBitsCounter: entity work.\brd_testAERDVSSM_0_0_Counter__parameterized0_58\
     port map (
      \Count_DP_reg[13]\ => waitCyclesCounter_n_60,
      \Count_DP_reg[3]_0\ => sentBitsCounter_n_0,
      E(0) => waitCyclesCounter_n_59,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__8\(0) => \SyncSignalSyncFF_S_reg_rep__8\(1),
      \out\(2) => \FSM_onehot_State_DP_reg_n_0_[44]\,
      \out\(1) => \FSM_onehot_State_DP_reg_n_0_[41]\,
      \out\(0) => \FSM_onehot_State_DP_reg_n_0_[3]\
    );
waitCyclesCounter: entity work.\brd_testAERDVSSM_0_0_Counter__parameterized1\
     port map (
      \BiasConfigReg_D_reg[AEPuYBp_D][0]\ => biasSR_n_4,
      \BiasConfigReg_D_reg[AdcRefHigh_D][0]\ => biasSR_n_1,
      \BiasConfigReg_D_reg[ApsCasBpc_D][0]\ => biasSR_n_0,
      \BiasConfigReg_D_reg[OffBn_D][0]\ => biasSR_n_2,
      \BiasConfigReg_D_reg[RefrBp_D][0]\ => biasSR_n_3,
      ChipBiasClockReg_CB => ChipBiasClockReg_CB,
      \ChipConfigReg_D_reg[DigitalMux0_D][3]\(41 downto 0) => ChipChangedInput_D(41 downto 0),
      \Count_DP_reg[5]_0\(0) => waitCyclesCounter_n_59,
      \Count_DP_reg[5]_1\ => waitCyclesCounter_n_60,
      D(55 downto 0) => ShiftReg_DN_1(55 downto 0),
      E(0) => waitCyclesCounter_n_0,
      \FSM_onehot_State_DP_reg[0]\(0) => waitCyclesCounter_n_57,
      \FSM_onehot_State_DP_reg[0]_0\ => ChipBiasClock_CBO_i_2_n_0,
      \FSM_onehot_State_DP_reg[18]\ => ChipBiasClock_CBO_i_5_n_0,
      \FSM_onehot_State_DP_reg[1]\ => detectBias31Change_n_1,
      \FSM_onehot_State_DP_reg[21]\ => biasAddrSR_n_12,
      \FSM_onehot_State_DP_reg[23]\ => biasAddrSR_n_9,
      \FSM_onehot_State_DP_reg[23]_0\ => \FSM_onehot_State_DP[3]_i_2__0_n_0\,
      \FSM_onehot_State_DP_reg[2]\ => \FSM_onehot_State_DP[46]_i_5_n_0\,
      \FSM_onehot_State_DP_reg[2]_0\ => \FSM_onehot_State_DP[46]_i_13_n_0\,
      \FSM_onehot_State_DP_reg[3]\ => sentBitsCounter_n_0,
      \FSM_onehot_State_DP_reg[42]\ => ChipBiasClock_CBO_i_11_n_0,
      \FSM_onehot_State_DP_reg[46]\ => ChipBiasClock_CBO_i_6_n_0,
      \FSM_onehot_State_DP_reg[4]\ => \FSM_onehot_State_DP[46]_i_14_n_0\,
      \FSM_onehot_State_DP_reg[5]\ => ChipBiasAddrSelect_SBO_i_7_n_0,
      \FSM_onehot_State_DP_reg[9]\ => biasAddrSR_n_8,
      \FSM_onehot_State_DP_reg[9]_0\ => \FSM_onehot_State_DP[2]_i_2_n_0\,
      \FSM_onehot_State_DP_reg[9]_1\ => biasAddrSR_n_7,
      LogicClk_CI => LogicClk_CI,
      \ShiftReg_DP_reg[0]\(0) => ShiftReg_DN_0(0),
      \ShiftReg_DP_reg[0]_0\ => waitCyclesCounter_n_62,
      \ShiftReg_DP_reg[0]_1\(0) => ShiftReg_DN(0),
      \ShiftReg_DP_reg[0]_2\ => waitCyclesCounter_n_65,
      \ShiftReg_DP_reg[15]\(0) => waitCyclesCounter_n_63,
      \ShiftReg_DP_reg[54]\(54) => chipSR_n_1,
      \ShiftReg_DP_reg[54]\(53) => chipSR_n_2,
      \ShiftReg_DP_reg[54]\(52) => chipSR_n_3,
      \ShiftReg_DP_reg[54]\(51) => chipSR_n_4,
      \ShiftReg_DP_reg[54]\(50) => chipSR_n_5,
      \ShiftReg_DP_reg[54]\(49) => chipSR_n_6,
      \ShiftReg_DP_reg[54]\(48) => chipSR_n_7,
      \ShiftReg_DP_reg[54]\(47) => chipSR_n_8,
      \ShiftReg_DP_reg[54]\(46) => chipSR_n_9,
      \ShiftReg_DP_reg[54]\(45) => chipSR_n_10,
      \ShiftReg_DP_reg[54]\(44) => chipSR_n_11,
      \ShiftReg_DP_reg[54]\(43) => chipSR_n_12,
      \ShiftReg_DP_reg[54]\(42) => chipSR_n_13,
      \ShiftReg_DP_reg[54]\(41) => chipSR_n_14,
      \ShiftReg_DP_reg[54]\(40) => chipSR_n_15,
      \ShiftReg_DP_reg[54]\(39) => chipSR_n_16,
      \ShiftReg_DP_reg[54]\(38) => chipSR_n_17,
      \ShiftReg_DP_reg[54]\(37) => chipSR_n_18,
      \ShiftReg_DP_reg[54]\(36) => chipSR_n_19,
      \ShiftReg_DP_reg[54]\(35) => chipSR_n_20,
      \ShiftReg_DP_reg[54]\(34) => chipSR_n_21,
      \ShiftReg_DP_reg[54]\(33) => chipSR_n_22,
      \ShiftReg_DP_reg[54]\(32) => chipSR_n_23,
      \ShiftReg_DP_reg[54]\(31) => chipSR_n_24,
      \ShiftReg_DP_reg[54]\(30) => chipSR_n_25,
      \ShiftReg_DP_reg[54]\(29) => chipSR_n_26,
      \ShiftReg_DP_reg[54]\(28) => chipSR_n_27,
      \ShiftReg_DP_reg[54]\(27) => chipSR_n_28,
      \ShiftReg_DP_reg[54]\(26) => chipSR_n_29,
      \ShiftReg_DP_reg[54]\(25) => chipSR_n_30,
      \ShiftReg_DP_reg[54]\(24) => chipSR_n_31,
      \ShiftReg_DP_reg[54]\(23) => chipSR_n_32,
      \ShiftReg_DP_reg[54]\(22) => chipSR_n_33,
      \ShiftReg_DP_reg[54]\(21) => chipSR_n_34,
      \ShiftReg_DP_reg[54]\(20) => chipSR_n_35,
      \ShiftReg_DP_reg[54]\(19) => chipSR_n_36,
      \ShiftReg_DP_reg[54]\(18) => chipSR_n_37,
      \ShiftReg_DP_reg[54]\(17) => chipSR_n_38,
      \ShiftReg_DP_reg[54]\(16) => chipSR_n_39,
      \ShiftReg_DP_reg[54]\(15) => chipSR_n_40,
      \ShiftReg_DP_reg[54]\(14) => chipSR_n_41,
      \ShiftReg_DP_reg[54]\(13) => chipSR_n_42,
      \ShiftReg_DP_reg[54]\(12) => chipSR_n_43,
      \ShiftReg_DP_reg[54]\(11) => chipSR_n_44,
      \ShiftReg_DP_reg[54]\(10) => chipSR_n_45,
      \ShiftReg_DP_reg[54]\(9) => chipSR_n_46,
      \ShiftReg_DP_reg[54]\(8) => chipSR_n_47,
      \ShiftReg_DP_reg[54]\(7) => chipSR_n_48,
      \ShiftReg_DP_reg[54]\(6) => chipSR_n_49,
      \ShiftReg_DP_reg[54]\(5) => chipSR_n_50,
      \ShiftReg_DP_reg[54]\(4) => chipSR_n_51,
      \ShiftReg_DP_reg[54]\(3) => chipSR_n_52,
      \ShiftReg_DP_reg[54]\(2) => chipSR_n_53,
      \ShiftReg_DP_reg[54]\(1) => chipSR_n_54,
      \ShiftReg_DP_reg[54]\(0) => chipSR_n_55,
      \ShiftReg_DP_reg[7]\(0) => waitCyclesCounter_n_66,
      \SyncSignalSyncFF_S_reg_rep__8\(0) => \SyncSignalSyncFF_S_reg_rep__8\(1),
      \out\(11) => \FSM_onehot_State_DP_reg_n_0_[46]\,
      \out\(10) => \FSM_onehot_State_DP_reg_n_0_[45]\,
      \out\(9) => \FSM_onehot_State_DP_reg_n_0_[44]\,
      \out\(8) => \FSM_onehot_State_DP_reg_n_0_[43]\,
      \out\(7) => \FSM_onehot_State_DP_reg_n_0_[42]\,
      \out\(6) => \FSM_onehot_State_DP_reg_n_0_[41]\,
      \out\(5) => \FSM_onehot_State_DP_reg_n_0_[40]\,
      \out\(4) => \FSM_onehot_State_DP_reg_n_0_[5]\,
      \out\(3) => \FSM_onehot_State_DP_reg_n_0_[4]\,
      \out\(2) => \FSM_onehot_State_DP_reg_n_0_[3]\,
      \out\(1) => \FSM_onehot_State_DP_reg_n_0_[2]\,
      \out\(0) => ChipSent_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_MultiplexerStateMachine is
  port (
    SyncOutClock_CO : out STD_LOGIC;
    I162 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERFifoControlIn_S[ReadSide][Read_S]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    \StateTimestampNext_DP_reg[2]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    SyncReset_RO : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_27\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_29\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_30\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_31\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_32\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_33\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_34\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_35\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SyncInClockSync_CO : in STD_LOGIC;
    \OutFifoControl_SO[Empty_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    FifoData_DO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    AERSMFifoFull_AI : in STD_LOGIC;
    \OutFifoControl_SO_reg[AlmostEmpty_S]\ : in STD_LOGIC;
    \FifoData_DO_reg[12]\ : in STD_LOGIC;
    In1Timestamp_S : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    \FifoData_DO_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OutFifoControl_SO[AlmostEmpty_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep_38\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__14\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_MultiplexerStateMachine : entity is "MultiplexerStateMachine";
end brd_testAERDVSSM_0_0_MultiplexerStateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_MultiplexerStateMachine is
  signal \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_5_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_6_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_7_n_0 : STD_LOGIC;
  signal BooleanToStdLogic : STD_LOGIC;
  signal HighestTimestampSent_SN0 : STD_LOGIC;
  signal HighestTimestampSent_SN6_out : STD_LOGIC;
  signal HighestTimestampSent_SP : STD_LOGIC;
  signal HighestTimestampSent_SP_i_6_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SP_i_7_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SP_i_8_n_0 : STD_LOGIC;
  signal Overflow_S : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal StateTimestampNext_DN : STD_LOGIC_VECTOR ( 2 to 2 );
  signal StateTimestampNext_DP : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^statetimestampnext_dp_reg[2]_0\ : STD_LOGIC;
  signal State_DN : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal State_DN1 : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \State_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \State_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal TimestampChanged_S : STD_LOGIC;
  signal TimestampOverflow_S : STD_LOGIC;
  signal TimestampResetBuffer_S : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal tsGenerator_n_1 : STD_LOGIC;
  signal tsGenerator_n_10 : STD_LOGIC;
  signal tsGenerator_n_11 : STD_LOGIC;
  signal tsGenerator_n_12 : STD_LOGIC;
  signal tsGenerator_n_13 : STD_LOGIC;
  signal tsGenerator_n_14 : STD_LOGIC;
  signal tsGenerator_n_15 : STD_LOGIC;
  signal tsGenerator_n_16 : STD_LOGIC;
  signal tsGenerator_n_17 : STD_LOGIC;
  signal tsGenerator_n_19 : STD_LOGIC;
  signal tsGenerator_n_2 : STD_LOGIC;
  signal tsGenerator_n_20 : STD_LOGIC;
  signal tsGenerator_n_22 : STD_LOGIC;
  signal tsGenerator_n_23 : STD_LOGIC;
  signal tsGenerator_n_24 : STD_LOGIC;
  signal tsGenerator_n_25 : STD_LOGIC;
  signal tsGenerator_n_26 : STD_LOGIC;
  signal tsGenerator_n_27 : STD_LOGIC;
  signal tsGenerator_n_28 : STD_LOGIC;
  signal tsGenerator_n_3 : STD_LOGIC;
  signal tsGenerator_n_4 : STD_LOGIC;
  signal tsGenerator_n_5 : STD_LOGIC;
  signal tsGenerator_n_6 : STD_LOGIC;
  signal tsGenerator_n_7 : STD_LOGIC;
  signal tsGenerator_n_8 : STD_LOGIC;
  signal tsGenerator_n_9 : STD_LOGIC;
  signal tsOverflowBuffer_n_0 : STD_LOGIC;
  signal tsOverflowBuffer_n_1 : STD_LOGIC;
  signal tsOverflowBuffer_n_10 : STD_LOGIC;
  signal tsOverflowBuffer_n_11 : STD_LOGIC;
  signal tsOverflowBuffer_n_12 : STD_LOGIC;
  signal tsOverflowBuffer_n_13 : STD_LOGIC;
  signal tsOverflowBuffer_n_19 : STD_LOGIC;
  signal tsOverflowBuffer_n_2 : STD_LOGIC;
  signal tsOverflowBuffer_n_3 : STD_LOGIC;
  signal tsOverflowBuffer_n_4 : STD_LOGIC;
  signal tsOverflowBuffer_n_5 : STD_LOGIC;
  signal tsOverflowBuffer_n_6 : STD_LOGIC;
  signal tsOverflowBuffer_n_7 : STD_LOGIC;
  signal tsOverflowBuffer_n_8 : STD_LOGIC;
  signal tsOverflowBuffer_n_9 : STD_LOGIC;
  signal tsSynchronizer_n_2 : STD_LOGIC;
  signal tsSynchronizer_n_3 : STD_LOGIC;
  signal tsSynchronizer_n_4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[0]_INST_0_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[0]_INST_0_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[0]_INST_0_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[14]_INST_0_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of AERSMOutFifoWrite_SO_INST_0_i_6 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of HighestTimestampSent_SP_i_7 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \State_DP[2]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \State_DP[4]_i_4\ : label is "soft_lutpair69";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \StateTimestampNext_DP_reg[2]_0\ <= \^statetimestampnext_dp_reg[2]_0\;
\AERSMOutFifoData_DO[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(4),
      I4 => State_DP(0),
      O => \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(4),
      I4 => State_DP(0),
      O => \AERSMOutFifoData_DO[0]_INST_0_i_3_n_0\
    );
\AERSMOutFifoData_DO[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7EFFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(4),
      I4 => State_DP(0),
      O => \AERSMOutFifoData_DO[0]_INST_0_i_4_n_0\
    );
\AERSMOutFifoData_DO[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(10),
      O => \AERSMOutFifoData_DO[10]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(11),
      O => \AERSMOutFifoData_DO[11]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[14]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => State_DP(4),
      I1 => State_DP(0),
      I2 => \^q\(1),
      I3 => State_DP(2),
      I4 => \^q\(0),
      O => \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(1),
      O => \AERSMOutFifoData_DO[1]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(2),
      O => \AERSMOutFifoData_DO[2]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(3),
      O => \AERSMOutFifoData_DO[3]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(4),
      O => \AERSMOutFifoData_DO[4]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(5),
      O => \AERSMOutFifoData_DO[5]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(6),
      O => \AERSMOutFifoData_DO[6]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(7),
      O => \AERSMOutFifoData_DO[7]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(8),
      O => \AERSMOutFifoData_DO[8]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      I5 => FifoData_DO(9),
      O => \AERSMOutFifoData_DO[9]_INST_0_i_1_n_0\
    );
AERSMOutFifoWrite_SO_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => AERSMOutFifoWrite_SO_INST_0_i_5_n_0,
      I1 => AERSMOutFifoWrite_SO_INST_0_i_6_n_0,
      I2 => PreviousData_DP(7),
      I3 => PreviousData_DP(6),
      I4 => PreviousData_DP(10),
      I5 => AERSMOutFifoWrite_SO_INST_0_i_7_n_0,
      O => HighestTimestampSent_SN0
    );
AERSMOutFifoWrite_SO_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(14),
      I1 => PreviousData_DP(12),
      I2 => PreviousData_DP(3),
      I3 => PreviousData_DP(2),
      O => AERSMOutFifoWrite_SO_INST_0_i_5_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(8),
      I1 => PreviousData_DP(11),
      I2 => PreviousData_DP(13),
      I3 => PreviousData_DP(9),
      O => AERSMOutFifoWrite_SO_INST_0_i_6_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(1),
      I1 => PreviousData_DP(0),
      I2 => PreviousData_DP(5),
      I3 => PreviousData_DP(4),
      O => AERSMOutFifoWrite_SO_INST_0_i_7_n_0
    );
HighestTimestampSent_SP_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => PreviousData_DP(2),
      I1 => PreviousData_DP(3),
      I2 => PreviousData_DP(0),
      I3 => PreviousData_DP(1),
      I4 => HighestTimestampSent_SP_i_8_n_0,
      O => HighestTimestampSent_SP_i_6_n_0
    );
HighestTimestampSent_SP_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => PreviousData_DP(11),
      I1 => PreviousData_DP(10),
      I2 => PreviousData_DP(9),
      I3 => PreviousData_DP(8),
      O => HighestTimestampSent_SP_i_7_n_0
    );
HighestTimestampSent_SP_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => PreviousData_DP(7),
      I1 => PreviousData_DP(6),
      I2 => PreviousData_DP(5),
      I3 => PreviousData_DP(4),
      O => HighestTimestampSent_SP_i_8_n_0
    );
HighestTimestampSent_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__18\(0),
      D => tsGenerator_n_28,
      Q => HighestTimestampSent_SP
    );
\StateTimestampNext_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^statetimestampnext_dp_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => FifoData_DO(13),
      I4 => FifoData_DO(14),
      I5 => FifoData_DO(12),
      O => StateTimestampNext_DN(2)
    );
\StateTimestampNext_DP[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => State_DP(4),
      I1 => State_DP(0),
      I2 => State_DP(2),
      O => \^statetimestampnext_dp_reg[2]_0\
    );
\StateTimestampNext_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \FifoData_DO_reg[12]_0\(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__18\(0),
      Q => StateTimestampNext_DP(1)
    );
\StateTimestampNext_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => StateTimestampNext_DN(2),
      Q => StateTimestampNext_DP(2)
    );
\State_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303030000020000"
    )
        port map (
      I0 => In1Timestamp_S,
      I1 => State_DP(0),
      I2 => State_DP(4),
      I3 => \^q\(1),
      I4 => State_DP(2),
      I5 => \^q\(0),
      O => \State_DP[1]_i_2_n_0\
    );
\State_DP[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(0),
      I4 => State_DP(4),
      O => \State_DP[2]_i_4_n_0\
    );
\State_DP[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(2),
      I2 => \^q\(1),
      I3 => State_DP(4),
      I4 => State_DP(0),
      O => \State_DP[4]_i_4_n_0\
    );
\State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_12,
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => State_DN(0),
      Q => State_DP(0)
    );
\State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_12,
      CLR => AR(1),
      D => State_DN(1),
      Q => \^q\(0)
    );
\State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_12,
      CLR => AR(1),
      D => State_DN(2),
      Q => State_DP(2)
    );
\State_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_12,
      CLR => AR(1),
      D => State_DN(3),
      Q => \^q\(1)
    );
\State_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_12,
      CLR => AR(1),
      D => State_DN(4),
      Q => State_DP(4)
    );
\TimestampBuffer_D_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_15,
      Q => PreviousData_DP(0)
    );
\TimestampBuffer_D_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_5,
      Q => PreviousData_DP(10)
    );
\TimestampBuffer_D_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_4,
      Q => PreviousData_DP(11)
    );
\TimestampBuffer_D_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_3,
      Q => PreviousData_DP(12)
    );
\TimestampBuffer_D_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_2,
      Q => PreviousData_DP(13)
    );
\TimestampBuffer_D_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_1,
      Q => PreviousData_DP(14)
    );
\TimestampBuffer_D_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_14,
      Q => PreviousData_DP(1)
    );
\TimestampBuffer_D_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_13,
      Q => PreviousData_DP(2)
    );
\TimestampBuffer_D_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_12,
      Q => PreviousData_DP(3)
    );
\TimestampBuffer_D_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_11,
      Q => PreviousData_DP(4)
    );
\TimestampBuffer_D_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_10,
      Q => PreviousData_DP(5)
    );
\TimestampBuffer_D_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_9,
      Q => PreviousData_DP(6)
    );
\TimestampBuffer_D_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_8,
      Q => PreviousData_DP(7)
    );
\TimestampBuffer_D_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_7,
      Q => PreviousData_DP(8)
    );
\TimestampBuffer_D_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__14\(1),
      D => tsGenerator_n_6,
      Q => PreviousData_DP(9)
    );
\i__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \i__i_2_n_0\,
      I1 => State_DP(2),
      I2 => tsGenerator_n_19,
      I3 => \State_DP[4]_i_4_n_0\,
      I4 => \OutFifoControl_SO[Empty_S]\,
      I5 => \DVSAERConfigReg_D_reg[Run_S]\,
      O => \DVSAERFifoControlIn_S[ReadSide][Read_S]\
    );
\i__i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__i_2_n_0\
    );
\statisticsSupport.StatisticsInput1DroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter
     port map (
      D(39 downto 0) => D(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_8\ => \DVSAERConfigReg_D_reg[Run_S]_rep_38\,
      LogicClk_CI => LogicClk_CI,
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      O(3 downto 0) => O(3 downto 0),
      S(0) => S(0),
      \SyncSignalSyncFF_S_reg_rep__19\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__18\(1 downto 0)
    );
\statisticsSupport.StatisticsInput2DroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_3
     port map (
      \Count_DP_reg[3]_0\(0) => \Count_DP_reg[3]\(0),
      \DVSAERConfigReg_D_reg[Run_S]_rep\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_8\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_9\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_10\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_11\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_12\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_13\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_14\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_15\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_16\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_8\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_17\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_9\ => \DVSAERConfigReg_D_reg[Run_S]_rep_38\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\(39 downto 0),
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      \SyncSignalSyncFF_S_reg_rep__19\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__18\(1 downto 0)
    );
\statisticsSupport.StatisticsInput3DroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_4
     port map (
      \Count_DP_reg[3]_0\(0) => \Count_DP_reg[3]_0\(0),
      \DVSAERConfigReg_D_reg[Run_S]_rep\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_18\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_19\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_20\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_21\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_22\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_23\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_24\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_25\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_26\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_8\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_27\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_9\ => \DVSAERConfigReg_D_reg[Run_S]_rep_38\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\(39 downto 0),
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      \SyncSignalSyncFF_S_reg_rep__18\(2 downto 0) => \SyncSignalSyncFF_S_reg_rep__18\(2 downto 0)
    );
\statisticsSupport.StatisticsInput4DroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_5
     port map (
      AR(0) => AR(0),
      \Count_DP_reg[3]_0\(0) => \Count_DP_reg[3]_1\(0),
      \DVSAERConfigReg_D_reg[Run_S]_rep\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_28\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_29\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_30\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_31\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_32\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_33\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_34\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_35\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_36\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_8\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep_37\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep_9\ => \DVSAERConfigReg_D_reg[Run_S]_rep_38\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\(39 downto 0),
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      \SyncSignalSyncFF_S_reg_rep__18\(1) => \SyncSignalSyncFF_S_reg_rep__18\(2),
      \SyncSignalSyncFF_S_reg_rep__18\(0) => \SyncSignalSyncFF_S_reg_rep__18\(0)
    );
timestampChangeDetector: entity work.brd_testAERDVSSM_0_0_ChangeDetector
     port map (
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      \Count_DP_reg[11]\(10) => tsOverflowBuffer_n_0,
      \Count_DP_reg[11]\(9) => tsOverflowBuffer_n_1,
      \Count_DP_reg[11]\(8) => tsOverflowBuffer_n_2,
      \Count_DP_reg[11]\(7) => tsOverflowBuffer_n_3,
      \Count_DP_reg[11]\(6) => tsOverflowBuffer_n_4,
      \Count_DP_reg[11]\(5) => tsOverflowBuffer_n_5,
      \Count_DP_reg[11]\(4) => tsOverflowBuffer_n_6,
      \Count_DP_reg[11]\(3) => tsOverflowBuffer_n_7,
      \Count_DP_reg[11]\(2) => tsOverflowBuffer_n_8,
      \Count_DP_reg[11]\(1) => tsOverflowBuffer_n_9,
      \Count_DP_reg[11]\(0) => tsOverflowBuffer_n_10,
      \Count_DP_reg[12]\(0) => tsGenerator_n_27,
      FifoData_DO(2 downto 0) => FifoData_DO(14 downto 12),
      \FifoData_DO_reg[0]\ => tsGenerator_n_16,
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SN6_out => HighestTimestampSent_SN6_out,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => tsGenerator_n_17,
      Q(14 downto 0) => PreviousData_DP(14 downto 0),
      S(3) => tsGenerator_n_23,
      S(2) => tsGenerator_n_24,
      S(1) => tsGenerator_n_25,
      S(0) => tsGenerator_n_26,
      State_DN1 => State_DN1,
      \State_DP_reg[1]\ => \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_0\ => \AERSMOutFifoData_DO[1]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_1\ => \AERSMOutFifoData_DO[2]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_10\ => \AERSMOutFifoData_DO[11]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_2\ => \AERSMOutFifoData_DO[3]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_3\ => \AERSMOutFifoData_DO[4]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_4\ => \AERSMOutFifoData_DO[5]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_5\ => \AERSMOutFifoData_DO[6]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_6\ => \AERSMOutFifoData_DO[7]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_7\ => \AERSMOutFifoData_DO[8]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_8\ => \AERSMOutFifoData_DO[9]_INST_0_i_1_n_0\,
      \State_DP_reg[1]_9\ => \AERSMOutFifoData_DO[10]_INST_0_i_1_n_0\,
      \State_DP_reg[4]\ => \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\,
      \State_DP_reg[4]_0\(4) => State_DP(4),
      \State_DP_reg[4]_0\(3) => \^q\(1),
      \State_DP_reg[4]_0\(2) => State_DP(2),
      \State_DP_reg[4]_0\(1) => \^q\(0),
      \State_DP_reg[4]_0\(0) => State_DP(0),
      \State_DP_reg[4]_1\ => tsGenerator_n_19,
      \SyncSignalSyncFF_S_reg_rep__20\(0) => \SyncSignalSyncFF_S_reg_rep__18\(0),
      \TimestampBuffer_D_reg[11]\ => HighestTimestampSent_SP_i_7_n_0,
      \TimestampBuffer_D_reg[2]\ => HighestTimestampSent_SP_i_6_n_0,
      TimestampChanged_S => TimestampChanged_S
    );
tsGenerator: entity work.brd_testAERDVSSM_0_0_ContinuousCounter
     port map (
      \AERSMOutFifoData_DO[0]\ => tsGenerator_n_16,
      \AERSMOutFifoData_DO[1]\ => tsGenerator_n_17,
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      AR(1) => AR(1),
      AR(0) => \SyncSignalSyncFF_S_reg_rep__14\(1),
      BooleanToStdLogic => BooleanToStdLogic,
      \Count_DP_reg[0]_0\(0) => tsOverflowBuffer_n_11,
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      \DVSAERConfigReg_D_reg[Run_S]_0\(0) => tsSynchronizer_n_3,
      E(0) => tsGenerator_n_22,
      FifoData_DO(0) => FifoData_DO(0),
      HighestTimestampSent_SN0 => HighestTimestampSent_SN0,
      HighestTimestampSent_SN6_out => HighestTimestampSent_SN6_out,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => tsGenerator_n_19,
      HighestTimestampSent_SP_reg_0 => tsGenerator_n_28,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg(0) => tsGenerator_n_27,
      \Output_SO_reg[0]\ => tsGenerator_n_20,
      Overflow_S => Overflow_S,
      Q(14) => tsGenerator_n_1,
      Q(13) => tsGenerator_n_2,
      Q(12) => tsGenerator_n_3,
      Q(11) => tsGenerator_n_4,
      Q(10) => tsGenerator_n_5,
      Q(9) => tsGenerator_n_6,
      Q(8) => tsGenerator_n_7,
      Q(7) => tsGenerator_n_8,
      Q(6) => tsGenerator_n_9,
      Q(5) => tsGenerator_n_10,
      Q(4) => tsGenerator_n_11,
      Q(3) => tsGenerator_n_12,
      Q(2) => tsGenerator_n_13,
      Q(1) => tsGenerator_n_14,
      Q(0) => tsGenerator_n_15,
      S(3) => tsGenerator_n_23,
      S(2) => tsGenerator_n_24,
      S(1) => tsGenerator_n_25,
      S(0) => tsGenerator_n_26,
      State_DN1 => State_DN1,
      \State_DP_reg[1]\ => \AERSMOutFifoData_DO[0]_INST_0_i_3_n_0\,
      \State_DP_reg[1]_0\ => \AERSMOutFifoData_DO[0]_INST_0_i_4_n_0\,
      \State_DP_reg[2]\ => tsOverflowBuffer_n_13,
      \State_DP_reg[4]\ => \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\,
      \State_DP_reg[4]_0\(4) => State_DP(4),
      \State_DP_reg[4]_0\(3) => \^q\(1),
      \State_DP_reg[4]_0\(2) => State_DP(2),
      \State_DP_reg[4]_0\(1) => \^q\(0),
      \State_DP_reg[4]_0\(0) => State_DP(0),
      \SyncSignalSyncFF_S_reg[0]\ => tsSynchronizer_n_4,
      \TimestampBuffer_D_reg[14]\(14 downto 0) => PreviousData_DP(14 downto 0),
      TimestampChanged_S => TimestampChanged_S,
      TimestampOverflow_S => TimestampOverflow_S
    );
tsOverflowBuffer: entity work.\brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AR(0) => AR(1),
      BooleanToStdLogic => BooleanToStdLogic,
      D(2 downto 1) => State_DN(4 downto 3),
      D(0) => State_DN(1),
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      E(0) => tsOverflowBuffer_n_12,
      \FSM_sequential_State_DP_reg[0]\ => tsSynchronizer_n_2,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => tsOverflowBuffer_n_19,
      \OutFifoControl_SO[AlmostEmpty_S]\ => \OutFifoControl_SO[AlmostEmpty_S]\,
      \OutFifoControl_SO[Empty_S]\ => \OutFifoControl_SO[Empty_S]\,
      \OutFifoControl_SO_reg[AlmostEmpty_S]\ => \OutFifoControl_SO_reg[AlmostEmpty_S]\,
      Overflow_S => Overflow_S,
      Q(11) => tsOverflowBuffer_n_0,
      Q(10) => tsOverflowBuffer_n_1,
      Q(9) => tsOverflowBuffer_n_2,
      Q(8) => tsOverflowBuffer_n_3,
      Q(7) => tsOverflowBuffer_n_4,
      Q(6) => tsOverflowBuffer_n_5,
      Q(5) => tsOverflowBuffer_n_6,
      Q(4) => tsOverflowBuffer_n_7,
      Q(3) => tsOverflowBuffer_n_8,
      Q(2) => tsOverflowBuffer_n_9,
      Q(1) => tsOverflowBuffer_n_10,
      Q(0) => tsOverflowBuffer_n_11,
      \StateTimestampNext_DP_reg[1]\(0) => StateTimestampNext_DP(1),
      State_DN1 => State_DN1,
      \State_DP_reg[0]\ => tsOverflowBuffer_n_13,
      \State_DP_reg[0]_0\ => \State_DP[1]_i_2_n_0\,
      \State_DP_reg[1]\ => \State_DP[4]_i_4_n_0\,
      \State_DP_reg[1]_0\ => tsGenerator_n_20,
      \State_DP_reg[1]_1\(0) => tsGenerator_n_22,
      \State_DP_reg[4]\(4) => State_DP(4),
      \State_DP_reg[4]\(3) => \^q\(1),
      \State_DP_reg[4]\(2) => State_DP(2),
      \State_DP_reg[4]\(1) => \^q\(0),
      \State_DP_reg[4]\(0) => State_DP(0),
      \State_DP_reg[4]_0\ => tsGenerator_n_19,
      TimestampOverflow_S => TimestampOverflow_S,
      TimestampResetBuffer_S => TimestampResetBuffer_S
    );
tsResetBuffer: entity work.brd_testAERDVSSM_0_0_BufferClear
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AR(0) => AR(1),
      D(1) => State_DN(2),
      D(0) => State_DN(0),
      \FifoData_DO_reg[12]\ => \FifoData_DO_reg[12]\,
      LogicClk_CI => LogicClk_CI,
      \OutFifoControl_SO_reg[AlmostEmpty_S]\ => \OutFifoControl_SO_reg[AlmostEmpty_S]\,
      \Output_SO_reg[0]\ => tsOverflowBuffer_n_19,
      Q(2) => State_DP(4),
      Q(1) => \^q\(0),
      Q(0) => State_DP(0),
      \StateTimestampNext_DP_reg[2]\(0) => StateTimestampNext_DP(2),
      State_DN1 => State_DN1,
      \State_DP_reg[1]\ => \State_DP[4]_i_4_n_0\,
      \State_DP_reg[1]_0\ => \State_DP[2]_i_4_n_0\,
      \State_DP_reg[2]\ => tsOverflowBuffer_n_13,
      TimestampResetBuffer_S => TimestampResetBuffer_S
    );
tsResetExternalDetector: entity work.brd_testAERDVSSM_0_0_PulseDetector
     port map (
      LogicClk_CI => LogicClk_CI,
      SyncReset_RO => SyncReset_RO
    );
tsSynchronizer: entity work.brd_testAERDVSSM_0_0_TimestampSynchronizer
     port map (
      \Count_DP_reg[14]\(0) => tsSynchronizer_n_3,
      \Count_DP_reg[14]_0\ => tsSynchronizer_n_4,
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      I162(0) => I162(0),
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => tsSynchronizer_n_2,
      Q(2) => \^q\(1),
      Q(1) => State_DP(2),
      Q(0) => \^q\(0),
      \State_DP_reg[4]\ => tsGenerator_n_19,
      SyncInClockSync_CO => SyncInClockSync_CO,
      SyncOutClock_CO => SyncOutClock_CO,
      SyncReset_RO => SyncReset_RO,
      \SyncSignalSyncFF_S_reg_rep__14\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__14\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__20\(0) => \SyncSignalSyncFF_S_reg_rep__18\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChipBiasSelector is
  port (
    \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[ResetTestPixel_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AERnArow_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[UseAOut_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[TestADC_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ : out STD_LOGIC;
    \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[0]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[0]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BiasOutput_DP_reg[1]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[1]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[1]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[2]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[2]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[2]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[3]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[3]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[3]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[4]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[4]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[4]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[5]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[5]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[5]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[6]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[6]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[6]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[7]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[7]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[7]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[8]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[8]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[8]_1\ : out STD_LOGIC;
    \BiasOutput_DP_reg[9]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[9]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[10]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[10]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[11]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[11]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[12]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[12]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[13]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[13]_0\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]\ : out STD_LOGIC;
    \BiasOutput_DP_reg[14]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[0]\ : out STD_LOGIC;
    \ChipOutput_DP_reg[0]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[1]\ : out STD_LOGIC;
    \ChipOutput_DP_reg[1]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[2]\ : out STD_LOGIC;
    \ChipOutput_DP_reg[2]_0\ : out STD_LOGIC;
    \ChipOutput_DP_reg[3]\ : out STD_LOGIC;
    \ChipOutput_DP_reg[3]_0\ : out STD_LOGIC;
    \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ParamOutput_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ParamOutput_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SyncSignalSyncFF_S_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__26\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_3\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_4\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_5\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_6\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_7\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_8\ : in STD_LOGIC;
    ConfigParamAddress_DO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[2]_rep__0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_rep__0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_rep__0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_rep__1\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_rep__1\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[1]_rep\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ConfigParamInput_DO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep__0_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep__0_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChipBiasSelector : entity is "ChipBiasSelector";
end brd_testAERDVSSM_0_0_ChipBiasSelector;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChipBiasSelector is
  signal \BiasConfigReg_DP_reg[AEPdBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[AEPuXBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[AEPuYBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[AdcCompBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[AdcRefHigh_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[AdcRefLow_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[ApsCasBpc_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[ApsROSFBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[BiasBuffer_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[DACBufBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[DiffBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[FalltimeBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[Gnd07_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[IFRefrBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[IFThrBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[LocalBufBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[OVG1Lo_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[OVG2Lo_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[OffBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[OnBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[PadFollBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[PixInvBn_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[PrBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[PrSFBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[ReadoutBufBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[RefrBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[RisetimeBp_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[SSP_D]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BiasConfigReg_DP_reg[vADCTest_D]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^chipconfigreg_dp_reg[aernarow_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[adjustovg1lo_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[adjustovg2lo_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[adjusttx2ovg2hi_s]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[AnalogMux0_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[AnalogMux1_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[AnalogMux2_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[BiasMux0_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[DigitalMux0_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[DigitalMux1_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[DigitalMux2_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[DigitalMux3_D]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^chipconfigreg_dp_reg[resetcalibneuron_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[resettestpixel_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[selectgraycounter_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[testadc_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[typencalibneuron_s]\ : STD_LOGIC;
  signal \^chipconfigreg_dp_reg[useaout_s]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][15]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][10]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][11]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][12]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][13]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][14]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][15]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][9]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][4]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][5]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][6]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][7]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][8]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AERnArow_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustOVG1Lo_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustOVG2Lo_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustTX2OVG2Hi_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[ResetTestPixel_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[TestADC_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[UseAOut_S_n_0_]\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AERnArow_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustOVG1Lo_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustOVG2Lo_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustTX2OVG2Hi_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[ResetCalibNeuron_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[ResetTestPixel_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[SelectGrayCounter_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[TestADC_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[TypeNCalibNeuron_S]__0\ : STD_LOGIC;
  signal \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[UseAOut_S]__0\ : STD_LOGIC;
begin
  \ChipConfigReg_DP_reg[AERnArow_S]\ <= \^chipconfigreg_dp_reg[aernarow_s]\;
  \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ <= \^chipconfigreg_dp_reg[adjustovg1lo_s]\;
  \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ <= \^chipconfigreg_dp_reg[adjustovg2lo_s]\;
  \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ <= \^chipconfigreg_dp_reg[adjusttx2ovg2hi_s]\;
  \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ <= \^chipconfigreg_dp_reg[resetcalibneuron_s]\;
  \ChipConfigReg_DP_reg[ResetTestPixel_S]\ <= \^chipconfigreg_dp_reg[resettestpixel_s]\;
  \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ <= \^chipconfigreg_dp_reg[selectgraycounter_s]\;
  \ChipConfigReg_DP_reg[TestADC_S]\ <= \^chipconfigreg_dp_reg[testadc_s]\;
  \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ <= \^chipconfigreg_dp_reg[typencalibneuron_s]\;
  \ChipConfigReg_DP_reg[UseAOut_S]\ <= \^chipconfigreg_dp_reg[useaout_s]\;
  Q(0) <= \^q\(0);
  \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]_0\(15 downto 0) <= \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(15 downto 0);
\davisRGBChipBias.davisRGBChipBiasSM\: entity work.brd_testAERDVSSM_0_0_DAVISrgbStateMachine
     port map (
      AR(1) => SyncSignalSyncFF_S_reg(1),
      AR(0) => \SyncSignalSyncFF_S_reg_rep__12\(0),
      ChipBiasAddrSelect_SBO => ChipBiasAddrSelect_SBO,
      ChipBiasBitIn_DO => ChipBiasBitIn_DO,
      ChipBiasClock_CBO => ChipBiasClock_CBO,
      ChipBiasDiagSelect_SO => ChipBiasDiagSelect_SO,
      ChipBiasLatch_SBO => ChipBiasLatch_SBO,
      \ChipConfig_DI[AERnArow_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AERnArow_S_n_0_]\,
      \ChipConfig_DI[AdjustOVG1Lo_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustOVG1Lo_S_n_0_]\,
      \ChipConfig_DI[AdjustOVG2Lo_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustOVG2Lo_S_n_0_]\,
      \ChipConfig_DI[AdjustTX2OVG2Hi_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustTX2OVG2Hi_S_n_0_]\,
      \ChipConfig_DI[ResetCalibNeuron_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_]\,
      \ChipConfig_DI[ResetTestPixel_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[ResetTestPixel_S_n_0_]\,
      \ChipConfig_DI[SelectGrayCounter_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_]\,
      \ChipConfig_DI[TestADC_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[TestADC_S_n_0_]\,
      \ChipConfig_DI[TypeNCalibNeuron_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_]\,
      \ChipConfig_DI[UseAOut_S]\ => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[UseAOut_S_n_0_]\,
      LogicClk_CI => LogicClk_CI,
      Q(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][3]\,
      Q(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][2]\,
      Q(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][1]\,
      Q(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][0]\,
      SyncSignalSyncFF_S_reg_rep(1 downto 0) => SyncSignalSyncFF_S_reg_rep(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__1\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__1\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__11\(1) => \SyncSignalSyncFF_S_reg_rep__11\(0),
      \SyncSignalSyncFF_S_reg_rep__11\(0) => \SyncSignalSyncFF_S_reg_rep__10\(0),
      \SyncSignalSyncFF_S_reg_rep__3\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__3\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__5\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__5\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__8\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__8\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(15) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][15]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(15) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][15]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(14) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][14]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(13) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][13]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(12) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][12]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(11) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][11]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(10) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][10]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(9) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][9]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(8) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][8]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(7) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][7]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(6) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][6]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(5) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][5]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(4) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][4]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\(3) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\(2) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\(1) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1]\,
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\(0) => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0]\
    );
\davisRGBChipBias.davisRGBChipBiasSPIConfig\: entity work.brd_testAERDVSSM_0_0_DAVISrgbSPIConfig
     port map (
      AR(1) => \SyncSignalSyncFF_S_reg_rep__27\(0),
      AR(0) => AR(0),
      \BiasOutput_DP_reg[0]_0\ => \BiasOutput_DP_reg[0]\,
      \BiasOutput_DP_reg[0]_1\ => \BiasOutput_DP_reg[0]_0\,
      \BiasOutput_DP_reg[0]_2\ => \BiasOutput_DP_reg[0]_1\,
      \BiasOutput_DP_reg[10]_0\ => \BiasOutput_DP_reg[10]\,
      \BiasOutput_DP_reg[10]_1\ => \BiasOutput_DP_reg[10]_0\,
      \BiasOutput_DP_reg[11]_0\ => \BiasOutput_DP_reg[11]\,
      \BiasOutput_DP_reg[11]_1\ => \BiasOutput_DP_reg[11]_0\,
      \BiasOutput_DP_reg[12]_0\ => \BiasOutput_DP_reg[12]\,
      \BiasOutput_DP_reg[12]_1\ => \BiasOutput_DP_reg[12]_0\,
      \BiasOutput_DP_reg[13]_0\ => \BiasOutput_DP_reg[13]\,
      \BiasOutput_DP_reg[13]_1\ => \BiasOutput_DP_reg[13]_0\,
      \BiasOutput_DP_reg[14]_0\ => \BiasOutput_DP_reg[14]\,
      \BiasOutput_DP_reg[14]_1\ => \BiasOutput_DP_reg[14]_0\,
      \BiasOutput_DP_reg[1]_0\ => \BiasOutput_DP_reg[1]\,
      \BiasOutput_DP_reg[1]_1\ => \BiasOutput_DP_reg[1]_0\,
      \BiasOutput_DP_reg[1]_2\ => \BiasOutput_DP_reg[1]_1\,
      \BiasOutput_DP_reg[2]_0\ => \BiasOutput_DP_reg[2]\,
      \BiasOutput_DP_reg[2]_1\ => \BiasOutput_DP_reg[2]_0\,
      \BiasOutput_DP_reg[2]_2\ => \BiasOutput_DP_reg[2]_1\,
      \BiasOutput_DP_reg[3]_0\ => \BiasOutput_DP_reg[3]\,
      \BiasOutput_DP_reg[3]_1\ => \BiasOutput_DP_reg[3]_0\,
      \BiasOutput_DP_reg[3]_2\ => \BiasOutput_DP_reg[3]_1\,
      \BiasOutput_DP_reg[4]_0\ => \BiasOutput_DP_reg[4]\,
      \BiasOutput_DP_reg[4]_1\ => \BiasOutput_DP_reg[4]_0\,
      \BiasOutput_DP_reg[4]_2\ => \BiasOutput_DP_reg[4]_1\,
      \BiasOutput_DP_reg[5]_0\ => \BiasOutput_DP_reg[5]\,
      \BiasOutput_DP_reg[5]_1\ => \BiasOutput_DP_reg[5]_0\,
      \BiasOutput_DP_reg[5]_2\ => \BiasOutput_DP_reg[5]_1\,
      \BiasOutput_DP_reg[6]_0\ => \BiasOutput_DP_reg[6]\,
      \BiasOutput_DP_reg[6]_1\ => \BiasOutput_DP_reg[6]_0\,
      \BiasOutput_DP_reg[6]_2\ => \BiasOutput_DP_reg[6]_1\,
      \BiasOutput_DP_reg[7]_0\ => \BiasOutput_DP_reg[7]\,
      \BiasOutput_DP_reg[7]_1\ => \BiasOutput_DP_reg[7]_0\,
      \BiasOutput_DP_reg[7]_2\ => \BiasOutput_DP_reg[7]_1\,
      \BiasOutput_DP_reg[8]_0\ => \BiasOutput_DP_reg[8]\,
      \BiasOutput_DP_reg[8]_1\ => \BiasOutput_DP_reg[8]_0\,
      \BiasOutput_DP_reg[8]_2\ => \BiasOutput_DP_reg[8]_1\,
      \BiasOutput_DP_reg[9]_0\ => \BiasOutput_DP_reg[9]\,
      \BiasOutput_DP_reg[9]_1\ => \BiasOutput_DP_reg[9]_0\,
      \ChipConfigReg_DP_reg[AERnArow_S]\ => \^chipconfigreg_dp_reg[aernarow_s]\,
      \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ => \^chipconfigreg_dp_reg[adjustovg1lo_s]\,
      \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ => \^chipconfigreg_dp_reg[adjustovg2lo_s]\,
      \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ => \^chipconfigreg_dp_reg[adjusttx2ovg2hi_s]\,
      \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ => \^chipconfigreg_dp_reg[resetcalibneuron_s]\,
      \ChipConfigReg_DP_reg[ResetTestPixel_S]\ => \^chipconfigreg_dp_reg[resettestpixel_s]\,
      \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ => \^chipconfigreg_dp_reg[selectgraycounter_s]\,
      \ChipConfigReg_DP_reg[TestADC_S]\ => \^chipconfigreg_dp_reg[testadc_s]\,
      \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ => \^chipconfigreg_dp_reg[typencalibneuron_s]\,
      \ChipConfigReg_DP_reg[UseAOut_S]\ => \^chipconfigreg_dp_reg[useaout_s]\,
      \ChipOutput_DP_reg[0]_0\ => \ChipOutput_DP_reg[0]\,
      \ChipOutput_DP_reg[0]_1\ => \ChipOutput_DP_reg[0]_0\,
      \ChipOutput_DP_reg[1]_0\ => \ChipOutput_DP_reg[1]\,
      \ChipOutput_DP_reg[1]_1\ => \ChipOutput_DP_reg[1]_0\,
      \ChipOutput_DP_reg[2]_0\ => \ChipOutput_DP_reg[2]\,
      \ChipOutput_DP_reg[2]_1\ => \ChipOutput_DP_reg[2]_0\,
      \ChipOutput_DP_reg[3]_0\ => \ChipOutput_DP_reg[3]\,
      \ChipOutput_DP_reg[3]_1\ => \ChipOutput_DP_reg[3]_0\,
      ConfigParamAddress_DO(1 downto 0) => ConfigParamAddress_DO(1 downto 0),
      ConfigParamInput_DO(15 downto 0) => ConfigParamInput_DO(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      LogicClk_CI => LogicClk_CI,
      \ParamAddressReg_DP_reg[0]_rep__0\ => \ParamAddressReg_DP_reg[0]_rep__0\,
      \ParamAddressReg_DP_reg[0]_rep__0_0\(0) => \ParamAddressReg_DP_reg[0]_rep__0_0\(0),
      \ParamAddressReg_DP_reg[0]_rep__0_1\(0) => \ParamAddressReg_DP_reg[0]_rep__0_1\(0),
      \ParamAddressReg_DP_reg[0]_rep__0_2\(0) => \ParamAddressReg_DP_reg[0]_rep__0_2\(0),
      \ParamAddressReg_DP_reg[0]_rep__0_3\(0) => \ParamAddressReg_DP_reg[0]_rep__0_3\(0),
      \ParamAddressReg_DP_reg[0]_rep__0_4\(0) => \ParamAddressReg_DP_reg[0]_rep__0_4\(0),
      \ParamAddressReg_DP_reg[0]_rep__1\ => \ParamAddressReg_DP_reg[0]_rep__1\,
      \ParamAddressReg_DP_reg[1]_rep\ => \ParamAddressReg_DP_reg[1]_rep\,
      \ParamAddressReg_DP_reg[1]_rep_0\(0) => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      \ParamAddressReg_DP_reg[1]_rep_1\(0) => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      \ParamAddressReg_DP_reg[1]_rep__0\ => \ParamAddressReg_DP_reg[1]_rep__0\,
      \ParamAddressReg_DP_reg[1]_rep__0_0\(0) => \ParamAddressReg_DP_reg[1]_rep__0_0\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_1\(0) => \ParamAddressReg_DP_reg[1]_rep__0_1\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_2\(0) => \ParamAddressReg_DP_reg[1]_rep__0_2\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_3\(0) => \ParamAddressReg_DP_reg[1]_rep__0_3\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_4\(0) => \ParamAddressReg_DP_reg[1]_rep__0_4\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_5\(0) => \ParamAddressReg_DP_reg[1]_rep__0_5\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_6\(0) => \ParamAddressReg_DP_reg[1]_rep__0_6\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_7\(0) => \ParamAddressReg_DP_reg[1]_rep__0_7\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_8\(0) => \ParamAddressReg_DP_reg[1]_rep__0_8\(0),
      \ParamAddressReg_DP_reg[1]_rep__0_9\(0) => \ParamAddressReg_DP_reg[1]_rep__0_9\(0),
      \ParamAddressReg_DP_reg[1]_rep__1\ => \ParamAddressReg_DP_reg[1]_rep__1\,
      \ParamAddressReg_DP_reg[2]_rep\(0) => \ParamAddressReg_DP_reg[2]_rep\(0),
      \ParamAddressReg_DP_reg[2]_rep_0\(0) => \ParamAddressReg_DP_reg[2]_rep_0\(0),
      \ParamAddressReg_DP_reg[2]_rep__0\ => \ParamAddressReg_DP_reg[2]_rep__0\,
      \ParamAddressReg_DP_reg[2]_rep__0_0\(0) => \ParamAddressReg_DP_reg[2]_rep__0_0\(0),
      \ParamAddressReg_DP_reg[2]_rep__0_1\(0) => \ParamAddressReg_DP_reg[2]_rep__0_1\(0),
      \ParamAddressReg_DP_reg[3]\(0) => \ParamAddressReg_DP_reg[3]\(0),
      \ParamAddressReg_DP_reg[3]_0\(0) => \ParamAddressReg_DP_reg[3]_0\(0),
      \ParamAddressReg_DP_reg[3]_1\(0) => \ParamAddressReg_DP_reg[3]_1\(0),
      \ParamAddressReg_DP_reg[3]_2\(0) => \ParamAddressReg_DP_reg[3]_2\(0),
      \ParamAddressReg_DP_reg[3]_3\(0) => \ParamAddressReg_DP_reg[3]_3\(0),
      \ParamAddressReg_DP_reg[3]_4\(0) => \ParamAddressReg_DP_reg[3]_4\(0),
      \ParamAddressReg_DP_reg[4]\(0) => \ParamAddressReg_DP_reg[4]\(0),
      \ParamAddressReg_DP_reg[4]_0\(0) => \ParamAddressReg_DP_reg[4]_0\(0),
      \ParamAddressReg_DP_reg[4]_1\(0) => \ParamAddressReg_DP_reg[4]_1\(0),
      \ParamAddressReg_DP_reg[4]_2\(0) => \ParamAddressReg_DP_reg[4]_2\(0),
      \ParamAddressReg_DP_reg[4]_3\(0) => \ParamAddressReg_DP_reg[4]_3\(0),
      \ParamAddressReg_DP_reg[4]_4\(0) => \ParamAddressReg_DP_reg[4]_4\(0),
      \ParamAddressReg_DP_reg[4]_5\(3 downto 0) => \ParamAddressReg_DP_reg[4]_5\(3 downto 0),
      \ParamAddressReg_DP_reg[5]\(0) => \ParamAddressReg_DP_reg[5]\(0),
      \ParamAddressReg_DP_reg[5]_0\(0) => \ParamAddressReg_DP_reg[5]_0\(0),
      \ParamAddressReg_DP_reg[5]_1\(0) => \ParamAddressReg_DP_reg[5]_1\(0),
      \ParamAddressReg_DP_reg[5]_2\(0) => \ParamAddressReg_DP_reg[5]_2\(0),
      \ParamAddressReg_DP_reg[5]_3\(0) => \ParamAddressReg_DP_reg[5]_3\(0),
      \ParamAddressReg_DP_reg[5]_4\(0) => \ParamAddressReg_DP_reg[5]_4\(0),
      \ParamAddressReg_DP_reg[5]_5\(0) => \ParamAddressReg_DP_reg[5]_5\(0),
      \ParamAddressReg_DP_reg[5]_6\(0) => \ParamAddressReg_DP_reg[5]_6\(0),
      \ParamInput_DP_reg[0]\ => \ParamInput_DP_reg[0]\,
      \ParamInput_DP_reg[0]_0\ => \ParamInput_DP_reg[0]_0\,
      \ParamInput_DP_reg[0]_1\ => \ParamInput_DP_reg[0]_1\,
      \ParamInput_DP_reg[0]_2\ => \ParamInput_DP_reg[0]_2\,
      \ParamInput_DP_reg[0]_3\ => \ParamInput_DP_reg[0]_3\,
      \ParamInput_DP_reg[0]_4\ => \ParamInput_DP_reg[0]_4\,
      \ParamInput_DP_reg[0]_5\ => \ParamInput_DP_reg[0]_5\,
      \ParamInput_DP_reg[0]_6\ => \ParamInput_DP_reg[0]_6\,
      \ParamInput_DP_reg[0]_7\ => \ParamInput_DP_reg[0]_7\,
      \ParamInput_DP_reg[0]_8\ => \ParamInput_DP_reg[0]_8\,
      \ParamOutput_DP_reg[15]\(15 downto 0) => \ParamOutput_DP_reg[15]\(15 downto 0),
      \ParamOutput_DP_reg[3]\(3 downto 0) => \ParamOutput_DP_reg[3]\(3 downto 0),
      Q(8 downto 0) => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(8 downto 0),
      \SyncSignalSyncFF_S_reg_rep__21\(1) => \SyncSignalSyncFF_S_reg_rep__21\(0),
      \SyncSignalSyncFF_S_reg_rep__21\(0) => SyncSignalSyncFF_S_reg(0),
      \SyncSignalSyncFF_S_reg_rep__26\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__26\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__27\(0) => \SyncSignalSyncFF_S_reg_rep__27\(1),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[AEPdBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[AEPuXBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[AEPuYBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[AdcCompBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(8 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[AdcRefLow_D]\(8 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(8 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[BiasBuffer_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[DACBufBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[DiffBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[FalltimeBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[Gnd07_D]\(8 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[IFRefrBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[IFThrBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[LocalBufBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[OVG1Lo_D]\(8 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[OVG2Lo_D]\(8 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[OffBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[OnBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[PadFollBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[PixInvBn_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[PrBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[PrSFBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[RefrBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][14]\(14 downto 0) => \BiasConfigReg_DP_reg[RisetimeBp_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\(15 downto 0) => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(15 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][15]\(15) => \^q\(0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][15]\(14 downto 0) => \BiasConfigReg_DP_reg[SSP_D]\(14 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][8]\(8 downto 0) => \BiasConfigReg_DP_reg[vADCTest_D]\(8 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[AnalogMux0_D]\(3 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[AnalogMux1_D]\(3 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[AnalogMux2_D]\(3 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[BiasMux0_D]\(3 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[DigitalMux0_D]\(3 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[DigitalMux1_D]\(3 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[DigitalMux2_D]\(3 downto 0),
      \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D][3]\(3 downto 0) => \ChipConfigReg_DP_reg[DigitalMux3_D]\(3 downto 0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPdBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuXBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AEPuYBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcCompBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefHigh_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[AdcRefLow_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsCasBpc_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ApsROSFBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayBiasBufferBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ArrayLogicBufferBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[BiasBuffer_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DACBufBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[DiffBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[FalltimeBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[Gnd07_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFRefrBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[IFThrBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LcolTimeoutBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[LocalBufBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG1Lo_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OVG2Lo_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OffBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[OnBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PadFollBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PixInvBn_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[PrSFBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[ReadoutBufBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RefrBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[RisetimeBp_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(15),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][15]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSN_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][10]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][11]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][12]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][13]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][14]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(15),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][15]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[SSP_D_n_0_][9]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[TX2OVG2Hi_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][4]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][5]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][6]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][7]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(1),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg2_D_reg[vADCTest_D_n_0_][8]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[AEPdBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPdBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[AEPuXBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuXBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[AEPuYBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AEPuYBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[AdcCompBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcCompBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefHigh_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefHigh_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[AdcRefLow_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[AdcRefLow_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[ApsCasBpc_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsCasBpc_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ApsROSFBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ApsROSFBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayBiasBufferBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ArrayLogicBufferBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[BiasBuffer_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[BiasBuffer_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[DACBufBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DACBufBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[DiffBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[DiffBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[FalltimeBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[FalltimeBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[Gnd07_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[Gnd07_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFRefrBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFRefrBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[IFThrBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[IFThrBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[LcolTimeoutBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[LocalBufBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LocalBufBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG1Lo_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG1Lo_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[OVG2Lo_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OVG2Lo_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[OffBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OffBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[OnBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[OnBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PadFollBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PixInvBn_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PixInvBn_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[PrBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[PrSFBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PrSFBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \BiasConfigReg_DP_reg[ReadoutBufBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[ReadoutBufBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RefrBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RefrBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(0),
      D => \BiasConfigReg_DP_reg[RisetimeBp_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[RisetimeBp_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(15),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(15)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^davisrgbchipbias.timingreg2support.davisrgbbiasconfigreg_d_reg[ssn_d][15]_0\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(10),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(10)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(11),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(11)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(12),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(12)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(13),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(13)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(14),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(14)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \^q\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(15)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \BiasConfigReg_DP_reg[SSP_D]\(9),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSP_D]__0\(9)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[TX2OVG2Hi_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[TX2OVG2Hi_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(4),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(4)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(5),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(5)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(6),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(6)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(7),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(7)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__31\(1),
      D => \BiasConfigReg_DP_reg[vADCTest_D]\(8),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[vADCTest_D]__0\(8)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AERnArow_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AERnArow_S]__0\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AERnArow_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustOVG1Lo_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustOVG1Lo_S]__0\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustOVG1Lo_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustOVG2Lo_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustOVG2Lo_S]__0\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustOVG2Lo_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustTX2OVG2Hi_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustTX2OVG2Hi_S]__0\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AdjustTX2OVG2Hi_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux0_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux1_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[AnalogMux2_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[BiasMux0_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux0_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux1_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux2_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][0]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][1]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][2]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[DigitalMux3_D_n_0_][3]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[ResetCalibNeuron_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[ResetCalibNeuron_S]__0\,
      PRE => \SyncSignalSyncFF_S_reg_rep__8\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[ResetCalibNeuron_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[ResetTestPixel_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[ResetTestPixel_S]__0\,
      PRE => \SyncSignalSyncFF_S_reg_rep__8\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[ResetTestPixel_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[SelectGrayCounter_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[SelectGrayCounter_S]__0\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[SelectGrayCounter_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[TestADC_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[TestADC_S]__0\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[TestADC_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[TypeNCalibNeuron_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[TypeNCalibNeuron_S]__0\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[TypeNCalibNeuron_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[UseAOut_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[UseAOut_S]__0\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg2_D_reg[UseAOut_S_n_0_]\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AERnArow_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \^chipconfigreg_dp_reg[aernarow_s]\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AERnArow_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustOVG1Lo_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \^chipconfigreg_dp_reg[adjustovg1lo_s]\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustOVG1Lo_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustOVG2Lo_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^chipconfigreg_dp_reg[adjustovg2lo_s]\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustOVG2Lo_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustTX2OVG2Hi_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \^chipconfigreg_dp_reg[adjusttx2ovg2hi_s]\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AdjustTX2OVG2Hi_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux0_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux0_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux0_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux0_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux0_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[AnalogMux1_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[AnalogMux1_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[AnalogMux1_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[AnalogMux1_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux1_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux2_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux2_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux2_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[AnalogMux2_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[AnalogMux2_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[BiasMux0_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[BiasMux0_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[BiasMux0_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[BiasMux0_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[BiasMux0_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux0_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux0_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux0_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux0_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux0_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[DigitalMux1_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[DigitalMux1_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[DigitalMux1_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[DigitalMux1_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux1_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux2_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux2_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux2_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \ChipConfigReg_DP_reg[DigitalMux2_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux2_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[DigitalMux3_D]\(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\(0)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[DigitalMux3_D]\(1),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\(1)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[DigitalMux3_D]\(2),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\(2)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \ChipConfigReg_DP_reg[DigitalMux3_D]\(3),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[DigitalMux3_D]__0\(3)
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[ResetCalibNeuron_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \^chipconfigreg_dp_reg[resetcalibneuron_s]\,
      PRE => AR(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[ResetCalibNeuron_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[ResetTestPixel_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \^chipconfigreg_dp_reg[resettestpixel_s]\,
      PRE => AR(0),
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[ResetTestPixel_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[SelectGrayCounter_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \^chipconfigreg_dp_reg[selectgraycounter_s]\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[SelectGrayCounter_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[TestADC_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^chipconfigreg_dp_reg[testadc_s]\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[TestADC_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[TypeNCalibNeuron_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg(0),
      D => \^chipconfigreg_dp_reg[typencalibneuron_s]\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[TypeNCalibNeuron_S]__0\
    );
\davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[UseAOut_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \^chipconfigreg_dp_reg[useaout_s]\,
      Q => \davisRGBChipBias.timingReg2Support.DAVISrgbChipConfigReg_D_reg[UseAOut_S]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_testAERDVSSM is
  port (
    O258 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SPIOutputSRegMode_D_Debug : out STD_LOGIC_VECTOR ( 0 to 0 );
    SyncOutClock_CO : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    ConfigLatchInput_S_Debug : out STD_LOGIC;
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    SPIMISO_DZO : out STD_LOGIC;
    ParamOutput_DP_Debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SPIInputSRegMode_D_Debug : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SPIOutputSRegMode_D_Debug[2]\ : out STD_LOGIC;
    \SPIOutputSRegMode_D_Debug[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ReadOperationReg_SP_Debug : out STD_LOGIC;
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    DVSAERReq_ABI : in STD_LOGIC;
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Reset_RI : in STD_LOGIC;
    SPISlaveSelect_ABI : in STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_testAERDVSSM : entity is "testAERDVSSM";
end brd_testAERDVSSM_0_0_testAERDVSSM;

architecture STRUCTURE of brd_testAERDVSSM_0_0_testAERDVSSM is
  signal BiasConfigParamOutput_D : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BiasConfigReg_DP_reg[SSN_D]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \BiasConfigReg_DP_reg[SSP_D]\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ChipConfigParamOutput_D : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ChipConfigReg_DP_reg[AERnArow_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[ResetTestPixel_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[TestADC_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ : STD_LOGIC;
  signal \ChipConfigReg_DP_reg[UseAOut_S]\ : STD_LOGIC;
  signal ConfigParamAddress_D : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ConfigParamInput_D : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\ : STD_LOGIC;
  signal DVSAERConfigParamOutput_D : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DVSAERConfigReg_DP[AckDelayColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckDelayRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckExtensionColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckExtensionRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel1Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel1Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel3Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel3Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel4Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel4Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel5Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel5Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel6Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel6Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel7Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel7Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIEndColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIEndRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[Run_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlIn_S[ReadSide][Read_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlIn_S[WriteSide][Write_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ : STD_LOGIC;
  signal DVSAERFifoDataIn_D : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal DVSAERFifoDataOut_D : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal DeviceIsMasterBuffer_S : STD_LOGIC;
  signal DeviceIsMaster_S : STD_LOGIC;
  signal \In1Timestamp_S__0\ : STD_LOGIC;
  signal LogicReset_R : STD_LOGIC;
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9]\ : STD_LOGIC;
  signal MultiplexerConfigParamOutput_D : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\ : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[Run_S]__0\ : STD_LOGIC;
  signal NOTMultiplexerConfigReg_DRun_S : STD_LOGIC;
  signal Output_SO : STD_LOGIC;
  signal SPIClockEdgeDetectorReg_S : STD_LOGIC;
  signal SPIClockSync_C : STD_LOGIC;
  signal SPIMOSISync_D : STD_LOGIC;
  signal SPISlaveSelectSync_SB : STD_LOGIC;
  signal StateTimestampNext_DN : STD_LOGIC_VECTOR ( 1 to 1 );
  signal State_DP : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal SyncInClockSync_C : STD_LOGIC;
  signal SystemInfoConfigParamOutput_D : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal chipBiasSelector_n_10 : STD_LOGIC;
  signal chipBiasSelector_n_11 : STD_LOGIC;
  signal chipBiasSelector_n_12 : STD_LOGIC;
  signal chipBiasSelector_n_14 : STD_LOGIC;
  signal chipBiasSelector_n_15 : STD_LOGIC;
  signal chipBiasSelector_n_16 : STD_LOGIC;
  signal chipBiasSelector_n_17 : STD_LOGIC;
  signal chipBiasSelector_n_18 : STD_LOGIC;
  signal chipBiasSelector_n_19 : STD_LOGIC;
  signal chipBiasSelector_n_20 : STD_LOGIC;
  signal chipBiasSelector_n_21 : STD_LOGIC;
  signal chipBiasSelector_n_22 : STD_LOGIC;
  signal chipBiasSelector_n_23 : STD_LOGIC;
  signal chipBiasSelector_n_24 : STD_LOGIC;
  signal chipBiasSelector_n_25 : STD_LOGIC;
  signal chipBiasSelector_n_26 : STD_LOGIC;
  signal chipBiasSelector_n_27 : STD_LOGIC;
  signal chipBiasSelector_n_28 : STD_LOGIC;
  signal chipBiasSelector_n_29 : STD_LOGIC;
  signal chipBiasSelector_n_30 : STD_LOGIC;
  signal chipBiasSelector_n_31 : STD_LOGIC;
  signal chipBiasSelector_n_32 : STD_LOGIC;
  signal chipBiasSelector_n_33 : STD_LOGIC;
  signal chipBiasSelector_n_34 : STD_LOGIC;
  signal chipBiasSelector_n_35 : STD_LOGIC;
  signal chipBiasSelector_n_36 : STD_LOGIC;
  signal chipBiasSelector_n_37 : STD_LOGIC;
  signal chipBiasSelector_n_38 : STD_LOGIC;
  signal chipBiasSelector_n_39 : STD_LOGIC;
  signal chipBiasSelector_n_40 : STD_LOGIC;
  signal chipBiasSelector_n_41 : STD_LOGIC;
  signal chipBiasSelector_n_42 : STD_LOGIC;
  signal chipBiasSelector_n_43 : STD_LOGIC;
  signal chipBiasSelector_n_44 : STD_LOGIC;
  signal chipBiasSelector_n_45 : STD_LOGIC;
  signal chipBiasSelector_n_46 : STD_LOGIC;
  signal chipBiasSelector_n_47 : STD_LOGIC;
  signal chipBiasSelector_n_48 : STD_LOGIC;
  signal chipBiasSelector_n_49 : STD_LOGIC;
  signal chipBiasSelector_n_50 : STD_LOGIC;
  signal chipBiasSelector_n_51 : STD_LOGIC;
  signal chipBiasSelector_n_52 : STD_LOGIC;
  signal chipBiasSelector_n_53 : STD_LOGIC;
  signal chipBiasSelector_n_54 : STD_LOGIC;
  signal chipBiasSelector_n_55 : STD_LOGIC;
  signal chipBiasSelector_n_56 : STD_LOGIC;
  signal chipBiasSelector_n_57 : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ArrayBiasBufferBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ArrayLogicBufferBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[FalltimeBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[Gnd07_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OVG1Lo_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OVG2Lo_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[RisetimeBp_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[SSN_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[SSP_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[TX2OVG2Hi_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[vADCTest_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D]\ : STD_LOGIC;
  signal \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D]\ : STD_LOGIC;
  signal dvsAerFifo_n_0 : STD_LOGIC;
  signal dvsAerFifo_n_17 : STD_LOGIC;
  signal dvsAerSMTest_n_1 : STD_LOGIC;
  signal dvsAerSMTest_n_10 : STD_LOGIC;
  signal dvsAerSMTest_n_100 : STD_LOGIC;
  signal dvsAerSMTest_n_101 : STD_LOGIC;
  signal dvsAerSMTest_n_102 : STD_LOGIC;
  signal dvsAerSMTest_n_103 : STD_LOGIC;
  signal dvsAerSMTest_n_104 : STD_LOGIC;
  signal dvsAerSMTest_n_105 : STD_LOGIC;
  signal dvsAerSMTest_n_106 : STD_LOGIC;
  signal dvsAerSMTest_n_107 : STD_LOGIC;
  signal dvsAerSMTest_n_108 : STD_LOGIC;
  signal dvsAerSMTest_n_109 : STD_LOGIC;
  signal dvsAerSMTest_n_11 : STD_LOGIC;
  signal dvsAerSMTest_n_110 : STD_LOGIC;
  signal dvsAerSMTest_n_111 : STD_LOGIC;
  signal dvsAerSMTest_n_112 : STD_LOGIC;
  signal dvsAerSMTest_n_113 : STD_LOGIC;
  signal dvsAerSMTest_n_114 : STD_LOGIC;
  signal dvsAerSMTest_n_115 : STD_LOGIC;
  signal dvsAerSMTest_n_116 : STD_LOGIC;
  signal dvsAerSMTest_n_117 : STD_LOGIC;
  signal dvsAerSMTest_n_118 : STD_LOGIC;
  signal dvsAerSMTest_n_119 : STD_LOGIC;
  signal dvsAerSMTest_n_12 : STD_LOGIC;
  signal dvsAerSMTest_n_120 : STD_LOGIC;
  signal dvsAerSMTest_n_121 : STD_LOGIC;
  signal dvsAerSMTest_n_122 : STD_LOGIC;
  signal dvsAerSMTest_n_123 : STD_LOGIC;
  signal dvsAerSMTest_n_124 : STD_LOGIC;
  signal dvsAerSMTest_n_125 : STD_LOGIC;
  signal dvsAerSMTest_n_126 : STD_LOGIC;
  signal dvsAerSMTest_n_127 : STD_LOGIC;
  signal dvsAerSMTest_n_128 : STD_LOGIC;
  signal dvsAerSMTest_n_129 : STD_LOGIC;
  signal dvsAerSMTest_n_13 : STD_LOGIC;
  signal dvsAerSMTest_n_130 : STD_LOGIC;
  signal dvsAerSMTest_n_131 : STD_LOGIC;
  signal dvsAerSMTest_n_132 : STD_LOGIC;
  signal dvsAerSMTest_n_133 : STD_LOGIC;
  signal dvsAerSMTest_n_134 : STD_LOGIC;
  signal dvsAerSMTest_n_135 : STD_LOGIC;
  signal dvsAerSMTest_n_136 : STD_LOGIC;
  signal dvsAerSMTest_n_137 : STD_LOGIC;
  signal dvsAerSMTest_n_138 : STD_LOGIC;
  signal dvsAerSMTest_n_139 : STD_LOGIC;
  signal dvsAerSMTest_n_14 : STD_LOGIC;
  signal dvsAerSMTest_n_140 : STD_LOGIC;
  signal dvsAerSMTest_n_141 : STD_LOGIC;
  signal dvsAerSMTest_n_142 : STD_LOGIC;
  signal dvsAerSMTest_n_143 : STD_LOGIC;
  signal dvsAerSMTest_n_144 : STD_LOGIC;
  signal dvsAerSMTest_n_145 : STD_LOGIC;
  signal dvsAerSMTest_n_146 : STD_LOGIC;
  signal dvsAerSMTest_n_147 : STD_LOGIC;
  signal dvsAerSMTest_n_148 : STD_LOGIC;
  signal dvsAerSMTest_n_149 : STD_LOGIC;
  signal dvsAerSMTest_n_15 : STD_LOGIC;
  signal dvsAerSMTest_n_150 : STD_LOGIC;
  signal dvsAerSMTest_n_151 : STD_LOGIC;
  signal dvsAerSMTest_n_152 : STD_LOGIC;
  signal dvsAerSMTest_n_153 : STD_LOGIC;
  signal dvsAerSMTest_n_154 : STD_LOGIC;
  signal dvsAerSMTest_n_155 : STD_LOGIC;
  signal dvsAerSMTest_n_156 : STD_LOGIC;
  signal dvsAerSMTest_n_157 : STD_LOGIC;
  signal dvsAerSMTest_n_158 : STD_LOGIC;
  signal dvsAerSMTest_n_159 : STD_LOGIC;
  signal dvsAerSMTest_n_16 : STD_LOGIC;
  signal dvsAerSMTest_n_160 : STD_LOGIC;
  signal dvsAerSMTest_n_161 : STD_LOGIC;
  signal dvsAerSMTest_n_162 : STD_LOGIC;
  signal dvsAerSMTest_n_17 : STD_LOGIC;
  signal dvsAerSMTest_n_18 : STD_LOGIC;
  signal dvsAerSMTest_n_19 : STD_LOGIC;
  signal dvsAerSMTest_n_20 : STD_LOGIC;
  signal dvsAerSMTest_n_21 : STD_LOGIC;
  signal dvsAerSMTest_n_22 : STD_LOGIC;
  signal dvsAerSMTest_n_23 : STD_LOGIC;
  signal dvsAerSMTest_n_24 : STD_LOGIC;
  signal dvsAerSMTest_n_25 : STD_LOGIC;
  signal dvsAerSMTest_n_26 : STD_LOGIC;
  signal dvsAerSMTest_n_27 : STD_LOGIC;
  signal dvsAerSMTest_n_28 : STD_LOGIC;
  signal dvsAerSMTest_n_29 : STD_LOGIC;
  signal dvsAerSMTest_n_3 : STD_LOGIC;
  signal dvsAerSMTest_n_30 : STD_LOGIC;
  signal dvsAerSMTest_n_31 : STD_LOGIC;
  signal dvsAerSMTest_n_32 : STD_LOGIC;
  signal dvsAerSMTest_n_33 : STD_LOGIC;
  signal dvsAerSMTest_n_34 : STD_LOGIC;
  signal dvsAerSMTest_n_35 : STD_LOGIC;
  signal dvsAerSMTest_n_36 : STD_LOGIC;
  signal dvsAerSMTest_n_37 : STD_LOGIC;
  signal dvsAerSMTest_n_38 : STD_LOGIC;
  signal dvsAerSMTest_n_39 : STD_LOGIC;
  signal dvsAerSMTest_n_4 : STD_LOGIC;
  signal dvsAerSMTest_n_40 : STD_LOGIC;
  signal dvsAerSMTest_n_41 : STD_LOGIC;
  signal dvsAerSMTest_n_42 : STD_LOGIC;
  signal dvsAerSMTest_n_43 : STD_LOGIC;
  signal dvsAerSMTest_n_44 : STD_LOGIC;
  signal dvsAerSMTest_n_45 : STD_LOGIC;
  signal dvsAerSMTest_n_46 : STD_LOGIC;
  signal dvsAerSMTest_n_47 : STD_LOGIC;
  signal dvsAerSMTest_n_48 : STD_LOGIC;
  signal dvsAerSMTest_n_49 : STD_LOGIC;
  signal dvsAerSMTest_n_5 : STD_LOGIC;
  signal dvsAerSMTest_n_50 : STD_LOGIC;
  signal dvsAerSMTest_n_51 : STD_LOGIC;
  signal dvsAerSMTest_n_52 : STD_LOGIC;
  signal dvsAerSMTest_n_53 : STD_LOGIC;
  signal dvsAerSMTest_n_54 : STD_LOGIC;
  signal dvsAerSMTest_n_55 : STD_LOGIC;
  signal dvsAerSMTest_n_56 : STD_LOGIC;
  signal dvsAerSMTest_n_57 : STD_LOGIC;
  signal dvsAerSMTest_n_58 : STD_LOGIC;
  signal dvsAerSMTest_n_59 : STD_LOGIC;
  signal dvsAerSMTest_n_6 : STD_LOGIC;
  signal dvsAerSMTest_n_60 : STD_LOGIC;
  signal dvsAerSMTest_n_61 : STD_LOGIC;
  signal dvsAerSMTest_n_62 : STD_LOGIC;
  signal dvsAerSMTest_n_63 : STD_LOGIC;
  signal dvsAerSMTest_n_64 : STD_LOGIC;
  signal dvsAerSMTest_n_65 : STD_LOGIC;
  signal dvsAerSMTest_n_66 : STD_LOGIC;
  signal dvsAerSMTest_n_67 : STD_LOGIC;
  signal dvsAerSMTest_n_68 : STD_LOGIC;
  signal dvsAerSMTest_n_69 : STD_LOGIC;
  signal dvsAerSMTest_n_7 : STD_LOGIC;
  signal dvsAerSMTest_n_70 : STD_LOGIC;
  signal dvsAerSMTest_n_71 : STD_LOGIC;
  signal dvsAerSMTest_n_72 : STD_LOGIC;
  signal dvsAerSMTest_n_73 : STD_LOGIC;
  signal dvsAerSMTest_n_74 : STD_LOGIC;
  signal dvsAerSMTest_n_75 : STD_LOGIC;
  signal dvsAerSMTest_n_76 : STD_LOGIC;
  signal dvsAerSMTest_n_77 : STD_LOGIC;
  signal dvsAerSMTest_n_78 : STD_LOGIC;
  signal dvsAerSMTest_n_79 : STD_LOGIC;
  signal dvsAerSMTest_n_8 : STD_LOGIC;
  signal dvsAerSMTest_n_80 : STD_LOGIC;
  signal dvsAerSMTest_n_81 : STD_LOGIC;
  signal dvsAerSMTest_n_82 : STD_LOGIC;
  signal dvsAerSMTest_n_83 : STD_LOGIC;
  signal dvsAerSMTest_n_84 : STD_LOGIC;
  signal dvsAerSMTest_n_85 : STD_LOGIC;
  signal dvsAerSMTest_n_86 : STD_LOGIC;
  signal dvsAerSMTest_n_87 : STD_LOGIC;
  signal dvsAerSMTest_n_88 : STD_LOGIC;
  signal dvsAerSMTest_n_89 : STD_LOGIC;
  signal dvsAerSMTest_n_9 : STD_LOGIC;
  signal dvsAerSMTest_n_90 : STD_LOGIC;
  signal dvsAerSMTest_n_91 : STD_LOGIC;
  signal dvsAerSMTest_n_92 : STD_LOGIC;
  signal dvsAerSMTest_n_93 : STD_LOGIC;
  signal dvsAerSMTest_n_94 : STD_LOGIC;
  signal dvsAerSMTest_n_95 : STD_LOGIC;
  signal dvsAerSMTest_n_96 : STD_LOGIC;
  signal dvsAerSMTest_n_97 : STD_LOGIC;
  signal dvsAerSMTest_n_98 : STD_LOGIC;
  signal dvsAerSMTest_n_99 : STD_LOGIC;
  signal dvsaerSPIConfig_n_0 : STD_LOGIC;
  signal dvsaerSPIConfig_n_1 : STD_LOGIC;
  signal dvsaerSPIConfig_n_10 : STD_LOGIC;
  signal dvsaerSPIConfig_n_11 : STD_LOGIC;
  signal dvsaerSPIConfig_n_12 : STD_LOGIC;
  signal dvsaerSPIConfig_n_13 : STD_LOGIC;
  signal dvsaerSPIConfig_n_14 : STD_LOGIC;
  signal dvsaerSPIConfig_n_15 : STD_LOGIC;
  signal dvsaerSPIConfig_n_16 : STD_LOGIC;
  signal dvsaerSPIConfig_n_17 : STD_LOGIC;
  signal dvsaerSPIConfig_n_18 : STD_LOGIC;
  signal dvsaerSPIConfig_n_19 : STD_LOGIC;
  signal dvsaerSPIConfig_n_2 : STD_LOGIC;
  signal dvsaerSPIConfig_n_20 : STD_LOGIC;
  signal dvsaerSPIConfig_n_21 : STD_LOGIC;
  signal dvsaerSPIConfig_n_22 : STD_LOGIC;
  signal dvsaerSPIConfig_n_23 : STD_LOGIC;
  signal dvsaerSPIConfig_n_24 : STD_LOGIC;
  signal dvsaerSPIConfig_n_25 : STD_LOGIC;
  signal dvsaerSPIConfig_n_26 : STD_LOGIC;
  signal dvsaerSPIConfig_n_27 : STD_LOGIC;
  signal dvsaerSPIConfig_n_28 : STD_LOGIC;
  signal dvsaerSPIConfig_n_29 : STD_LOGIC;
  signal dvsaerSPIConfig_n_3 : STD_LOGIC;
  signal dvsaerSPIConfig_n_30 : STD_LOGIC;
  signal dvsaerSPIConfig_n_31 : STD_LOGIC;
  signal dvsaerSPIConfig_n_32 : STD_LOGIC;
  signal dvsaerSPIConfig_n_33 : STD_LOGIC;
  signal dvsaerSPIConfig_n_34 : STD_LOGIC;
  signal dvsaerSPIConfig_n_35 : STD_LOGIC;
  signal dvsaerSPIConfig_n_36 : STD_LOGIC;
  signal dvsaerSPIConfig_n_37 : STD_LOGIC;
  signal dvsaerSPIConfig_n_38 : STD_LOGIC;
  signal dvsaerSPIConfig_n_39 : STD_LOGIC;
  signal dvsaerSPIConfig_n_4 : STD_LOGIC;
  signal dvsaerSPIConfig_n_40 : STD_LOGIC;
  signal dvsaerSPIConfig_n_41 : STD_LOGIC;
  signal dvsaerSPIConfig_n_42 : STD_LOGIC;
  signal dvsaerSPIConfig_n_43 : STD_LOGIC;
  signal dvsaerSPIConfig_n_44 : STD_LOGIC;
  signal dvsaerSPIConfig_n_45 : STD_LOGIC;
  signal dvsaerSPIConfig_n_46 : STD_LOGIC;
  signal dvsaerSPIConfig_n_47 : STD_LOGIC;
  signal dvsaerSPIConfig_n_5 : STD_LOGIC;
  signal dvsaerSPIConfig_n_6 : STD_LOGIC;
  signal dvsaerSPIConfig_n_7 : STD_LOGIC;
  signal dvsaerSPIConfig_n_8 : STD_LOGIC;
  signal dvsaerSPIConfig_n_9 : STD_LOGIC;
  signal logiecResetSync_n_0 : STD_LOGIC;
  signal logiecResetSync_n_10 : STD_LOGIC;
  signal logiecResetSync_n_11 : STD_LOGIC;
  signal logiecResetSync_n_12 : STD_LOGIC;
  signal logiecResetSync_n_13 : STD_LOGIC;
  signal logiecResetSync_n_14 : STD_LOGIC;
  signal logiecResetSync_n_15 : STD_LOGIC;
  signal logiecResetSync_n_16 : STD_LOGIC;
  signal logiecResetSync_n_17 : STD_LOGIC;
  signal logiecResetSync_n_18 : STD_LOGIC;
  signal logiecResetSync_n_19 : STD_LOGIC;
  signal logiecResetSync_n_2 : STD_LOGIC;
  signal logiecResetSync_n_20 : STD_LOGIC;
  signal logiecResetSync_n_21 : STD_LOGIC;
  signal logiecResetSync_n_22 : STD_LOGIC;
  signal logiecResetSync_n_23 : STD_LOGIC;
  signal logiecResetSync_n_24 : STD_LOGIC;
  signal logiecResetSync_n_25 : STD_LOGIC;
  signal logiecResetSync_n_26 : STD_LOGIC;
  signal logiecResetSync_n_27 : STD_LOGIC;
  signal logiecResetSync_n_28 : STD_LOGIC;
  signal logiecResetSync_n_29 : STD_LOGIC;
  signal logiecResetSync_n_3 : STD_LOGIC;
  signal logiecResetSync_n_30 : STD_LOGIC;
  signal logiecResetSync_n_31 : STD_LOGIC;
  signal logiecResetSync_n_32 : STD_LOGIC;
  signal logiecResetSync_n_33 : STD_LOGIC;
  signal logiecResetSync_n_34 : STD_LOGIC;
  signal logiecResetSync_n_35 : STD_LOGIC;
  signal logiecResetSync_n_4 : STD_LOGIC;
  signal logiecResetSync_n_5 : STD_LOGIC;
  signal logiecResetSync_n_6 : STD_LOGIC;
  signal logiecResetSync_n_7 : STD_LOGIC;
  signal logiecResetSync_n_8 : STD_LOGIC;
  signal logiecResetSync_n_9 : STD_LOGIC;
  signal multiplexerSM_n_182 : STD_LOGIC;
  signal multiplexerSM_n_183 : STD_LOGIC;
  signal multiplexerSM_n_184 : STD_LOGIC;
  signal multiplexerSM_n_185 : STD_LOGIC;
  signal multiplexerSM_n_186 : STD_LOGIC;
  signal multiplexerSPIConfig_n_0 : STD_LOGIC;
  signal multiplexerSPIConfig_n_1 : STD_LOGIC;
  signal multiplexerSPIConfig_n_2 : STD_LOGIC;
  signal multiplexerSPIConfig_n_3 : STD_LOGIC;
  signal multiplexerSPIConfig_n_4 : STD_LOGIC;
  signal multiplexerSPIConfig_n_5 : STD_LOGIC;
  signal multiplexerSPIConfig_n_6 : STD_LOGIC;
  signal multiplexerSPIConfig_n_7 : STD_LOGIC;
  signal multiplexerSPIConfig_n_8 : STD_LOGIC;
  signal multiplexerSPIConfig_n_9 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal spiConfiguration_n_0 : STD_LOGIC;
  signal spiConfiguration_n_1 : STD_LOGIC;
  signal spiConfiguration_n_100 : STD_LOGIC;
  signal spiConfiguration_n_101 : STD_LOGIC;
  signal spiConfiguration_n_102 : STD_LOGIC;
  signal spiConfiguration_n_103 : STD_LOGIC;
  signal spiConfiguration_n_104 : STD_LOGIC;
  signal spiConfiguration_n_105 : STD_LOGIC;
  signal spiConfiguration_n_106 : STD_LOGIC;
  signal spiConfiguration_n_107 : STD_LOGIC;
  signal spiConfiguration_n_108 : STD_LOGIC;
  signal spiConfiguration_n_109 : STD_LOGIC;
  signal spiConfiguration_n_110 : STD_LOGIC;
  signal spiConfiguration_n_111 : STD_LOGIC;
  signal spiConfiguration_n_112 : STD_LOGIC;
  signal spiConfiguration_n_113 : STD_LOGIC;
  signal spiConfiguration_n_13 : STD_LOGIC;
  signal spiConfiguration_n_134 : STD_LOGIC;
  signal spiConfiguration_n_138 : STD_LOGIC;
  signal spiConfiguration_n_139 : STD_LOGIC;
  signal spiConfiguration_n_14 : STD_LOGIC;
  signal spiConfiguration_n_140 : STD_LOGIC;
  signal spiConfiguration_n_141 : STD_LOGIC;
  signal spiConfiguration_n_15 : STD_LOGIC;
  signal spiConfiguration_n_16 : STD_LOGIC;
  signal spiConfiguration_n_17 : STD_LOGIC;
  signal spiConfiguration_n_18 : STD_LOGIC;
  signal spiConfiguration_n_19 : STD_LOGIC;
  signal spiConfiguration_n_196 : STD_LOGIC;
  signal spiConfiguration_n_197 : STD_LOGIC;
  signal spiConfiguration_n_198 : STD_LOGIC;
  signal spiConfiguration_n_199 : STD_LOGIC;
  signal spiConfiguration_n_200 : STD_LOGIC;
  signal spiConfiguration_n_201 : STD_LOGIC;
  signal spiConfiguration_n_202 : STD_LOGIC;
  signal spiConfiguration_n_203 : STD_LOGIC;
  signal spiConfiguration_n_204 : STD_LOGIC;
  signal spiConfiguration_n_205 : STD_LOGIC;
  signal spiConfiguration_n_206 : STD_LOGIC;
  signal spiConfiguration_n_207 : STD_LOGIC;
  signal spiConfiguration_n_208 : STD_LOGIC;
  signal spiConfiguration_n_209 : STD_LOGIC;
  signal spiConfiguration_n_210 : STD_LOGIC;
  signal spiConfiguration_n_211 : STD_LOGIC;
  signal spiConfiguration_n_233 : STD_LOGIC;
  signal spiConfiguration_n_234 : STD_LOGIC;
  signal spiConfiguration_n_235 : STD_LOGIC;
  signal spiConfiguration_n_236 : STD_LOGIC;
  signal spiConfiguration_n_237 : STD_LOGIC;
  signal spiConfiguration_n_238 : STD_LOGIC;
  signal spiConfiguration_n_239 : STD_LOGIC;
  signal spiConfiguration_n_240 : STD_LOGIC;
  signal spiConfiguration_n_241 : STD_LOGIC;
  signal spiConfiguration_n_242 : STD_LOGIC;
  signal spiConfiguration_n_243 : STD_LOGIC;
  signal spiConfiguration_n_244 : STD_LOGIC;
  signal spiConfiguration_n_245 : STD_LOGIC;
  signal spiConfiguration_n_246 : STD_LOGIC;
  signal spiConfiguration_n_26 : STD_LOGIC;
  signal spiConfiguration_n_27 : STD_LOGIC;
  signal spiConfiguration_n_28 : STD_LOGIC;
  signal spiConfiguration_n_29 : STD_LOGIC;
  signal spiConfiguration_n_30 : STD_LOGIC;
  signal spiConfiguration_n_31 : STD_LOGIC;
  signal spiConfiguration_n_32 : STD_LOGIC;
  signal spiConfiguration_n_33 : STD_LOGIC;
  signal spiConfiguration_n_34 : STD_LOGIC;
  signal spiConfiguration_n_35 : STD_LOGIC;
  signal spiConfiguration_n_36 : STD_LOGIC;
  signal spiConfiguration_n_37 : STD_LOGIC;
  signal spiConfiguration_n_38 : STD_LOGIC;
  signal spiConfiguration_n_39 : STD_LOGIC;
  signal spiConfiguration_n_40 : STD_LOGIC;
  signal spiConfiguration_n_41 : STD_LOGIC;
  signal spiConfiguration_n_42 : STD_LOGIC;
  signal spiConfiguration_n_43 : STD_LOGIC;
  signal spiConfiguration_n_44 : STD_LOGIC;
  signal spiConfiguration_n_45 : STD_LOGIC;
  signal spiConfiguration_n_46 : STD_LOGIC;
  signal spiConfiguration_n_47 : STD_LOGIC;
  signal spiConfiguration_n_48 : STD_LOGIC;
  signal spiConfiguration_n_49 : STD_LOGIC;
  signal spiConfiguration_n_50 : STD_LOGIC;
  signal spiConfiguration_n_51 : STD_LOGIC;
  signal spiConfiguration_n_52 : STD_LOGIC;
  signal spiConfiguration_n_53 : STD_LOGIC;
  signal spiConfiguration_n_54 : STD_LOGIC;
  signal spiConfiguration_n_55 : STD_LOGIC;
  signal spiConfiguration_n_56 : STD_LOGIC;
  signal spiConfiguration_n_57 : STD_LOGIC;
  signal spiConfiguration_n_58 : STD_LOGIC;
  signal spiConfiguration_n_7 : STD_LOGIC;
  signal spiConfiguration_n_75 : STD_LOGIC;
  signal spiConfiguration_n_76 : STD_LOGIC;
  signal spiConfiguration_n_77 : STD_LOGIC;
  signal spiConfiguration_n_78 : STD_LOGIC;
  signal spiConfiguration_n_79 : STD_LOGIC;
  signal spiConfiguration_n_8 : STD_LOGIC;
  signal spiConfiguration_n_80 : STD_LOGIC;
  signal spiConfiguration_n_81 : STD_LOGIC;
  signal spiConfiguration_n_82 : STD_LOGIC;
  signal spiConfiguration_n_83 : STD_LOGIC;
  signal spiConfiguration_n_84 : STD_LOGIC;
  signal spiConfiguration_n_85 : STD_LOGIC;
  signal spiConfiguration_n_86 : STD_LOGIC;
  signal spiConfiguration_n_87 : STD_LOGIC;
  signal spiConfiguration_n_88 : STD_LOGIC;
  signal spiConfiguration_n_89 : STD_LOGIC;
  signal spiConfiguration_n_90 : STD_LOGIC;
  signal spiConfiguration_n_91 : STD_LOGIC;
  signal spiConfiguration_n_92 : STD_LOGIC;
  signal spiConfiguration_n_93 : STD_LOGIC;
  signal spiConfiguration_n_94 : STD_LOGIC;
  signal spiConfiguration_n_95 : STD_LOGIC;
  signal spiConfiguration_n_96 : STD_LOGIC;
  signal spiConfiguration_n_97 : STD_LOGIC;
  signal spiConfiguration_n_98 : STD_LOGIC;
  signal spiConfiguration_n_99 : STD_LOGIC;
begin
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_19,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_20,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(9)
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_27,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_26,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\
    );
In1Timestamp_S: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => DVSAERFifoDataOut_D(12),
      I1 => DVSAERFifoDataOut_D(14),
      I2 => DVSAERFifoDataOut_D(13),
      O => \In1Timestamp_S__0\
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(9)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(9)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_23,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(9)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_21,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_22,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(9)
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_24,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_25,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_18,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9]\
    );
\MultiplexerConfigReg2_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_17,
      D => \MultiplexerConfigReg_D_reg[Run_S]__0\,
      Q => \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\
    );
\MultiplexerConfigReg_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_17,
      D => '1',
      Q => \MultiplexerConfigReg_D_reg[Run_S]__0\
    );
chipBiasSelector: entity work.brd_testAERDVSSM_0_0_ChipBiasSelector
     port map (
      AR(1) => logiecResetSync_n_32,
      AR(0) => logiecResetSync_n_33,
      \BiasOutput_DP_reg[0]\ => chipBiasSelector_n_10,
      \BiasOutput_DP_reg[0]_0\ => chipBiasSelector_n_11,
      \BiasOutput_DP_reg[0]_1\ => chipBiasSelector_n_12,
      \BiasOutput_DP_reg[10]\ => chipBiasSelector_n_40,
      \BiasOutput_DP_reg[10]_0\ => chipBiasSelector_n_41,
      \BiasOutput_DP_reg[11]\ => chipBiasSelector_n_42,
      \BiasOutput_DP_reg[11]_0\ => chipBiasSelector_n_43,
      \BiasOutput_DP_reg[12]\ => chipBiasSelector_n_44,
      \BiasOutput_DP_reg[12]_0\ => chipBiasSelector_n_45,
      \BiasOutput_DP_reg[13]\ => chipBiasSelector_n_46,
      \BiasOutput_DP_reg[13]_0\ => chipBiasSelector_n_47,
      \BiasOutput_DP_reg[14]\ => chipBiasSelector_n_48,
      \BiasOutput_DP_reg[14]_0\ => chipBiasSelector_n_49,
      \BiasOutput_DP_reg[1]\ => chipBiasSelector_n_14,
      \BiasOutput_DP_reg[1]_0\ => chipBiasSelector_n_15,
      \BiasOutput_DP_reg[1]_1\ => chipBiasSelector_n_16,
      \BiasOutput_DP_reg[2]\ => chipBiasSelector_n_17,
      \BiasOutput_DP_reg[2]_0\ => chipBiasSelector_n_18,
      \BiasOutput_DP_reg[2]_1\ => chipBiasSelector_n_19,
      \BiasOutput_DP_reg[3]\ => chipBiasSelector_n_20,
      \BiasOutput_DP_reg[3]_0\ => chipBiasSelector_n_21,
      \BiasOutput_DP_reg[3]_1\ => chipBiasSelector_n_22,
      \BiasOutput_DP_reg[4]\ => chipBiasSelector_n_23,
      \BiasOutput_DP_reg[4]_0\ => chipBiasSelector_n_24,
      \BiasOutput_DP_reg[4]_1\ => chipBiasSelector_n_25,
      \BiasOutput_DP_reg[5]\ => chipBiasSelector_n_26,
      \BiasOutput_DP_reg[5]_0\ => chipBiasSelector_n_27,
      \BiasOutput_DP_reg[5]_1\ => chipBiasSelector_n_28,
      \BiasOutput_DP_reg[6]\ => chipBiasSelector_n_29,
      \BiasOutput_DP_reg[6]_0\ => chipBiasSelector_n_30,
      \BiasOutput_DP_reg[6]_1\ => chipBiasSelector_n_31,
      \BiasOutput_DP_reg[7]\ => chipBiasSelector_n_32,
      \BiasOutput_DP_reg[7]_0\ => chipBiasSelector_n_33,
      \BiasOutput_DP_reg[7]_1\ => chipBiasSelector_n_34,
      \BiasOutput_DP_reg[8]\ => chipBiasSelector_n_35,
      \BiasOutput_DP_reg[8]_0\ => chipBiasSelector_n_36,
      \BiasOutput_DP_reg[8]_1\ => chipBiasSelector_n_37,
      \BiasOutput_DP_reg[9]\ => chipBiasSelector_n_38,
      \BiasOutput_DP_reg[9]_0\ => chipBiasSelector_n_39,
      ChipBiasAddrSelect_SBO => ChipBiasAddrSelect_SBO,
      ChipBiasBitIn_DO => ChipBiasBitIn_DO,
      ChipBiasClock_CBO => ChipBiasClock_CBO,
      ChipBiasDiagSelect_SO => ChipBiasDiagSelect_SO,
      ChipBiasLatch_SBO => ChipBiasLatch_SBO,
      \ChipConfigReg_DP_reg[AERnArow_S]\ => \ChipConfigReg_DP_reg[AERnArow_S]\,
      \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ => \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\,
      \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ => \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\,
      \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ => \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\,
      \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ => \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\,
      \ChipConfigReg_DP_reg[ResetTestPixel_S]\ => \ChipConfigReg_DP_reg[ResetTestPixel_S]\,
      \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ => \ChipConfigReg_DP_reg[SelectGrayCounter_S]\,
      \ChipConfigReg_DP_reg[TestADC_S]\ => \ChipConfigReg_DP_reg[TestADC_S]\,
      \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ => \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\,
      \ChipConfigReg_DP_reg[UseAOut_S]\ => \ChipConfigReg_DP_reg[UseAOut_S]\,
      \ChipOutput_DP_reg[0]\ => chipBiasSelector_n_50,
      \ChipOutput_DP_reg[0]_0\ => chipBiasSelector_n_51,
      \ChipOutput_DP_reg[1]\ => chipBiasSelector_n_52,
      \ChipOutput_DP_reg[1]_0\ => chipBiasSelector_n_53,
      \ChipOutput_DP_reg[2]\ => chipBiasSelector_n_54,
      \ChipOutput_DP_reg[2]_0\ => chipBiasSelector_n_55,
      \ChipOutput_DP_reg[3]\ => chipBiasSelector_n_56,
      \ChipOutput_DP_reg[3]_0\ => chipBiasSelector_n_57,
      ConfigParamAddress_DO(1 downto 0) => ConfigParamAddress_D(4 downto 3),
      ConfigParamInput_DO(15 downto 0) => ConfigParamInput_D(15 downto 0),
      D(15) => spiConfiguration_n_196,
      D(14) => spiConfiguration_n_197,
      D(13) => spiConfiguration_n_198,
      D(12) => spiConfiguration_n_199,
      D(11) => spiConfiguration_n_200,
      D(10) => spiConfiguration_n_201,
      D(9) => spiConfiguration_n_202,
      D(8) => spiConfiguration_n_203,
      D(7) => spiConfiguration_n_204,
      D(6) => spiConfiguration_n_205,
      D(5) => spiConfiguration_n_206,
      D(4) => spiConfiguration_n_207,
      D(3) => spiConfiguration_n_208,
      D(2) => spiConfiguration_n_209,
      D(1) => spiConfiguration_n_210,
      D(0) => spiConfiguration_n_211,
      E(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]\,
      LogicClk_CI => LogicClk_CI,
      \ParamAddressReg_DP_reg[0]_rep__0\ => spiConfiguration_n_8,
      \ParamAddressReg_DP_reg[0]_rep__0_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D]\,
      \ParamAddressReg_DP_reg[0]_rep__0_1\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D]\,
      \ParamAddressReg_DP_reg[0]_rep__0_2\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D]\,
      \ParamAddressReg_DP_reg[0]_rep__0_3\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D]\,
      \ParamAddressReg_DP_reg[0]_rep__0_4\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D]\,
      \ParamAddressReg_DP_reg[0]_rep__1\ => spiConfiguration_n_18,
      \ParamAddressReg_DP_reg[1]_rep\ => spiConfiguration_n_15,
      \ParamAddressReg_DP_reg[1]_rep_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D]\,
      \ParamAddressReg_DP_reg[1]_rep_1\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0\ => spiConfiguration_n_7,
      \ParamAddressReg_DP_reg[1]_rep__0_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OVG1Lo_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_1\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_2\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_3\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_4\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_5\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ArrayLogicBufferBn_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_6\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_7\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_8\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0_9\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D]\,
      \ParamAddressReg_DP_reg[1]_rep__1\ => spiConfiguration_n_19,
      \ParamAddressReg_DP_reg[2]_rep\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D]\,
      \ParamAddressReg_DP_reg[2]_rep_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D]\,
      \ParamAddressReg_DP_reg[2]_rep__0\ => spiConfiguration_n_17,
      \ParamAddressReg_DP_reg[2]_rep__0_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OVG2Lo_D]\,
      \ParamAddressReg_DP_reg[2]_rep__0_1\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[TX2OVG2Hi_D]\,
      \ParamAddressReg_DP_reg[3]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[Gnd07_D]\,
      \ParamAddressReg_DP_reg[3]_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[vADCTest_D]\,
      \ParamAddressReg_DP_reg[3]_1\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D]\,
      \ParamAddressReg_DP_reg[3]_2\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[SSP_D]\,
      \ParamAddressReg_DP_reg[3]_3\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]\,
      \ParamAddressReg_DP_reg[3]_4\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D]\,
      \ParamAddressReg_DP_reg[4]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D]\,
      \ParamAddressReg_DP_reg[4]_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D]\,
      \ParamAddressReg_DP_reg[4]_1\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ArrayBiasBufferBn_D]\,
      \ParamAddressReg_DP_reg[4]_2\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[RisetimeBp_D]\,
      \ParamAddressReg_DP_reg[4]_3\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D]\,
      \ParamAddressReg_DP_reg[4]_4\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D]\,
      \ParamAddressReg_DP_reg[4]_5\(3) => spiConfiguration_n_233,
      \ParamAddressReg_DP_reg[4]_5\(2) => spiConfiguration_n_234,
      \ParamAddressReg_DP_reg[4]_5\(1) => spiConfiguration_n_235,
      \ParamAddressReg_DP_reg[4]_5\(0) => spiConfiguration_n_236,
      \ParamAddressReg_DP_reg[5]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D]\,
      \ParamAddressReg_DP_reg[5]_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D]\,
      \ParamAddressReg_DP_reg[5]_1\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D]\,
      \ParamAddressReg_DP_reg[5]_2\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D]\,
      \ParamAddressReg_DP_reg[5]_3\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[FalltimeBn_D]\,
      \ParamAddressReg_DP_reg[5]_4\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D]\,
      \ParamAddressReg_DP_reg[5]_5\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D]\,
      \ParamAddressReg_DP_reg[5]_6\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[SSN_D]\,
      \ParamInput_DP_reg[0]\ => spiConfiguration_n_239,
      \ParamInput_DP_reg[0]_0\ => spiConfiguration_n_240,
      \ParamInput_DP_reg[0]_1\ => spiConfiguration_n_241,
      \ParamInput_DP_reg[0]_2\ => spiConfiguration_n_242,
      \ParamInput_DP_reg[0]_3\ => spiConfiguration_n_243,
      \ParamInput_DP_reg[0]_4\ => spiConfiguration_n_237,
      \ParamInput_DP_reg[0]_5\ => spiConfiguration_n_244,
      \ParamInput_DP_reg[0]_6\ => spiConfiguration_n_245,
      \ParamInput_DP_reg[0]_7\ => spiConfiguration_n_246,
      \ParamInput_DP_reg[0]_8\ => spiConfiguration_n_238,
      \ParamOutput_DP_reg[15]\(15 downto 0) => BiasConfigParamOutput_D(15 downto 0),
      \ParamOutput_DP_reg[3]\(3 downto 0) => ChipConfigParamOutput_D(3 downto 0),
      Q(0) => \BiasConfigReg_DP_reg[SSP_D]\(15),
      SyncSignalSyncFF_S_reg(1) => LogicReset_R,
      SyncSignalSyncFF_S_reg(0) => logiecResetSync_n_2,
      SyncSignalSyncFF_S_reg_rep(1) => logiecResetSync_n_3,
      SyncSignalSyncFF_S_reg_rep(0) => logiecResetSync_n_4,
      \SyncSignalSyncFF_S_reg_rep__1\(1) => logiecResetSync_n_5,
      \SyncSignalSyncFF_S_reg_rep__1\(0) => logiecResetSync_n_6,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => logiecResetSync_n_14,
      \SyncSignalSyncFF_S_reg_rep__11\(0) => logiecResetSync_n_15,
      \SyncSignalSyncFF_S_reg_rep__12\(0) => logiecResetSync_n_16,
      \SyncSignalSyncFF_S_reg_rep__21\(0) => logiecResetSync_n_25,
      \SyncSignalSyncFF_S_reg_rep__26\(1) => logiecResetSync_n_28,
      \SyncSignalSyncFF_S_reg_rep__26\(0) => logiecResetSync_n_29,
      \SyncSignalSyncFF_S_reg_rep__27\(1) => logiecResetSync_n_30,
      \SyncSignalSyncFF_S_reg_rep__27\(0) => logiecResetSync_n_31,
      \SyncSignalSyncFF_S_reg_rep__3\(1) => logiecResetSync_n_7,
      \SyncSignalSyncFF_S_reg_rep__3\(0) => logiecResetSync_n_8,
      \SyncSignalSyncFF_S_reg_rep__31\(1) => logiecResetSync_n_34,
      \SyncSignalSyncFF_S_reg_rep__31\(0) => logiecResetSync_n_35,
      \SyncSignalSyncFF_S_reg_rep__5\(1) => logiecResetSync_n_9,
      \SyncSignalSyncFF_S_reg_rep__5\(0) => logiecResetSync_n_10,
      \SyncSignalSyncFF_S_reg_rep__8\(1) => logiecResetSync_n_11,
      \SyncSignalSyncFF_S_reg_rep__8\(0) => logiecResetSync_n_12,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => logiecResetSync_n_13,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[SSN_D][15]_0\(15 downto 0) => \BiasConfigReg_DP_reg[SSN_D]\(15 downto 0)
    );
deviceIsMasterBuffer: entity work.brd_testAERDVSSM_0_0_SimpleRegister
     port map (
      AR(0) => logiecResetSync_n_24,
      DeviceIsMaster_SO => DeviceIsMaster_S,
      LogicClk_CI => LogicClk_CI,
      O203(0) => DeviceIsMasterBuffer_S
    );
dvsAerFifo: entity work.brd_testAERDVSSM_0_0_FIFO
     port map (
      AR(0) => logiecResetSync_n_20,
      D(0) => StateTimestampNext_DN(1),
      \DVSAERFifoControlIn_S[ReadSide][Read_S]\ => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      \FifoControl_SI[WriteSide][Write_S]\ => \DVSAERFifoControlIn_S[WriteSide][Write_S]\,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      FifoData_DO(14 downto 0) => DVSAERFifoDataOut_D(14 downto 0),
      LogicClk_CI => LogicClk_CI,
      \OutFifoControl_SO[AlmostEmpty_S]\ => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      \OutFifoControl_SO[Empty_S]\ => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      OutFifoData_DO(10 downto 9) => DVSAERFifoDataIn_D(13 downto 12),
      OutFifoData_DO(8 downto 0) => DVSAERFifoDataIn_D(8 downto 0),
      Q(1) => State_DP(3),
      Q(0) => State_DP(1),
      \State_DP_reg[2]\ => dvsAerFifo_n_0,
      \State_DP_reg[2]_0\ => dvsAerFifo_n_17,
      \State_DP_reg[4]\ => multiplexerSM_n_182,
      \SyncSignalSyncFF_S_reg_rep__20\(0) => logiecResetSync_n_24
    );
dvsAerSMTest: entity work.brd_testAERDVSSM_0_0_DVSAERStateMachine
     port map (
      AR(0) => logiecResetSync_n_20,
      \Count_DP_reg[0]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      \Count_DP_reg[0]_0\(0) => multiplexerSM_n_184,
      \Count_DP_reg[0]_1\(0) => multiplexerSM_n_185,
      \Count_DP_reg[0]_2\(0) => multiplexerSM_n_186,
      \Count_DP_reg[11]\(3) => dvsAerSMTest_n_11,
      \Count_DP_reg[11]\(2) => dvsAerSMTest_n_12,
      \Count_DP_reg[11]\(1) => dvsAerSMTest_n_13,
      \Count_DP_reg[11]\(0) => dvsAerSMTest_n_14,
      \Count_DP_reg[11]_0\(3) => dvsAerSMTest_n_51,
      \Count_DP_reg[11]_0\(2) => dvsAerSMTest_n_52,
      \Count_DP_reg[11]_0\(1) => dvsAerSMTest_n_53,
      \Count_DP_reg[11]_0\(0) => dvsAerSMTest_n_54,
      \Count_DP_reg[11]_1\(3) => dvsAerSMTest_n_91,
      \Count_DP_reg[11]_1\(2) => dvsAerSMTest_n_92,
      \Count_DP_reg[11]_1\(1) => dvsAerSMTest_n_93,
      \Count_DP_reg[11]_1\(0) => dvsAerSMTest_n_94,
      \Count_DP_reg[11]_2\(3) => dvsAerSMTest_n_131,
      \Count_DP_reg[11]_2\(2) => dvsAerSMTest_n_132,
      \Count_DP_reg[11]_2\(1) => dvsAerSMTest_n_133,
      \Count_DP_reg[11]_2\(0) => dvsAerSMTest_n_134,
      \Count_DP_reg[15]\(3) => dvsAerSMTest_n_15,
      \Count_DP_reg[15]\(2) => dvsAerSMTest_n_16,
      \Count_DP_reg[15]\(1) => dvsAerSMTest_n_17,
      \Count_DP_reg[15]\(0) => dvsAerSMTest_n_18,
      \Count_DP_reg[15]_0\(3) => dvsAerSMTest_n_55,
      \Count_DP_reg[15]_0\(2) => dvsAerSMTest_n_56,
      \Count_DP_reg[15]_0\(1) => dvsAerSMTest_n_57,
      \Count_DP_reg[15]_0\(0) => dvsAerSMTest_n_58,
      \Count_DP_reg[15]_1\(3) => dvsAerSMTest_n_95,
      \Count_DP_reg[15]_1\(2) => dvsAerSMTest_n_96,
      \Count_DP_reg[15]_1\(1) => dvsAerSMTest_n_97,
      \Count_DP_reg[15]_1\(0) => dvsAerSMTest_n_98,
      \Count_DP_reg[15]_2\(3) => dvsAerSMTest_n_135,
      \Count_DP_reg[15]_2\(2) => dvsAerSMTest_n_136,
      \Count_DP_reg[15]_2\(1) => dvsAerSMTest_n_137,
      \Count_DP_reg[15]_2\(0) => dvsAerSMTest_n_138,
      \Count_DP_reg[19]\(3) => dvsAerSMTest_n_19,
      \Count_DP_reg[19]\(2) => dvsAerSMTest_n_20,
      \Count_DP_reg[19]\(1) => dvsAerSMTest_n_21,
      \Count_DP_reg[19]\(0) => dvsAerSMTest_n_22,
      \Count_DP_reg[19]_0\(3) => dvsAerSMTest_n_59,
      \Count_DP_reg[19]_0\(2) => dvsAerSMTest_n_60,
      \Count_DP_reg[19]_0\(1) => dvsAerSMTest_n_61,
      \Count_DP_reg[19]_0\(0) => dvsAerSMTest_n_62,
      \Count_DP_reg[19]_1\(3) => dvsAerSMTest_n_99,
      \Count_DP_reg[19]_1\(2) => dvsAerSMTest_n_100,
      \Count_DP_reg[19]_1\(1) => dvsAerSMTest_n_101,
      \Count_DP_reg[19]_1\(0) => dvsAerSMTest_n_102,
      \Count_DP_reg[19]_2\(3) => dvsAerSMTest_n_139,
      \Count_DP_reg[19]_2\(2) => dvsAerSMTest_n_140,
      \Count_DP_reg[19]_2\(1) => dvsAerSMTest_n_141,
      \Count_DP_reg[19]_2\(0) => dvsAerSMTest_n_142,
      \Count_DP_reg[23]\(3) => dvsAerSMTest_n_23,
      \Count_DP_reg[23]\(2) => dvsAerSMTest_n_24,
      \Count_DP_reg[23]\(1) => dvsAerSMTest_n_25,
      \Count_DP_reg[23]\(0) => dvsAerSMTest_n_26,
      \Count_DP_reg[23]_0\(3) => dvsAerSMTest_n_63,
      \Count_DP_reg[23]_0\(2) => dvsAerSMTest_n_64,
      \Count_DP_reg[23]_0\(1) => dvsAerSMTest_n_65,
      \Count_DP_reg[23]_0\(0) => dvsAerSMTest_n_66,
      \Count_DP_reg[23]_1\(3) => dvsAerSMTest_n_103,
      \Count_DP_reg[23]_1\(2) => dvsAerSMTest_n_104,
      \Count_DP_reg[23]_1\(1) => dvsAerSMTest_n_105,
      \Count_DP_reg[23]_1\(0) => dvsAerSMTest_n_106,
      \Count_DP_reg[23]_2\(3) => dvsAerSMTest_n_143,
      \Count_DP_reg[23]_2\(2) => dvsAerSMTest_n_144,
      \Count_DP_reg[23]_2\(1) => dvsAerSMTest_n_145,
      \Count_DP_reg[23]_2\(0) => dvsAerSMTest_n_146,
      \Count_DP_reg[27]\(3) => dvsAerSMTest_n_27,
      \Count_DP_reg[27]\(2) => dvsAerSMTest_n_28,
      \Count_DP_reg[27]\(1) => dvsAerSMTest_n_29,
      \Count_DP_reg[27]\(0) => dvsAerSMTest_n_30,
      \Count_DP_reg[27]_0\(3) => dvsAerSMTest_n_67,
      \Count_DP_reg[27]_0\(2) => dvsAerSMTest_n_68,
      \Count_DP_reg[27]_0\(1) => dvsAerSMTest_n_69,
      \Count_DP_reg[27]_0\(0) => dvsAerSMTest_n_70,
      \Count_DP_reg[27]_1\(3) => dvsAerSMTest_n_107,
      \Count_DP_reg[27]_1\(2) => dvsAerSMTest_n_108,
      \Count_DP_reg[27]_1\(1) => dvsAerSMTest_n_109,
      \Count_DP_reg[27]_1\(0) => dvsAerSMTest_n_110,
      \Count_DP_reg[27]_2\(3) => dvsAerSMTest_n_147,
      \Count_DP_reg[27]_2\(2) => dvsAerSMTest_n_148,
      \Count_DP_reg[27]_2\(1) => dvsAerSMTest_n_149,
      \Count_DP_reg[27]_2\(0) => dvsAerSMTest_n_150,
      \Count_DP_reg[31]\(3) => dvsAerSMTest_n_31,
      \Count_DP_reg[31]\(2) => dvsAerSMTest_n_32,
      \Count_DP_reg[31]\(1) => dvsAerSMTest_n_33,
      \Count_DP_reg[31]\(0) => dvsAerSMTest_n_34,
      \Count_DP_reg[31]_0\(3) => dvsAerSMTest_n_71,
      \Count_DP_reg[31]_0\(2) => dvsAerSMTest_n_72,
      \Count_DP_reg[31]_0\(1) => dvsAerSMTest_n_73,
      \Count_DP_reg[31]_0\(0) => dvsAerSMTest_n_74,
      \Count_DP_reg[31]_1\(3) => dvsAerSMTest_n_111,
      \Count_DP_reg[31]_1\(2) => dvsAerSMTest_n_112,
      \Count_DP_reg[31]_1\(1) => dvsAerSMTest_n_113,
      \Count_DP_reg[31]_1\(0) => dvsAerSMTest_n_114,
      \Count_DP_reg[31]_2\(3) => dvsAerSMTest_n_151,
      \Count_DP_reg[31]_2\(2) => dvsAerSMTest_n_152,
      \Count_DP_reg[31]_2\(1) => dvsAerSMTest_n_153,
      \Count_DP_reg[31]_2\(0) => dvsAerSMTest_n_154,
      \Count_DP_reg[35]\(3) => dvsAerSMTest_n_35,
      \Count_DP_reg[35]\(2) => dvsAerSMTest_n_36,
      \Count_DP_reg[35]\(1) => dvsAerSMTest_n_37,
      \Count_DP_reg[35]\(0) => dvsAerSMTest_n_38,
      \Count_DP_reg[35]_0\(3) => dvsAerSMTest_n_75,
      \Count_DP_reg[35]_0\(2) => dvsAerSMTest_n_76,
      \Count_DP_reg[35]_0\(1) => dvsAerSMTest_n_77,
      \Count_DP_reg[35]_0\(0) => dvsAerSMTest_n_78,
      \Count_DP_reg[35]_1\(3) => dvsAerSMTest_n_115,
      \Count_DP_reg[35]_1\(2) => dvsAerSMTest_n_116,
      \Count_DP_reg[35]_1\(1) => dvsAerSMTest_n_117,
      \Count_DP_reg[35]_1\(0) => dvsAerSMTest_n_118,
      \Count_DP_reg[35]_2\(3) => dvsAerSMTest_n_155,
      \Count_DP_reg[35]_2\(2) => dvsAerSMTest_n_156,
      \Count_DP_reg[35]_2\(1) => dvsAerSMTest_n_157,
      \Count_DP_reg[35]_2\(0) => dvsAerSMTest_n_158,
      \Count_DP_reg[39]\(3) => dvsAerSMTest_n_39,
      \Count_DP_reg[39]\(2) => dvsAerSMTest_n_40,
      \Count_DP_reg[39]\(1) => dvsAerSMTest_n_41,
      \Count_DP_reg[39]\(0) => dvsAerSMTest_n_42,
      \Count_DP_reg[39]_0\(3) => dvsAerSMTest_n_79,
      \Count_DP_reg[39]_0\(2) => dvsAerSMTest_n_80,
      \Count_DP_reg[39]_0\(1) => dvsAerSMTest_n_81,
      \Count_DP_reg[39]_0\(0) => dvsAerSMTest_n_82,
      \Count_DP_reg[39]_1\(3) => dvsAerSMTest_n_119,
      \Count_DP_reg[39]_1\(2) => dvsAerSMTest_n_120,
      \Count_DP_reg[39]_1\(1) => dvsAerSMTest_n_121,
      \Count_DP_reg[39]_1\(0) => dvsAerSMTest_n_122,
      \Count_DP_reg[39]_2\(3) => dvsAerSMTest_n_159,
      \Count_DP_reg[39]_2\(2) => dvsAerSMTest_n_160,
      \Count_DP_reg[39]_2\(1) => dvsAerSMTest_n_161,
      \Count_DP_reg[39]_2\(0) => dvsAerSMTest_n_162,
      \Count_DP_reg[39]_3\(38 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(39 downto 1),
      \Count_DP_reg[39]_4\(38 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(39 downto 1),
      \Count_DP_reg[39]_5\(38 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(39 downto 1),
      \Count_DP_reg[3]\ => dvsAerSMTest_n_1,
      \Count_DP_reg[3]_0\(3) => dvsAerSMTest_n_43,
      \Count_DP_reg[3]_0\(2) => dvsAerSMTest_n_44,
      \Count_DP_reg[3]_0\(1) => dvsAerSMTest_n_45,
      \Count_DP_reg[3]_0\(0) => dvsAerSMTest_n_46,
      \Count_DP_reg[3]_1\(3) => dvsAerSMTest_n_83,
      \Count_DP_reg[3]_1\(2) => dvsAerSMTest_n_84,
      \Count_DP_reg[3]_1\(1) => dvsAerSMTest_n_85,
      \Count_DP_reg[3]_1\(0) => dvsAerSMTest_n_86,
      \Count_DP_reg[3]_2\(3) => dvsAerSMTest_n_123,
      \Count_DP_reg[3]_2\(2) => dvsAerSMTest_n_124,
      \Count_DP_reg[3]_2\(1) => dvsAerSMTest_n_125,
      \Count_DP_reg[3]_2\(0) => dvsAerSMTest_n_126,
      \Count_DP_reg[7]\(3) => dvsAerSMTest_n_7,
      \Count_DP_reg[7]\(2) => dvsAerSMTest_n_8,
      \Count_DP_reg[7]\(1) => dvsAerSMTest_n_9,
      \Count_DP_reg[7]\(0) => dvsAerSMTest_n_10,
      \Count_DP_reg[7]_0\(3) => dvsAerSMTest_n_47,
      \Count_DP_reg[7]_0\(2) => dvsAerSMTest_n_48,
      \Count_DP_reg[7]_0\(1) => dvsAerSMTest_n_49,
      \Count_DP_reg[7]_0\(0) => dvsAerSMTest_n_50,
      \Count_DP_reg[7]_1\(3) => dvsAerSMTest_n_87,
      \Count_DP_reg[7]_1\(2) => dvsAerSMTest_n_88,
      \Count_DP_reg[7]_1\(1) => dvsAerSMTest_n_89,
      \Count_DP_reg[7]_1\(0) => dvsAerSMTest_n_90,
      \Count_DP_reg[7]_2\(3) => dvsAerSMTest_n_127,
      \Count_DP_reg[7]_2\(2) => dvsAerSMTest_n_128,
      \Count_DP_reg[7]_2\(1) => dvsAerSMTest_n_129,
      \Count_DP_reg[7]_2\(0) => dvsAerSMTest_n_130,
      D(38 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(39 downto 1),
      DVSAERAck_SBO => DVSAERAck_SBO,
      \DVSAERConfigInfoOut_DO[StatisticsEventsColumn_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(39 downto 0),
      \DVSAERConfigInfoOut_DO[StatisticsEventsDropped_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(39 downto 0),
      \DVSAERConfigInfoOut_DO[StatisticsEventsRow_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(39 downto 0),
      \DVSAERConfigInfoOut_DO[StatisticsFilteredPixels_D]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(39 downto 0),
      DVSAERData_AI(10 downto 0) => DVSAERData_AI(10 downto 0),
      DVSAERReq_ABI => DVSAERReq_ABI,
      DVSAERReset_SBO => DVSAERReset_SBO,
      \FifoControl_SI[WriteSide][Write_S]\ => \DVSAERFifoControlIn_S[WriteSide][Write_S]\,
      \FifoControl_SO[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      LogicClk_CI => LogicClk_CI,
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      O(3) => dvsAerSMTest_n_3,
      O(2) => dvsAerSMTest_n_4,
      O(1) => dvsAerSMTest_n_5,
      O(0) => dvsAerSMTest_n_6,
      O204 => \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\,
      Q(10 downto 9) => DVSAERFifoDataIn_D(13 downto 12),
      Q(8 downto 0) => DVSAERFifoDataIn_D(8 downto 0),
      S(0) => multiplexerSM_n_183,
      SyncReset_RO => LogicReset_R,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => logiecResetSync_n_17,
      \SyncSignalSyncFF_S_reg_rep__16\(0) => logiecResetSync_n_19,
      \SyncSignalSyncFF_S_reg_rep__17\(0) => logiecResetSync_n_21
    );
dvsaerSPIConfig: entity work.brd_testAERDVSSM_0_0_DVSAERSPIConfig
     port map (
      AR(0) => logiecResetSync_n_25,
      AS(1) => logiecResetSync_n_27,
      AS(0) => logiecResetSync_n_0,
      ConfigParamAddress_DO(0) => ConfigParamAddress_D(3),
      ConfigParamInput_DO(8 downto 0) => ConfigParamInput_D(8 downto 0),
      D(31) => spiConfiguration_n_82,
      D(30) => spiConfiguration_n_83,
      D(29) => spiConfiguration_n_84,
      D(28) => spiConfiguration_n_85,
      D(27) => spiConfiguration_n_86,
      D(26) => spiConfiguration_n_87,
      D(25) => spiConfiguration_n_88,
      D(24) => spiConfiguration_n_89,
      D(23) => spiConfiguration_n_90,
      D(22) => spiConfiguration_n_91,
      D(21) => spiConfiguration_n_92,
      D(20) => spiConfiguration_n_93,
      D(19) => spiConfiguration_n_94,
      D(18) => spiConfiguration_n_95,
      D(17) => spiConfiguration_n_96,
      D(16) => spiConfiguration_n_97,
      D(15) => spiConfiguration_n_98,
      D(14) => spiConfiguration_n_99,
      D(13) => spiConfiguration_n_100,
      D(12) => spiConfiguration_n_101,
      D(11) => spiConfiguration_n_102,
      D(10) => spiConfiguration_n_103,
      D(9) => spiConfiguration_n_104,
      D(8) => spiConfiguration_n_105,
      D(7) => spiConfiguration_n_106,
      D(6) => spiConfiguration_n_107,
      D(5) => spiConfiguration_n_108,
      D(4) => spiConfiguration_n_109,
      D(3) => spiConfiguration_n_110,
      D(2) => spiConfiguration_n_111,
      D(1) => spiConfiguration_n_112,
      D(0) => spiConfiguration_n_113,
      \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ => dvsaerSPIConfig_n_3,
      \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ => dvsaerSPIConfig_n_2,
      \DVSAERConfigReg_DP_reg[Run_S]_0\ => dvsaerSPIConfig_n_0,
      \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ => dvsaerSPIConfig_n_1,
      \DVSAEROutput_DP_reg[0]_0\ => dvsaerSPIConfig_n_4,
      \DVSAEROutput_DP_reg[0]_1\ => dvsaerSPIConfig_n_35,
      \DVSAEROutput_DP_reg[0]_2\ => dvsaerSPIConfig_n_36,
      \DVSAEROutput_DP_reg[0]_3\ => dvsaerSPIConfig_n_37,
      \DVSAEROutput_DP_reg[1]_0\ => dvsaerSPIConfig_n_6,
      \DVSAEROutput_DP_reg[1]_1\ => dvsaerSPIConfig_n_32,
      \DVSAEROutput_DP_reg[1]_2\ => dvsaerSPIConfig_n_33,
      \DVSAEROutput_DP_reg[1]_3\ => dvsaerSPIConfig_n_34,
      \DVSAEROutput_DP_reg[2]_0\ => dvsaerSPIConfig_n_26,
      \DVSAEROutput_DP_reg[2]_1\ => dvsaerSPIConfig_n_27,
      \DVSAEROutput_DP_reg[2]_2\ => dvsaerSPIConfig_n_28,
      \DVSAEROutput_DP_reg[2]_3\ => dvsaerSPIConfig_n_29,
      \DVSAEROutput_DP_reg[2]_4\ => dvsaerSPIConfig_n_30,
      \DVSAEROutput_DP_reg[2]_5\ => dvsaerSPIConfig_n_31,
      \DVSAEROutput_DP_reg[3]_0\ => dvsaerSPIConfig_n_20,
      \DVSAEROutput_DP_reg[3]_1\ => dvsaerSPIConfig_n_21,
      \DVSAEROutput_DP_reg[3]_2\ => dvsaerSPIConfig_n_22,
      \DVSAEROutput_DP_reg[3]_3\ => dvsaerSPIConfig_n_23,
      \DVSAEROutput_DP_reg[3]_4\ => dvsaerSPIConfig_n_24,
      \DVSAEROutput_DP_reg[3]_5\ => dvsaerSPIConfig_n_25,
      \DVSAEROutput_DP_reg[4]_0\ => dvsaerSPIConfig_n_17,
      \DVSAEROutput_DP_reg[4]_1\ => dvsaerSPIConfig_n_18,
      \DVSAEROutput_DP_reg[4]_2\ => dvsaerSPIConfig_n_19,
      \DVSAEROutput_DP_reg[5]_0\ => dvsaerSPIConfig_n_14,
      \DVSAEROutput_DP_reg[5]_1\ => dvsaerSPIConfig_n_15,
      \DVSAEROutput_DP_reg[5]_2\ => dvsaerSPIConfig_n_16,
      \DVSAEROutput_DP_reg[6]_0\ => dvsaerSPIConfig_n_9,
      \DVSAEROutput_DP_reg[6]_1\ => dvsaerSPIConfig_n_10,
      \DVSAEROutput_DP_reg[6]_2\ => dvsaerSPIConfig_n_11,
      \DVSAEROutput_DP_reg[6]_3\ => dvsaerSPIConfig_n_12,
      \DVSAEROutput_DP_reg[6]_4\ => dvsaerSPIConfig_n_13,
      \DVSAEROutput_DP_reg[7]_0\ => dvsaerSPIConfig_n_5,
      \DVSAEROutput_DP_reg[7]_1\ => dvsaerSPIConfig_n_7,
      \DVSAEROutput_DP_reg[7]_2\ => dvsaerSPIConfig_n_8,
      \DVSAEROutput_DP_reg[8]_0\(0) => dvsaerSPIConfig_n_39,
      \DVSAEROutput_DP_reg[8]_1\(0) => dvsaerSPIConfig_n_40,
      \DVSAEROutput_DP_reg[8]_2\(0) => dvsaerSPIConfig_n_41,
      \DVSAEROutput_DP_reg[8]_3\(0) => dvsaerSPIConfig_n_42,
      \DVSAEROutput_DP_reg[8]_4\(0) => dvsaerSPIConfig_n_43,
      \DVSAEROutput_DP_reg[8]_5\(0) => dvsaerSPIConfig_n_44,
      \DVSAEROutput_DP_reg[8]_6\(0) => dvsaerSPIConfig_n_45,
      \DVSAEROutput_DP_reg[8]_7\(0) => dvsaerSPIConfig_n_46,
      \DVSAEROutput_DP_reg[8]_8\(0) => dvsaerSPIConfig_n_47,
      E(0) => \DVSAERConfigReg_DP[AckDelayRow_D]\,
      LogicClk_CI => LogicClk_CI,
      \ParamAddressReg_DP_reg[0]_rep\ => spiConfiguration_n_16,
      \ParamAddressReg_DP_reg[0]_rep_0\(0) => \DVSAERConfigReg_DP[FilterPixel0Row_D]\,
      \ParamAddressReg_DP_reg[0]_rep_1\(0) => \DVSAERConfigReg_DP[FilterPixel4Row_D]\,
      \ParamAddressReg_DP_reg[0]_rep__0\ => spiConfiguration_n_8,
      \ParamAddressReg_DP_reg[1]_rep\ => spiConfiguration_n_15,
      \ParamAddressReg_DP_reg[1]_rep_0\(0) => \DVSAERConfigReg_DP[FilterPixel1Column_D]\,
      \ParamAddressReg_DP_reg[1]_rep_1\(0) => \DVSAERConfigReg_DP[FilterROIStartColumn_D]\,
      \ParamAddressReg_DP_reg[1]_rep__0\ => spiConfiguration_n_7,
      \ParamAddressReg_DP_reg[2]_rep\ => spiConfiguration_n_13,
      \ParamAddressReg_DP_reg[2]_rep_0\(0) => \DVSAERConfigReg_DP[FilterPixel3Row_D]\,
      \ParamAddressReg_DP_reg[2]_rep_1\(0) => \DVSAERConfigReg_DP[FilterPixel3Column_D]\,
      \ParamAddressReg_DP_reg[2]_rep_2\(0) => \DVSAERConfigReg_DP[FilterPixel5Column_D]\,
      \ParamAddressReg_DP_reg[2]_rep_3\(0) => \DVSAERConfigReg_DP[FilterPixel6Row_D]\,
      \ParamAddressReg_DP_reg[2]_rep_4\(0) => \DVSAERConfigReg_DP[FilterROIEndColumn_D]\,
      \ParamAddressReg_DP_reg[2]_rep_5\(0) => \DVSAERConfigReg_DP[FilterROIEndRow_D]\,
      \ParamAddressReg_DP_reg[3]\(0) => \DVSAERConfigReg_DP[FilterPixel2Row_D]\,
      \ParamAddressReg_DP_reg[3]_0\(0) => spiConfiguration_n_14,
      \ParamAddressReg_DP_reg[3]_1\(0) => \DVSAERConfigReg_DP[FilterPixel7Row_D]\,
      \ParamAddressReg_DP_reg[4]\(0) => \DVSAERConfigReg_DP[AckDelayColumn_D]\,
      \ParamAddressReg_DP_reg[4]_0\(0) => \DVSAERConfigReg_DP[AckExtensionRow_D]\,
      \ParamAddressReg_DP_reg[4]_1\(0) => \DVSAERConfigReg_DP[AckExtensionColumn_D]\,
      \ParamAddressReg_DP_reg[4]_2\(0) => \DVSAERConfigReg_DP[FilterPixel0Column_D]\,
      \ParamAddressReg_DP_reg[4]_3\(0) => \DVSAERConfigReg_DP[FilterPixel1Row_D]\,
      \ParamAddressReg_DP_reg[4]_4\(0) => \DVSAERConfigReg_DP[FilterPixel4Column_D]\,
      \ParamAddressReg_DP_reg[4]_5\(0) => \DVSAERConfigReg_DP[FilterPixel5Row_D]\,
      \ParamAddressReg_DP_reg[4]_6\(0) => \DVSAERConfigReg_DP[FilterROIStartRow_D]\,
      \ParamAddressReg_DP_reg[7]\ => spiConfiguration_n_134,
      \ParamAddressReg_DP_reg[7]_0\(0) => \DVSAERConfigReg_DP[FilterPixel6Column_D]\,
      \ParamAddressReg_DP_reg[7]_1\(0) => \DVSAERConfigReg_DP[FilterPixel7Column_D]\,
      \ParamInput_DP_reg[0]\ => spiConfiguration_n_140,
      \ParamInput_DP_reg[0]_0\ => spiConfiguration_n_138,
      \ParamInput_DP_reg[0]_1\ => spiConfiguration_n_141,
      \ParamInput_DP_reg[0]_2\ => spiConfiguration_n_139,
      \ParamOutput_DP_reg[31]\(31 downto 0) => DVSAERConfigParamOutput_D(31 downto 0),
      Q(0) => dvsaerSPIConfig_n_38,
      \SyncSignalSyncFF_S_reg_rep__20\(1) => logiecResetSync_n_24,
      \SyncSignalSyncFF_S_reg_rep__20\(0) => logiecResetSync_n_18
    );
logiecResetSync: entity work.brd_testAERDVSSM_0_0_ResetSynchronizer
     port map (
      AR(2) => logiecResetSync_n_0,
      AR(1) => LogicReset_R,
      AR(0) => logiecResetSync_n_2,
      \BiasConfigReg_DP_reg[AdcRefHigh_D][3]\(1) => logiecResetSync_n_28,
      \BiasConfigReg_DP_reg[AdcRefHigh_D][3]\(0) => logiecResetSync_n_29,
      \BiasConfigReg_DP_reg[OffBn_D][5]\(1) => logiecResetSync_n_30,
      \BiasConfigReg_DP_reg[OffBn_D][5]\(0) => logiecResetSync_n_31,
      \BiasConfigReg_D_reg[AEPuYBp_D][3]\(1) => logiecResetSync_n_9,
      \BiasConfigReg_D_reg[AEPuYBp_D][3]\(0) => logiecResetSync_n_10,
      \BiasConfigReg_D_reg[OnBn_D][5]\(1) => logiecResetSync_n_5,
      \BiasConfigReg_D_reg[OnBn_D][5]\(0) => logiecResetSync_n_6,
      \BiasConfigReg_D_reg[RisetimeBp_D][4]\(1) => logiecResetSync_n_7,
      \BiasConfigReg_D_reg[RisetimeBp_D][4]\(0) => logiecResetSync_n_8,
      \Confirm_DP_reg[0]\(1) => logiecResetSync_n_17,
      \Confirm_DP_reg[0]\(0) => logiecResetSync_n_18,
      \Count_DP_reg[13]\(1) => logiecResetSync_n_11,
      \Count_DP_reg[13]\(0) => logiecResetSync_n_12,
      \Count_DP_reg[31]\(2) => logiecResetSync_n_19,
      \Count_DP_reg[31]\(1) => logiecResetSync_n_20,
      \Count_DP_reg[31]\(0) => logiecResetSync_n_21,
      \Count_DP_reg[31]_0\(2) => logiecResetSync_n_22,
      \Count_DP_reg[31]_0\(1) => logiecResetSync_n_23,
      \Count_DP_reg[31]_0\(0) => logiecResetSync_n_24,
      LogicClk_CI => LogicClk_CI,
      \PreviousData_DP_reg[12]\(0) => logiecResetSync_n_13,
      \PreviousData_DP_reg[2]\(0) => logiecResetSync_n_16,
      \PreviousData_DP_reg[4]\(0) => logiecResetSync_n_15,
      \PreviousData_DP_reg[5]\(0) => logiecResetSync_n_14,
      Reset_RI => Reset_RI,
      \ShiftReg_DP_reg[0]\(1) => logiecResetSync_n_3,
      \ShiftReg_DP_reg[0]\(0) => logiecResetSync_n_4,
      \SyncSignalSyncFF_S_reg[0]\ => logiecResetSync_n_27,
      \SystemInfoOutput_DP_reg[13]\(1) => logiecResetSync_n_25,
      \SystemInfoOutput_DP_reg[13]\(0) => logiecResetSync_n_26,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][9]\(1) => logiecResetSync_n_32,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[LcolTimeoutBn_D][9]\(0) => logiecResetSync_n_33,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][12]\(1) => logiecResetSync_n_34,
      \davisRGBChipBias.timingReg2Support.DAVISrgbBiasConfigReg_D_reg[PadFollBn_D][12]\(0) => logiecResetSync_n_35
    );
multiplexerSM: entity work.brd_testAERDVSSM_0_0_MultiplexerStateMachine
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      AR(1) => logiecResetSync_n_20,
      AR(0) => logiecResetSync_n_21,
      \Count_DP_reg[3]\(0) => multiplexerSM_n_184,
      \Count_DP_reg[3]_0\(0) => multiplexerSM_n_185,
      \Count_DP_reg[3]_1\(0) => multiplexerSM_n_186,
      D(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      \DVSAERConfigReg_D_reg[Run_S]_rep\(3) => dvsAerSMTest_n_7,
      \DVSAERConfigReg_D_reg[Run_S]_rep\(2) => dvsAerSMTest_n_8,
      \DVSAERConfigReg_D_reg[Run_S]_rep\(1) => dvsAerSMTest_n_9,
      \DVSAERConfigReg_D_reg[Run_S]_rep\(0) => dvsAerSMTest_n_10,
      \DVSAERConfigReg_D_reg[Run_S]_rep_0\(3) => dvsAerSMTest_n_11,
      \DVSAERConfigReg_D_reg[Run_S]_rep_0\(2) => dvsAerSMTest_n_12,
      \DVSAERConfigReg_D_reg[Run_S]_rep_0\(1) => dvsAerSMTest_n_13,
      \DVSAERConfigReg_D_reg[Run_S]_rep_0\(0) => dvsAerSMTest_n_14,
      \DVSAERConfigReg_D_reg[Run_S]_rep_1\(3) => dvsAerSMTest_n_15,
      \DVSAERConfigReg_D_reg[Run_S]_rep_1\(2) => dvsAerSMTest_n_16,
      \DVSAERConfigReg_D_reg[Run_S]_rep_1\(1) => dvsAerSMTest_n_17,
      \DVSAERConfigReg_D_reg[Run_S]_rep_1\(0) => dvsAerSMTest_n_18,
      \DVSAERConfigReg_D_reg[Run_S]_rep_10\(3) => dvsAerSMTest_n_51,
      \DVSAERConfigReg_D_reg[Run_S]_rep_10\(2) => dvsAerSMTest_n_52,
      \DVSAERConfigReg_D_reg[Run_S]_rep_10\(1) => dvsAerSMTest_n_53,
      \DVSAERConfigReg_D_reg[Run_S]_rep_10\(0) => dvsAerSMTest_n_54,
      \DVSAERConfigReg_D_reg[Run_S]_rep_11\(3) => dvsAerSMTest_n_55,
      \DVSAERConfigReg_D_reg[Run_S]_rep_11\(2) => dvsAerSMTest_n_56,
      \DVSAERConfigReg_D_reg[Run_S]_rep_11\(1) => dvsAerSMTest_n_57,
      \DVSAERConfigReg_D_reg[Run_S]_rep_11\(0) => dvsAerSMTest_n_58,
      \DVSAERConfigReg_D_reg[Run_S]_rep_12\(3) => dvsAerSMTest_n_59,
      \DVSAERConfigReg_D_reg[Run_S]_rep_12\(2) => dvsAerSMTest_n_60,
      \DVSAERConfigReg_D_reg[Run_S]_rep_12\(1) => dvsAerSMTest_n_61,
      \DVSAERConfigReg_D_reg[Run_S]_rep_12\(0) => dvsAerSMTest_n_62,
      \DVSAERConfigReg_D_reg[Run_S]_rep_13\(3) => dvsAerSMTest_n_63,
      \DVSAERConfigReg_D_reg[Run_S]_rep_13\(2) => dvsAerSMTest_n_64,
      \DVSAERConfigReg_D_reg[Run_S]_rep_13\(1) => dvsAerSMTest_n_65,
      \DVSAERConfigReg_D_reg[Run_S]_rep_13\(0) => dvsAerSMTest_n_66,
      \DVSAERConfigReg_D_reg[Run_S]_rep_14\(3) => dvsAerSMTest_n_67,
      \DVSAERConfigReg_D_reg[Run_S]_rep_14\(2) => dvsAerSMTest_n_68,
      \DVSAERConfigReg_D_reg[Run_S]_rep_14\(1) => dvsAerSMTest_n_69,
      \DVSAERConfigReg_D_reg[Run_S]_rep_14\(0) => dvsAerSMTest_n_70,
      \DVSAERConfigReg_D_reg[Run_S]_rep_15\(3) => dvsAerSMTest_n_71,
      \DVSAERConfigReg_D_reg[Run_S]_rep_15\(2) => dvsAerSMTest_n_72,
      \DVSAERConfigReg_D_reg[Run_S]_rep_15\(1) => dvsAerSMTest_n_73,
      \DVSAERConfigReg_D_reg[Run_S]_rep_15\(0) => dvsAerSMTest_n_74,
      \DVSAERConfigReg_D_reg[Run_S]_rep_16\(3) => dvsAerSMTest_n_75,
      \DVSAERConfigReg_D_reg[Run_S]_rep_16\(2) => dvsAerSMTest_n_76,
      \DVSAERConfigReg_D_reg[Run_S]_rep_16\(1) => dvsAerSMTest_n_77,
      \DVSAERConfigReg_D_reg[Run_S]_rep_16\(0) => dvsAerSMTest_n_78,
      \DVSAERConfigReg_D_reg[Run_S]_rep_17\(3) => dvsAerSMTest_n_79,
      \DVSAERConfigReg_D_reg[Run_S]_rep_17\(2) => dvsAerSMTest_n_80,
      \DVSAERConfigReg_D_reg[Run_S]_rep_17\(1) => dvsAerSMTest_n_81,
      \DVSAERConfigReg_D_reg[Run_S]_rep_17\(0) => dvsAerSMTest_n_82,
      \DVSAERConfigReg_D_reg[Run_S]_rep_18\(3) => dvsAerSMTest_n_83,
      \DVSAERConfigReg_D_reg[Run_S]_rep_18\(2) => dvsAerSMTest_n_84,
      \DVSAERConfigReg_D_reg[Run_S]_rep_18\(1) => dvsAerSMTest_n_85,
      \DVSAERConfigReg_D_reg[Run_S]_rep_18\(0) => dvsAerSMTest_n_86,
      \DVSAERConfigReg_D_reg[Run_S]_rep_19\(3) => dvsAerSMTest_n_87,
      \DVSAERConfigReg_D_reg[Run_S]_rep_19\(2) => dvsAerSMTest_n_88,
      \DVSAERConfigReg_D_reg[Run_S]_rep_19\(1) => dvsAerSMTest_n_89,
      \DVSAERConfigReg_D_reg[Run_S]_rep_19\(0) => dvsAerSMTest_n_90,
      \DVSAERConfigReg_D_reg[Run_S]_rep_2\(3) => dvsAerSMTest_n_19,
      \DVSAERConfigReg_D_reg[Run_S]_rep_2\(2) => dvsAerSMTest_n_20,
      \DVSAERConfigReg_D_reg[Run_S]_rep_2\(1) => dvsAerSMTest_n_21,
      \DVSAERConfigReg_D_reg[Run_S]_rep_2\(0) => dvsAerSMTest_n_22,
      \DVSAERConfigReg_D_reg[Run_S]_rep_20\(3) => dvsAerSMTest_n_91,
      \DVSAERConfigReg_D_reg[Run_S]_rep_20\(2) => dvsAerSMTest_n_92,
      \DVSAERConfigReg_D_reg[Run_S]_rep_20\(1) => dvsAerSMTest_n_93,
      \DVSAERConfigReg_D_reg[Run_S]_rep_20\(0) => dvsAerSMTest_n_94,
      \DVSAERConfigReg_D_reg[Run_S]_rep_21\(3) => dvsAerSMTest_n_95,
      \DVSAERConfigReg_D_reg[Run_S]_rep_21\(2) => dvsAerSMTest_n_96,
      \DVSAERConfigReg_D_reg[Run_S]_rep_21\(1) => dvsAerSMTest_n_97,
      \DVSAERConfigReg_D_reg[Run_S]_rep_21\(0) => dvsAerSMTest_n_98,
      \DVSAERConfigReg_D_reg[Run_S]_rep_22\(3) => dvsAerSMTest_n_99,
      \DVSAERConfigReg_D_reg[Run_S]_rep_22\(2) => dvsAerSMTest_n_100,
      \DVSAERConfigReg_D_reg[Run_S]_rep_22\(1) => dvsAerSMTest_n_101,
      \DVSAERConfigReg_D_reg[Run_S]_rep_22\(0) => dvsAerSMTest_n_102,
      \DVSAERConfigReg_D_reg[Run_S]_rep_23\(3) => dvsAerSMTest_n_103,
      \DVSAERConfigReg_D_reg[Run_S]_rep_23\(2) => dvsAerSMTest_n_104,
      \DVSAERConfigReg_D_reg[Run_S]_rep_23\(1) => dvsAerSMTest_n_105,
      \DVSAERConfigReg_D_reg[Run_S]_rep_23\(0) => dvsAerSMTest_n_106,
      \DVSAERConfigReg_D_reg[Run_S]_rep_24\(3) => dvsAerSMTest_n_107,
      \DVSAERConfigReg_D_reg[Run_S]_rep_24\(2) => dvsAerSMTest_n_108,
      \DVSAERConfigReg_D_reg[Run_S]_rep_24\(1) => dvsAerSMTest_n_109,
      \DVSAERConfigReg_D_reg[Run_S]_rep_24\(0) => dvsAerSMTest_n_110,
      \DVSAERConfigReg_D_reg[Run_S]_rep_25\(3) => dvsAerSMTest_n_111,
      \DVSAERConfigReg_D_reg[Run_S]_rep_25\(2) => dvsAerSMTest_n_112,
      \DVSAERConfigReg_D_reg[Run_S]_rep_25\(1) => dvsAerSMTest_n_113,
      \DVSAERConfigReg_D_reg[Run_S]_rep_25\(0) => dvsAerSMTest_n_114,
      \DVSAERConfigReg_D_reg[Run_S]_rep_26\(3) => dvsAerSMTest_n_115,
      \DVSAERConfigReg_D_reg[Run_S]_rep_26\(2) => dvsAerSMTest_n_116,
      \DVSAERConfigReg_D_reg[Run_S]_rep_26\(1) => dvsAerSMTest_n_117,
      \DVSAERConfigReg_D_reg[Run_S]_rep_26\(0) => dvsAerSMTest_n_118,
      \DVSAERConfigReg_D_reg[Run_S]_rep_27\(3) => dvsAerSMTest_n_119,
      \DVSAERConfigReg_D_reg[Run_S]_rep_27\(2) => dvsAerSMTest_n_120,
      \DVSAERConfigReg_D_reg[Run_S]_rep_27\(1) => dvsAerSMTest_n_121,
      \DVSAERConfigReg_D_reg[Run_S]_rep_27\(0) => dvsAerSMTest_n_122,
      \DVSAERConfigReg_D_reg[Run_S]_rep_28\(3) => dvsAerSMTest_n_123,
      \DVSAERConfigReg_D_reg[Run_S]_rep_28\(2) => dvsAerSMTest_n_124,
      \DVSAERConfigReg_D_reg[Run_S]_rep_28\(1) => dvsAerSMTest_n_125,
      \DVSAERConfigReg_D_reg[Run_S]_rep_28\(0) => dvsAerSMTest_n_126,
      \DVSAERConfigReg_D_reg[Run_S]_rep_29\(3) => dvsAerSMTest_n_127,
      \DVSAERConfigReg_D_reg[Run_S]_rep_29\(2) => dvsAerSMTest_n_128,
      \DVSAERConfigReg_D_reg[Run_S]_rep_29\(1) => dvsAerSMTest_n_129,
      \DVSAERConfigReg_D_reg[Run_S]_rep_29\(0) => dvsAerSMTest_n_130,
      \DVSAERConfigReg_D_reg[Run_S]_rep_3\(3) => dvsAerSMTest_n_23,
      \DVSAERConfigReg_D_reg[Run_S]_rep_3\(2) => dvsAerSMTest_n_24,
      \DVSAERConfigReg_D_reg[Run_S]_rep_3\(1) => dvsAerSMTest_n_25,
      \DVSAERConfigReg_D_reg[Run_S]_rep_3\(0) => dvsAerSMTest_n_26,
      \DVSAERConfigReg_D_reg[Run_S]_rep_30\(3) => dvsAerSMTest_n_131,
      \DVSAERConfigReg_D_reg[Run_S]_rep_30\(2) => dvsAerSMTest_n_132,
      \DVSAERConfigReg_D_reg[Run_S]_rep_30\(1) => dvsAerSMTest_n_133,
      \DVSAERConfigReg_D_reg[Run_S]_rep_30\(0) => dvsAerSMTest_n_134,
      \DVSAERConfigReg_D_reg[Run_S]_rep_31\(3) => dvsAerSMTest_n_135,
      \DVSAERConfigReg_D_reg[Run_S]_rep_31\(2) => dvsAerSMTest_n_136,
      \DVSAERConfigReg_D_reg[Run_S]_rep_31\(1) => dvsAerSMTest_n_137,
      \DVSAERConfigReg_D_reg[Run_S]_rep_31\(0) => dvsAerSMTest_n_138,
      \DVSAERConfigReg_D_reg[Run_S]_rep_32\(3) => dvsAerSMTest_n_139,
      \DVSAERConfigReg_D_reg[Run_S]_rep_32\(2) => dvsAerSMTest_n_140,
      \DVSAERConfigReg_D_reg[Run_S]_rep_32\(1) => dvsAerSMTest_n_141,
      \DVSAERConfigReg_D_reg[Run_S]_rep_32\(0) => dvsAerSMTest_n_142,
      \DVSAERConfigReg_D_reg[Run_S]_rep_33\(3) => dvsAerSMTest_n_143,
      \DVSAERConfigReg_D_reg[Run_S]_rep_33\(2) => dvsAerSMTest_n_144,
      \DVSAERConfigReg_D_reg[Run_S]_rep_33\(1) => dvsAerSMTest_n_145,
      \DVSAERConfigReg_D_reg[Run_S]_rep_33\(0) => dvsAerSMTest_n_146,
      \DVSAERConfigReg_D_reg[Run_S]_rep_34\(3) => dvsAerSMTest_n_147,
      \DVSAERConfigReg_D_reg[Run_S]_rep_34\(2) => dvsAerSMTest_n_148,
      \DVSAERConfigReg_D_reg[Run_S]_rep_34\(1) => dvsAerSMTest_n_149,
      \DVSAERConfigReg_D_reg[Run_S]_rep_34\(0) => dvsAerSMTest_n_150,
      \DVSAERConfigReg_D_reg[Run_S]_rep_35\(3) => dvsAerSMTest_n_151,
      \DVSAERConfigReg_D_reg[Run_S]_rep_35\(2) => dvsAerSMTest_n_152,
      \DVSAERConfigReg_D_reg[Run_S]_rep_35\(1) => dvsAerSMTest_n_153,
      \DVSAERConfigReg_D_reg[Run_S]_rep_35\(0) => dvsAerSMTest_n_154,
      \DVSAERConfigReg_D_reg[Run_S]_rep_36\(3) => dvsAerSMTest_n_155,
      \DVSAERConfigReg_D_reg[Run_S]_rep_36\(2) => dvsAerSMTest_n_156,
      \DVSAERConfigReg_D_reg[Run_S]_rep_36\(1) => dvsAerSMTest_n_157,
      \DVSAERConfigReg_D_reg[Run_S]_rep_36\(0) => dvsAerSMTest_n_158,
      \DVSAERConfigReg_D_reg[Run_S]_rep_37\(3) => dvsAerSMTest_n_159,
      \DVSAERConfigReg_D_reg[Run_S]_rep_37\(2) => dvsAerSMTest_n_160,
      \DVSAERConfigReg_D_reg[Run_S]_rep_37\(1) => dvsAerSMTest_n_161,
      \DVSAERConfigReg_D_reg[Run_S]_rep_37\(0) => dvsAerSMTest_n_162,
      \DVSAERConfigReg_D_reg[Run_S]_rep_38\ => dvsAerSMTest_n_1,
      \DVSAERConfigReg_D_reg[Run_S]_rep_4\(3) => dvsAerSMTest_n_27,
      \DVSAERConfigReg_D_reg[Run_S]_rep_4\(2) => dvsAerSMTest_n_28,
      \DVSAERConfigReg_D_reg[Run_S]_rep_4\(1) => dvsAerSMTest_n_29,
      \DVSAERConfigReg_D_reg[Run_S]_rep_4\(0) => dvsAerSMTest_n_30,
      \DVSAERConfigReg_D_reg[Run_S]_rep_5\(3) => dvsAerSMTest_n_31,
      \DVSAERConfigReg_D_reg[Run_S]_rep_5\(2) => dvsAerSMTest_n_32,
      \DVSAERConfigReg_D_reg[Run_S]_rep_5\(1) => dvsAerSMTest_n_33,
      \DVSAERConfigReg_D_reg[Run_S]_rep_5\(0) => dvsAerSMTest_n_34,
      \DVSAERConfigReg_D_reg[Run_S]_rep_6\(3) => dvsAerSMTest_n_35,
      \DVSAERConfigReg_D_reg[Run_S]_rep_6\(2) => dvsAerSMTest_n_36,
      \DVSAERConfigReg_D_reg[Run_S]_rep_6\(1) => dvsAerSMTest_n_37,
      \DVSAERConfigReg_D_reg[Run_S]_rep_6\(0) => dvsAerSMTest_n_38,
      \DVSAERConfigReg_D_reg[Run_S]_rep_7\(3) => dvsAerSMTest_n_39,
      \DVSAERConfigReg_D_reg[Run_S]_rep_7\(2) => dvsAerSMTest_n_40,
      \DVSAERConfigReg_D_reg[Run_S]_rep_7\(1) => dvsAerSMTest_n_41,
      \DVSAERConfigReg_D_reg[Run_S]_rep_7\(0) => dvsAerSMTest_n_42,
      \DVSAERConfigReg_D_reg[Run_S]_rep_8\(3) => dvsAerSMTest_n_43,
      \DVSAERConfigReg_D_reg[Run_S]_rep_8\(2) => dvsAerSMTest_n_44,
      \DVSAERConfigReg_D_reg[Run_S]_rep_8\(1) => dvsAerSMTest_n_45,
      \DVSAERConfigReg_D_reg[Run_S]_rep_8\(0) => dvsAerSMTest_n_46,
      \DVSAERConfigReg_D_reg[Run_S]_rep_9\(3) => dvsAerSMTest_n_47,
      \DVSAERConfigReg_D_reg[Run_S]_rep_9\(2) => dvsAerSMTest_n_48,
      \DVSAERConfigReg_D_reg[Run_S]_rep_9\(1) => dvsAerSMTest_n_49,
      \DVSAERConfigReg_D_reg[Run_S]_rep_9\(0) => dvsAerSMTest_n_50,
      \DVSAERFifoControlIn_S[ReadSide][Read_S]\ => \DVSAERFifoControlIn_S[ReadSide][Read_S]\,
      FifoData_DO(14 downto 0) => DVSAERFifoDataOut_D(14 downto 0),
      \FifoData_DO_reg[12]\ => dvsAerFifo_n_0,
      \FifoData_DO_reg[12]_0\(0) => StateTimestampNext_DN(1),
      I162(0) => DeviceIsMaster_S,
      In1Timestamp_S => \In1Timestamp_S__0\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(39 downto 0),
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(39 downto 0),
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(39 downto 0),
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      O(3) => dvsAerSMTest_n_3,
      O(2) => dvsAerSMTest_n_4,
      O(1) => dvsAerSMTest_n_5,
      O(0) => dvsAerSMTest_n_6,
      \OutFifoControl_SO[AlmostEmpty_S]\ => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      \OutFifoControl_SO[Empty_S]\ => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      \OutFifoControl_SO_reg[AlmostEmpty_S]\ => dvsAerFifo_n_17,
      Q(1) => State_DP(3),
      Q(0) => State_DP(1),
      S(0) => multiplexerSM_n_183,
      \StateTimestampNext_DP_reg[2]_0\ => multiplexerSM_n_182,
      SyncInClockSync_CO => SyncInClockSync_C,
      SyncOutClock_CO => SyncOutClock_CO,
      SyncReset_RO => LogicReset_R,
      \SyncSignalSyncFF_S_reg_rep__14\(1) => logiecResetSync_n_17,
      \SyncSignalSyncFF_S_reg_rep__14\(0) => logiecResetSync_n_18,
      \SyncSignalSyncFF_S_reg_rep__18\(2) => logiecResetSync_n_22,
      \SyncSignalSyncFF_S_reg_rep__18\(1) => logiecResetSync_n_23,
      \SyncSignalSyncFF_S_reg_rep__18\(0) => logiecResetSync_n_24
    );
multiplexerSPIConfig: entity work.brd_testAERDVSSM_0_0_MultiplexerSPIConfig
     port map (
      AR(0) => logiecResetSync_n_25,
      ConfigParamAddress_DO(1 downto 0) => ConfigParamAddress_D(1 downto 0),
      D(31) => spiConfiguration_n_26,
      D(30) => spiConfiguration_n_27,
      D(29) => spiConfiguration_n_28,
      D(28) => spiConfiguration_n_29,
      D(27) => spiConfiguration_n_30,
      D(26) => spiConfiguration_n_31,
      D(25) => spiConfiguration_n_32,
      D(24) => spiConfiguration_n_33,
      D(23) => spiConfiguration_n_34,
      D(22) => spiConfiguration_n_35,
      D(21) => spiConfiguration_n_36,
      D(20) => spiConfiguration_n_37,
      D(19) => spiConfiguration_n_38,
      D(18) => spiConfiguration_n_39,
      D(17) => spiConfiguration_n_40,
      D(16) => spiConfiguration_n_41,
      D(15) => spiConfiguration_n_42,
      D(14) => spiConfiguration_n_43,
      D(13) => spiConfiguration_n_44,
      D(12) => spiConfiguration_n_45,
      D(11) => spiConfiguration_n_46,
      D(10) => spiConfiguration_n_47,
      D(9) => spiConfiguration_n_48,
      D(8) => spiConfiguration_n_49,
      D(7) => spiConfiguration_n_50,
      D(6) => spiConfiguration_n_51,
      D(5) => spiConfiguration_n_52,
      D(4) => spiConfiguration_n_53,
      D(3) => spiConfiguration_n_54,
      D(2) => spiConfiguration_n_55,
      D(1) => spiConfiguration_n_56,
      D(0) => spiConfiguration_n_57,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ => multiplexerSPIConfig_n_4,
      \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ => multiplexerSPIConfig_n_5,
      \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ => multiplexerSPIConfig_n_6,
      \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ => multiplexerSPIConfig_n_7,
      \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ => multiplexerSPIConfig_n_3,
      \MultiplexerConfigReg_DP_reg[Run_S]_0\ => multiplexerSPIConfig_n_0,
      \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ => multiplexerSPIConfig_n_2,
      \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ => multiplexerSPIConfig_n_1,
      \MultiplexerOutput_DP_reg[0]_0\ => multiplexerSPIConfig_n_8,
      \MultiplexerOutput_DP_reg[0]_1\ => multiplexerSPIConfig_n_9,
      \ParamInput_DP_reg[0]\ => spiConfiguration_n_58,
      \ParamInput_DP_reg[0]_0\ => spiConfiguration_n_75,
      \ParamInput_DP_reg[0]_1\ => spiConfiguration_n_76,
      \ParamInput_DP_reg[0]_2\ => spiConfiguration_n_77,
      \ParamInput_DP_reg[0]_3\ => spiConfiguration_n_78,
      \ParamInput_DP_reg[0]_4\ => spiConfiguration_n_79,
      \ParamInput_DP_reg[0]_5\ => spiConfiguration_n_80,
      \ParamInput_DP_reg[0]_6\ => spiConfiguration_n_81,
      Q(31 downto 0) => MultiplexerConfigParamOutput_D(31 downto 0),
      Reset_RI => logiecResetSync_n_27,
      \SyncSignalSyncFF_S_reg_rep__20\(1) => logiecResetSync_n_24,
      \SyncSignalSyncFF_S_reg_rep__20\(0) => logiecResetSync_n_18
    );
spiConfiguration: entity work.brd_testAERDVSSM_0_0_SPIConfig
     port map (
      AR(2) => logiecResetSync_n_0,
      AR(1) => LogicReset_R,
      AR(0) => logiecResetSync_n_2,
      AS(0) => logiecResetSync_n_29,
      \BiasConfigReg_DP_reg[AEPdBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPdBn_D]\,
      \BiasConfigReg_DP_reg[AEPuXBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPuXBp_D]\,
      \BiasConfigReg_DP_reg[AEPuYBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AEPuYBp_D]\,
      \BiasConfigReg_DP_reg[AdcCompBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcCompBp_D]\,
      \BiasConfigReg_DP_reg[AdcRefHigh_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcRefHigh_D]\,
      \BiasConfigReg_DP_reg[AdcRefLow_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[AdcRefLow_D]\,
      \BiasConfigReg_DP_reg[ApsCasBpc_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsCasBpc_D]\,
      \BiasConfigReg_DP_reg[ApsROSFBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ApsROSFBn_D]\,
      \BiasConfigReg_DP_reg[ArrayBiasBufferBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ArrayBiasBufferBn_D]\,
      \BiasConfigReg_DP_reg[ArrayLogicBufferBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ArrayLogicBufferBn_D]\,
      \BiasConfigReg_DP_reg[BiasBuffer_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[BiasBuffer_D]\,
      \BiasConfigReg_DP_reg[DACBufBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[DACBufBp_D]\,
      \BiasConfigReg_DP_reg[DiffBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[DiffBn_D]\,
      \BiasConfigReg_DP_reg[FalltimeBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[FalltimeBn_D]\,
      \BiasConfigReg_DP_reg[Gnd07_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[Gnd07_D]\,
      \BiasConfigReg_DP_reg[IFRefrBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[IFRefrBn_D]\,
      \BiasConfigReg_DP_reg[IFThrBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[IFThrBn_D]\,
      \BiasConfigReg_DP_reg[LcolTimeoutBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[LcolTimeoutBn_D]\,
      \BiasConfigReg_DP_reg[LocalBufBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[LocalBufBn_D]\,
      \BiasConfigReg_DP_reg[OVG1Lo_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OVG1Lo_D]\,
      \BiasConfigReg_DP_reg[OVG2Lo_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OVG2Lo_D]\,
      \BiasConfigReg_DP_reg[OffBn_D][0]\ => spiConfiguration_n_7,
      \BiasConfigReg_DP_reg[OffBn_D][0]_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OffBn_D]\,
      \BiasConfigReg_DP_reg[OnBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[OnBn_D]\,
      \BiasConfigReg_DP_reg[PadFollBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PadFollBn_D]\,
      \BiasConfigReg_DP_reg[PixInvBn_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PixInvBn_D]\,
      \BiasConfigReg_DP_reg[PrBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PrBp_D]\,
      \BiasConfigReg_DP_reg[PrSFBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[PrSFBp_D]\,
      \BiasConfigReg_DP_reg[ReadoutBufBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[ReadoutBufBp_D]\,
      \BiasConfigReg_DP_reg[RefrBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[RefrBp_D]\,
      \BiasConfigReg_DP_reg[RisetimeBp_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[RisetimeBp_D]\,
      \BiasConfigReg_DP_reg[SSN_D][0]\ => spiConfiguration_n_17,
      \BiasConfigReg_DP_reg[SSN_D][0]_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[SSN_D]\,
      \BiasConfigReg_DP_reg[SSN_D][15]\(15 downto 0) => ConfigParamInput_D(15 downto 0),
      \BiasConfigReg_DP_reg[SSN_D][15]_0\(15 downto 0) => \BiasConfigReg_DP_reg[SSN_D]\(15 downto 0),
      \BiasConfigReg_DP_reg[SSP_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[SSP_D]\,
      \BiasConfigReg_DP_reg[SSP_D][0]_0\ => chipBiasSelector_n_12,
      \BiasConfigReg_DP_reg[SSP_D][10]\ => chipBiasSelector_n_41,
      \BiasConfigReg_DP_reg[SSP_D][11]\ => chipBiasSelector_n_43,
      \BiasConfigReg_DP_reg[SSP_D][12]\ => chipBiasSelector_n_45,
      \BiasConfigReg_DP_reg[SSP_D][13]\ => chipBiasSelector_n_47,
      \BiasConfigReg_DP_reg[SSP_D][14]\ => chipBiasSelector_n_49,
      \BiasConfigReg_DP_reg[SSP_D][15]\(0) => \BiasConfigReg_DP_reg[SSP_D]\(15),
      \BiasConfigReg_DP_reg[SSP_D][1]\ => chipBiasSelector_n_16,
      \BiasConfigReg_DP_reg[SSP_D][2]\ => chipBiasSelector_n_19,
      \BiasConfigReg_DP_reg[SSP_D][3]\ => chipBiasSelector_n_22,
      \BiasConfigReg_DP_reg[SSP_D][4]\ => chipBiasSelector_n_25,
      \BiasConfigReg_DP_reg[SSP_D][5]\ => chipBiasSelector_n_28,
      \BiasConfigReg_DP_reg[SSP_D][6]\ => chipBiasSelector_n_31,
      \BiasConfigReg_DP_reg[SSP_D][7]\ => chipBiasSelector_n_34,
      \BiasConfigReg_DP_reg[SSP_D][8]\ => chipBiasSelector_n_37,
      \BiasConfigReg_DP_reg[SSP_D][9]\ => chipBiasSelector_n_39,
      \BiasConfigReg_DP_reg[TX2OVG2Hi_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[TX2OVG2Hi_D]\,
      \BiasConfigReg_DP_reg[vADCTest_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/BiasConfigReg_DP[vADCTest_D]\,
      \BiasOutput_DP_reg[15]\(15) => spiConfiguration_n_196,
      \BiasOutput_DP_reg[15]\(14) => spiConfiguration_n_197,
      \BiasOutput_DP_reg[15]\(13) => spiConfiguration_n_198,
      \BiasOutput_DP_reg[15]\(12) => spiConfiguration_n_199,
      \BiasOutput_DP_reg[15]\(11) => spiConfiguration_n_200,
      \BiasOutput_DP_reg[15]\(10) => spiConfiguration_n_201,
      \BiasOutput_DP_reg[15]\(9) => spiConfiguration_n_202,
      \BiasOutput_DP_reg[15]\(8) => spiConfiguration_n_203,
      \BiasOutput_DP_reg[15]\(7) => spiConfiguration_n_204,
      \BiasOutput_DP_reg[15]\(6) => spiConfiguration_n_205,
      \BiasOutput_DP_reg[15]\(5) => spiConfiguration_n_206,
      \BiasOutput_DP_reg[15]\(4) => spiConfiguration_n_207,
      \BiasOutput_DP_reg[15]\(3) => spiConfiguration_n_208,
      \BiasOutput_DP_reg[15]\(2) => spiConfiguration_n_209,
      \BiasOutput_DP_reg[15]\(1) => spiConfiguration_n_210,
      \BiasOutput_DP_reg[15]\(0) => spiConfiguration_n_211,
      \BiasOutput_DP_reg[15]_0\(15 downto 0) => BiasConfigParamOutput_D(15 downto 0),
      \BiasOutput_DP_reg[2]\ => spiConfiguration_n_19,
      \BiasOutput_DP_reg[3]\ => spiConfiguration_n_18,
      \ChipConfigReg_DP_reg[AERnArow_S]\ => \ChipConfigReg_DP_reg[AERnArow_S]\,
      \ChipConfigReg_DP_reg[AERnArow_S]__0\ => spiConfiguration_n_242,
      \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\ => \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]\,
      \ChipConfigReg_DP_reg[AdjustOVG1Lo_S]__0\ => spiConfiguration_n_245,
      \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\ => \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]\,
      \ChipConfigReg_DP_reg[AdjustOVG2Lo_S]__0\ => spiConfiguration_n_246,
      \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\ => \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]\,
      \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]__0\ => spiConfiguration_n_238,
      \ChipConfigReg_DP_reg[AdjustTX2OVG2Hi_S]__0_0\ => chipBiasSelector_n_50,
      \ChipConfigReg_DP_reg[AnalogMux0_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux0_D]\,
      \ChipConfigReg_DP_reg[AnalogMux1_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux1_D]\,
      \ChipConfigReg_DP_reg[AnalogMux2_D][0]\ => spiConfiguration_n_8,
      \ChipConfigReg_DP_reg[AnalogMux2_D][0]_0\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[AnalogMux2_D]\,
      \ChipConfigReg_DP_reg[BiasMux0_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[BiasMux0_D]\,
      \ChipConfigReg_DP_reg[BiasMux0_D][1]\ => chipBiasSelector_n_53,
      \ChipConfigReg_DP_reg[BiasMux0_D][2]\ => chipBiasSelector_n_55,
      \ChipConfigReg_DP_reg[BiasMux0_D][3]\ => chipBiasSelector_n_57,
      \ChipConfigReg_DP_reg[DigitalMux0_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux0_D]\,
      \ChipConfigReg_DP_reg[DigitalMux1_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux1_D]\,
      \ChipConfigReg_DP_reg[DigitalMux2_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux2_D]\,
      \ChipConfigReg_DP_reg[DigitalMux3_D][0]\(0) => \davisRGBChipBias.davisRGBChipBiasSPIConfig/ChipConfigReg_DP[DigitalMux3_D]\,
      \ChipConfigReg_DP_reg[DigitalMux3_D][1]\ => chipBiasSelector_n_52,
      \ChipConfigReg_DP_reg[DigitalMux3_D][2]\ => chipBiasSelector_n_54,
      \ChipConfigReg_DP_reg[DigitalMux3_D][3]\ => chipBiasSelector_n_56,
      \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\ => \ChipConfigReg_DP_reg[ResetCalibNeuron_S]\,
      \ChipConfigReg_DP_reg[ResetCalibNeuron_S]__0\ => spiConfiguration_n_239,
      \ChipConfigReg_DP_reg[ResetTestPixel_S]\ => \ChipConfigReg_DP_reg[ResetTestPixel_S]\,
      \ChipConfigReg_DP_reg[ResetTestPixel_S]__0\ => spiConfiguration_n_241,
      \ChipConfigReg_DP_reg[SelectGrayCounter_S]\ => \ChipConfigReg_DP_reg[SelectGrayCounter_S]\,
      \ChipConfigReg_DP_reg[SelectGrayCounter_S]__0\ => spiConfiguration_n_237,
      \ChipConfigReg_DP_reg[TestADC_S]\ => \ChipConfigReg_DP_reg[TestADC_S]\,
      \ChipConfigReg_DP_reg[TestADC_S]__0\ => spiConfiguration_n_244,
      \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\ => \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]\,
      \ChipConfigReg_DP_reg[TypeNCalibNeuron_S]__0\ => spiConfiguration_n_240,
      \ChipConfigReg_DP_reg[UseAOut_S]\ => \ChipConfigReg_DP_reg[UseAOut_S]\,
      \ChipConfigReg_DP_reg[UseAOut_S]__0\ => spiConfiguration_n_243,
      \ChipOutput_DP_reg[3]\(3) => spiConfiguration_n_233,
      \ChipOutput_DP_reg[3]\(2) => spiConfiguration_n_234,
      \ChipOutput_DP_reg[3]\(1) => spiConfiguration_n_235,
      \ChipOutput_DP_reg[3]\(0) => spiConfiguration_n_236,
      \ChipOutput_DP_reg[3]_0\(3 downto 0) => ChipConfigParamOutput_D(3 downto 0),
      ConfigLatchInput_S_Debug => ConfigLatchInput_S_Debug,
      D(31) => spiConfiguration_n_26,
      D(30) => spiConfiguration_n_27,
      D(29) => spiConfiguration_n_28,
      D(28) => spiConfiguration_n_29,
      D(27) => spiConfiguration_n_30,
      D(26) => spiConfiguration_n_31,
      D(25) => spiConfiguration_n_32,
      D(24) => spiConfiguration_n_33,
      D(23) => spiConfiguration_n_34,
      D(22) => spiConfiguration_n_35,
      D(21) => spiConfiguration_n_36,
      D(20) => spiConfiguration_n_37,
      D(19) => spiConfiguration_n_38,
      D(18) => spiConfiguration_n_39,
      D(17) => spiConfiguration_n_40,
      D(16) => spiConfiguration_n_41,
      D(15) => spiConfiguration_n_42,
      D(14) => spiConfiguration_n_43,
      D(13) => spiConfiguration_n_44,
      D(12) => spiConfiguration_n_45,
      D(11) => spiConfiguration_n_46,
      D(10) => spiConfiguration_n_47,
      D(9) => spiConfiguration_n_48,
      D(8) => spiConfiguration_n_49,
      D(7) => spiConfiguration_n_50,
      D(6) => spiConfiguration_n_51,
      D(5) => spiConfiguration_n_52,
      D(4) => spiConfiguration_n_53,
      D(3) => spiConfiguration_n_54,
      D(2) => spiConfiguration_n_55,
      D(1) => spiConfiguration_n_56,
      D(0) => spiConfiguration_n_57,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\,
      \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3]\(0) => \DVSAERConfigReg_DP[AckDelayColumn_D]\,
      \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]\ => dvsaerSPIConfig_n_36,
      \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1]\ => dvsaerSPIConfig_n_33,
      \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2]\ => dvsaerSPIConfig_n_30,
      \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3]\(0) => \DVSAERConfigReg_DP[AckExtensionColumn_D]\,
      \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3]_0\ => dvsaerSPIConfig_n_24,
      \DVSAERConfigReg_DP_reg[AckExtensionRow_D][3]\(0) => \DVSAERConfigReg_DP[AckExtensionRow_D]\,
      \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\ => spiConfiguration_n_139,
      \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ => dvsaerSPIConfig_n_3,
      \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel0Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(0) => dvsaerSPIConfig_n_38,
      \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]\ => spiConfiguration_n_13,
      \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]_0\(0) => \DVSAERConfigReg_DP[FilterPixel0Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\ => dvsaerSPIConfig_n_34,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2]\ => dvsaerSPIConfig_n_29,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3]\ => dvsaerSPIConfig_n_23,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\ => dvsaerSPIConfig_n_18,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\ => dvsaerSPIConfig_n_15,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\ => dvsaerSPIConfig_n_12,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\ => dvsaerSPIConfig_n_7,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel1Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(0) => dvsaerSPIConfig_n_39,
      \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel1Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][0]\(0) => spiConfiguration_n_14,
      \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\(0) => dvsaerSPIConfig_n_40,
      \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel2Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][2]\ => dvsaerSPIConfig_n_28,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][3]\ => dvsaerSPIConfig_n_22,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6]\ => dvsaerSPIConfig_n_11,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel3Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(0) => dvsaerSPIConfig_n_41,
      \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel3Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel4Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(0) => dvsaerSPIConfig_n_42,
      \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel4Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][2]\ => dvsaerSPIConfig_n_26,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][3]\ => dvsaerSPIConfig_n_20,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6]\ => dvsaerSPIConfig_n_9,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel5Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]_0\(0) => dvsaerSPIConfig_n_43,
      \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel5Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel6Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(0) => dvsaerSPIConfig_n_44,
      \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel6Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][2]\ => dvsaerSPIConfig_n_27,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][3]\ => dvsaerSPIConfig_n_21,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6]\ => dvsaerSPIConfig_n_10,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel7Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(0) => dvsaerSPIConfig_n_45,
      \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel7Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\(0) => \DVSAERConfigReg_DP[FilterROIEndColumn_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(0) => dvsaerSPIConfig_n_47,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\ => dvsaerSPIConfig_n_37,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\ => dvsaerSPIConfig_n_32,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\ => dvsaerSPIConfig_n_31,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\ => dvsaerSPIConfig_n_25,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\ => dvsaerSPIConfig_n_19,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\ => dvsaerSPIConfig_n_16,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\ => dvsaerSPIConfig_n_13,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\(0) => \DVSAERConfigReg_DP[FilterROIEndRow_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0\ => dvsaerSPIConfig_n_8,
      \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\(0) => \DVSAERConfigReg_DP[FilterROIStartColumn_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(0) => dvsaerSPIConfig_n_46,
      \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\(0) => \DVSAERConfigReg_DP[FilterROIStartRow_D]\,
      \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]\ => spiConfiguration_n_141,
      \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ => dvsaerSPIConfig_n_2,
      \DVSAERConfigReg_DP_reg[Run_S]\ => spiConfiguration_n_140,
      \DVSAERConfigReg_DP_reg[Run_S]_0\ => dvsaerSPIConfig_n_0,
      \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\ => spiConfiguration_n_138,
      \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ => dvsaerSPIConfig_n_1,
      \DVSAEROutput_DP_reg[2]\ => spiConfiguration_n_134,
      \DVSAEROutput_DP_reg[31]\(31) => spiConfiguration_n_82,
      \DVSAEROutput_DP_reg[31]\(30) => spiConfiguration_n_83,
      \DVSAEROutput_DP_reg[31]\(29) => spiConfiguration_n_84,
      \DVSAEROutput_DP_reg[31]\(28) => spiConfiguration_n_85,
      \DVSAEROutput_DP_reg[31]\(27) => spiConfiguration_n_86,
      \DVSAEROutput_DP_reg[31]\(26) => spiConfiguration_n_87,
      \DVSAEROutput_DP_reg[31]\(25) => spiConfiguration_n_88,
      \DVSAEROutput_DP_reg[31]\(24) => spiConfiguration_n_89,
      \DVSAEROutput_DP_reg[31]\(23) => spiConfiguration_n_90,
      \DVSAEROutput_DP_reg[31]\(22) => spiConfiguration_n_91,
      \DVSAEROutput_DP_reg[31]\(21) => spiConfiguration_n_92,
      \DVSAEROutput_DP_reg[31]\(20) => spiConfiguration_n_93,
      \DVSAEROutput_DP_reg[31]\(19) => spiConfiguration_n_94,
      \DVSAEROutput_DP_reg[31]\(18) => spiConfiguration_n_95,
      \DVSAEROutput_DP_reg[31]\(17) => spiConfiguration_n_96,
      \DVSAEROutput_DP_reg[31]\(16) => spiConfiguration_n_97,
      \DVSAEROutput_DP_reg[31]\(15) => spiConfiguration_n_98,
      \DVSAEROutput_DP_reg[31]\(14) => spiConfiguration_n_99,
      \DVSAEROutput_DP_reg[31]\(13) => spiConfiguration_n_100,
      \DVSAEROutput_DP_reg[31]\(12) => spiConfiguration_n_101,
      \DVSAEROutput_DP_reg[31]\(11) => spiConfiguration_n_102,
      \DVSAEROutput_DP_reg[31]\(10) => spiConfiguration_n_103,
      \DVSAEROutput_DP_reg[31]\(9) => spiConfiguration_n_104,
      \DVSAEROutput_DP_reg[31]\(8) => spiConfiguration_n_105,
      \DVSAEROutput_DP_reg[31]\(7) => spiConfiguration_n_106,
      \DVSAEROutput_DP_reg[31]\(6) => spiConfiguration_n_107,
      \DVSAEROutput_DP_reg[31]\(5) => spiConfiguration_n_108,
      \DVSAEROutput_DP_reg[31]\(4) => spiConfiguration_n_109,
      \DVSAEROutput_DP_reg[31]\(3) => spiConfiguration_n_110,
      \DVSAEROutput_DP_reg[31]\(2) => spiConfiguration_n_111,
      \DVSAEROutput_DP_reg[31]\(1) => spiConfiguration_n_112,
      \DVSAEROutput_DP_reg[31]\(0) => spiConfiguration_n_113,
      \DVSAEROutput_DP_reg[31]_0\(31 downto 0) => DVSAERConfigParamOutput_D(31 downto 0),
      E(0) => \DVSAERConfigReg_DP[AckDelayRow_D]\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0]\,
      \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]\ => spiConfiguration_n_78,
      \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ => multiplexerSPIConfig_n_4,
      \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]\ => spiConfiguration_n_79,
      \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ => multiplexerSPIConfig_n_8,
      \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_1\ => multiplexerSPIConfig_n_5,
      \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]\ => spiConfiguration_n_80,
      \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ => multiplexerSPIConfig_n_6,
      \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]\ => spiConfiguration_n_81,
      \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ => multiplexerSPIConfig_n_7,
      \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]\ => spiConfiguration_n_77,
      \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ => multiplexerSPIConfig_n_3,
      \MultiplexerConfigReg_DP_reg[Run_S]\ => spiConfiguration_n_58,
      \MultiplexerConfigReg_DP_reg[Run_S]_0\ => multiplexerSPIConfig_n_0,
      \MultiplexerConfigReg_DP_reg[TimestampReset_S]\ => spiConfiguration_n_76,
      \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ => multiplexerSPIConfig_n_2,
      \MultiplexerConfigReg_DP_reg[TimestampRun_S]\ => spiConfiguration_n_75,
      \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ => multiplexerSPIConfig_n_9,
      \MultiplexerConfigReg_DP_reg[TimestampRun_S]_1\ => multiplexerSPIConfig_n_1,
      \MultiplexerOutput_DP_reg[31]\(31 downto 0) => MultiplexerConfigParamOutput_D(31 downto 0),
      Output_SO => Output_SO,
      \ParamAddressReg_DP_reg[2]_rep_0\ => dvsaerSPIConfig_n_35,
      \ParamAddressReg_DP_reg[2]_rep_1\ => dvsaerSPIConfig_n_4,
      \ParamAddressReg_DP_reg[2]_rep_2\ => dvsaerSPIConfig_n_5,
      \ParamAddressReg_DP_reg[3]_0\ => dvsaerSPIConfig_n_6,
      \ParamAddressReg_DP_reg[3]_1\ => dvsaerSPIConfig_n_14,
      \ParamAddressReg_DP_reg[3]_10\ => chipBiasSelector_n_21,
      \ParamAddressReg_DP_reg[3]_11\ => chipBiasSelector_n_23,
      \ParamAddressReg_DP_reg[3]_12\ => chipBiasSelector_n_24,
      \ParamAddressReg_DP_reg[3]_13\ => chipBiasSelector_n_26,
      \ParamAddressReg_DP_reg[3]_14\ => chipBiasSelector_n_27,
      \ParamAddressReg_DP_reg[3]_15\ => chipBiasSelector_n_29,
      \ParamAddressReg_DP_reg[3]_16\ => chipBiasSelector_n_30,
      \ParamAddressReg_DP_reg[3]_17\ => chipBiasSelector_n_32,
      \ParamAddressReg_DP_reg[3]_18\ => chipBiasSelector_n_33,
      \ParamAddressReg_DP_reg[3]_19\ => chipBiasSelector_n_35,
      \ParamAddressReg_DP_reg[3]_2\ => dvsaerSPIConfig_n_17,
      \ParamAddressReg_DP_reg[3]_20\ => chipBiasSelector_n_36,
      \ParamAddressReg_DP_reg[3]_21\ => chipBiasSelector_n_51,
      \ParamAddressReg_DP_reg[3]_3\ => chipBiasSelector_n_10,
      \ParamAddressReg_DP_reg[3]_4\ => chipBiasSelector_n_11,
      \ParamAddressReg_DP_reg[3]_5\ => chipBiasSelector_n_14,
      \ParamAddressReg_DP_reg[3]_6\ => chipBiasSelector_n_15,
      \ParamAddressReg_DP_reg[3]_7\ => chipBiasSelector_n_17,
      \ParamAddressReg_DP_reg[3]_8\ => chipBiasSelector_n_18,
      \ParamAddressReg_DP_reg[3]_9\ => chipBiasSelector_n_20,
      \ParamAddressReg_DP_reg[4]_0\ => chipBiasSelector_n_38,
      \ParamAddressReg_DP_reg[4]_1\ => chipBiasSelector_n_40,
      \ParamAddressReg_DP_reg[4]_2\ => chipBiasSelector_n_42,
      \ParamAddressReg_DP_reg[4]_3\ => chipBiasSelector_n_44,
      \ParamAddressReg_DP_reg[4]_4\ => chipBiasSelector_n_46,
      \ParamAddressReg_DP_reg[4]_5\ => chipBiasSelector_n_48,
      ParamOutput_DP_Debug(31 downto 0) => ParamOutput_DP_Debug(31 downto 0),
      Q(3 downto 2) => ConfigParamAddress_D(4 downto 3),
      Q(1 downto 0) => ConfigParamAddress_D(1 downto 0),
      ReadOperationReg_SP_Debug => ReadOperationReg_SP_Debug,
      \SPIBitCount_D_Debug[5]\(5 downto 0) => O258(5 downto 0),
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => SPIClockSync_C,
      SPIMISO_DZO => SPIMISO_DZO,
      SPIMOSISync_D => SPIMOSISync_D,
      \SPIOutputSRegMode_D_Debug[2]\ => \SPIOutputSRegMode_D_Debug[2]\,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      \SyncSignalSyncFF_S_reg_rep__29\(0) => logiecResetSync_n_33,
      \SystemInfoOutput_DP_reg[13]\ => spiConfiguration_n_15,
      \SystemInfoOutput_DP_reg[13]_0\ => spiConfiguration_n_16,
      \SystemInfoOutput_DP_reg[13]_1\(5) => p_2_out(13),
      \SystemInfoOutput_DP_reg[13]_1\(4 downto 3) => p_2_out(6 downto 5),
      \SystemInfoOutput_DP_reg[13]_1\(2 downto 0) => p_2_out(2 downto 0),
      \SystemInfoOutput_DP_reg[13]_2\(5) => SystemInfoConfigParamOutput_D(13),
      \SystemInfoOutput_DP_reg[13]_2\(4 downto 3) => SystemInfoConfigParamOutput_D(6 downto 5),
      \SystemInfoOutput_DP_reg[13]_2\(2 downto 0) => SystemInfoConfigParamOutput_D(2 downto 0),
      \out\(2) => spiConfiguration_n_0,
      \out\(1) => spiConfiguration_n_1,
      \out\(0) => SPIOutputSRegMode_D_Debug(0)
    );
syncInputsToLogicClock: entity work.brd_testAERDVSSM_0_0_LogicClockSynchronizer
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => SPIClockSync_C,
      SPIClock_AI => SPIClock_AI,
      SPIInputSRegMode_D_Debug(0) => SPIInputSRegMode_D_Debug(0),
      SPIMOSISync_D => SPIMOSISync_D,
      SPIMOSI_AI => SPIMOSI_AI,
      \SPIOutputSRegMode_D_Debug[0]\(0) => \SPIOutputSRegMode_D_Debug[0]\(0),
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      SyncInClockSync_CO => SyncInClockSync_C,
      SyncInClock_AI => SyncInClock_AI,
      \SyncSignalSyncFF_S_reg_rep__13\(0) => logiecResetSync_n_18,
      \SyncSignalSyncFF_S_reg_rep__23\ => logiecResetSync_n_27,
      \out\(1) => spiConfiguration_n_0,
      \out\(0) => spiConfiguration_n_1
    );
systemInfoSPIConfig: entity work.brd_testAERDVSSM_0_0_SystemInfoSPIConfig
     port map (
      AR(1) => logiecResetSync_n_25,
      AR(0) => logiecResetSync_n_0,
      D(5) => p_2_out(13),
      D(4 downto 3) => p_2_out(6 downto 5),
      D(2 downto 0) => p_2_out(2 downto 0),
      LogicClk_CI => LogicClk_CI,
      O203(0) => DeviceIsMasterBuffer_S,
      Output_SO => Output_SO,
      Q(5) => SystemInfoConfigParamOutput_D(13),
      Q(4 downto 3) => SystemInfoConfigParamOutput_D(6 downto 5),
      Q(2 downto 0) => SystemInfoConfigParamOutput_D(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0 is
  port (
    USBClock_CI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    ADCClk_CI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC;
    SPISlaveSelect_ABI : in STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SPIMISO_DZO : out STD_LOGIC;
    SPIOutputSRegMode_D_Debug : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SPIInputSRegMode_D_Debug : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ParamOutput_DP_Debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SPIBitCount_D_Debug : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ReadOperationReg_SP_Debug : out STD_LOGIC;
    ConfigLatchInput_S_Debug : out STD_LOGIC;
    ChipBiasEnable_SO : out STD_LOGIC;
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC;
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    IMUClock_CZO : out STD_LOGIC;
    IMUData_DZIO : inout STD_LOGIC;
    IMUInterrupt_AI : in STD_LOGIC;
    IMUFSync_SO : out STD_LOGIC;
    SyncOutClock_CO : out STD_LOGIC;
    SyncOutSignal_SO : out STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    SyncInSignal_AI : in STD_LOGIC;
    SyncInSignal1_AI : in STD_LOGIC;
    SyncInSignal2_AI : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of brd_testAERDVSSM_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of brd_testAERDVSSM_0_0 : entity is "brd_testAERDVSSM_0_0,testAERDVSSM,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of brd_testAERDVSSM_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of brd_testAERDVSSM_0_0 : entity is "testAERDVSSM,Vivado 2018.1";
end brd_testAERDVSSM_0_0;

architecture STRUCTURE of brd_testAERDVSSM_0_0 is
  signal \^spiinputsregmode_d_debug\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^spioutputsregmode_d_debug\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of Reset_RI : signal is "xilinx.com:signal:reset:1.0 Reset_RI RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Reset_RI : signal is "XIL_INTERFACENAME Reset_RI, POLARITY ACTIVE_LOW";
begin
  SPIInputSRegMode_D_Debug(2) <= \^spiinputsregmode_d_debug\(0);
  SPIInputSRegMode_D_Debug(1 downto 0) <= \^spiinputsregmode_d_debug\(1 downto 0);
  SPIOutputSRegMode_D_Debug(2) <= \^spioutputsregmode_d_debug\(2);
  SPIOutputSRegMode_D_Debug(1) <= \^spiinputsregmode_d_debug\(1);
  SPIOutputSRegMode_D_Debug(0) <= \^spioutputsregmode_d_debug\(0);
  ChipBiasEnable_SO <= 'Z';
  IMUClock_CZO <= 'Z';
  IMUFSync_SO <= 'Z';
  SyncOutSignal_SO <= 'Z';
U0: entity work.brd_testAERDVSSM_0_0_testAERDVSSM
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      ChipBiasAddrSelect_SBO => ChipBiasAddrSelect_SBO,
      ChipBiasBitIn_DO => ChipBiasBitIn_DO,
      ChipBiasClock_CBO => ChipBiasClock_CBO,
      ChipBiasDiagSelect_SO => ChipBiasDiagSelect_SO,
      ChipBiasLatch_SBO => ChipBiasLatch_SBO,
      ConfigLatchInput_S_Debug => ConfigLatchInput_S_Debug,
      DVSAERAck_SBO => DVSAERAck_SBO,
      DVSAERData_AI(10 downto 0) => DVSAERData_AI(10 downto 0),
      DVSAERReq_ABI => DVSAERReq_ABI,
      DVSAERReset_SBO => DVSAERReset_SBO,
      LogicClk_CI => LogicClk_CI,
      O258(5 downto 0) => SPIBitCount_D_Debug(5 downto 0),
      ParamOutput_DP_Debug(31 downto 0) => ParamOutput_DP_Debug(31 downto 0),
      ReadOperationReg_SP_Debug => ReadOperationReg_SP_Debug,
      Reset_RI => Reset_RI,
      SPIClock_AI => SPIClock_AI,
      SPIInputSRegMode_D_Debug(0) => \^spiinputsregmode_d_debug\(0),
      SPIMISO_DZO => SPIMISO_DZO,
      SPIMOSI_AI => SPIMOSI_AI,
      SPIOutputSRegMode_D_Debug(0) => \^spiinputsregmode_d_debug\(1),
      \SPIOutputSRegMode_D_Debug[0]\(0) => \^spioutputsregmode_d_debug\(0),
      \SPIOutputSRegMode_D_Debug[2]\ => \^spioutputsregmode_d_debug\(2),
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      SyncInClock_AI => SyncInClock_AI,
      SyncOutClock_CO => SyncOutClock_CO
    );
end STRUCTURE;
