# FP2000 Simulator

A logic simulator for Aritech FP1200/FP2000 fire panels.

Intended to simulate and check panel configuration in scope of processing logic table.

### Project status

Project in design and early development phase

### Assumptions and goals

Application will read text files generated (printed) in PCC2000 application.

I stage:
Logic table

II stage:
Inputs, Outputs

III stage:
Zones, Areas and other

IV stage: - processing fire status of the panel, 
Sounder and Fire Brigade exits (and other internal processes of fire panel, 
that are out scope for of logic table processing)

## License

This project is licensed under the MIT License - see the LICENSE.md file for details

## Authors

Jerzy Balwi≈Ñski


Feel free to contact me via GitHub