#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e088687d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e08850c0f0 .scope module, "tb" "tb" 3 67;
 .timescale 0 0;
v000001e0886949c0_0 .var "P_addr", 31 0;
v000001e088694a60_0 .var "P_clk", 0 0;
v000001e0886feae0_0 .var "P_enable", 0 0;
v000001e0886fe0e0_0 .net "P_rdata", 31 0, v000001e08869ad60_0;  1 drivers
v000001e0886fe180_0 .net "P_ready", 0 0, v000001e08869ae00_0;  1 drivers
v000001e0886fe860_0 .var "P_rst", 0 0;
v000001e0886feb80_0 .var "P_selx", 0 0;
v000001e0886fe220_0 .net "P_slverr", 0 0, v000001e088693d20_0;  1 drivers
v000001e0886fec20_0 .var "P_wdata", 31 0;
v000001e0886fecc0_0 .var "P_write", 0 0;
S_000001e08868aec0 .scope module, "dut1" "AMBA_APB" 3 84, 3 1 0, S_000001e08850c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "P_clk";
    .port_info 1 /INPUT 1 "P_rst";
    .port_info 2 /INPUT 32 "P_addr";
    .port_info 3 /INPUT 1 "P_selx";
    .port_info 4 /INPUT 1 "P_enable";
    .port_info 5 /INPUT 1 "P_write";
    .port_info 6 /INPUT 32 "P_wdata";
    .port_info 7 /OUTPUT 1 "P_ready";
    .port_info 8 /OUTPUT 1 "P_slverr";
    .port_info 9 /OUTPUT 32 "P_rdata";
P_000001e08868b050 .param/l "access" 0 3 21, C4<10>;
P_000001e08868b088 .param/l "idle" 0 3 19, C4<00>;
P_000001e08868b0c0 .param/l "setup" 0 3 20, C4<01>;
v000001e08850c280_0 .net "P_addr", 31 0, v000001e0886949c0_0;  1 drivers
v000001e08868ac60_0 .net "P_clk", 0 0, v000001e088694a60_0;  1 drivers
v000001e08869acc0_0 .net "P_enable", 0 0, v000001e0886feae0_0;  1 drivers
v000001e08869ad60_0 .var "P_rdata", 31 0;
v000001e08869ae00_0 .var "P_ready", 0 0;
v000001e08869aea0_0 .net "P_rst", 0 0, v000001e0886fe860_0;  1 drivers
v000001e08869af40_0 .net "P_selx", 0 0, v000001e0886feb80_0;  1 drivers
v000001e088693d20_0 .var "P_slverr", 0 0;
v000001e088693dc0_0 .net "P_wdata", 31 0, v000001e0886fec20_0;  1 drivers
v000001e088693e60_0 .net "P_write", 0 0, v000001e0886fecc0_0;  1 drivers
v000001e088693f00 .array "mem", 0 31, 31 0;
v000001e0886940b0_0 .var "next_state", 1 0;
v000001e088694150_0 .var "present_state", 1 0;
E_000001e08868de50/0 .event anyedge, v000001e088694150_0, v000001e08869af40_0, v000001e08869acc0_0, v000001e088693e60_0;
v000001e088693f00_0 .array/port v000001e088693f00, 0;
v000001e088693f00_1 .array/port v000001e088693f00, 1;
E_000001e08868de50/1 .event anyedge, v000001e088693dc0_0, v000001e08850c280_0, v000001e088693f00_0, v000001e088693f00_1;
v000001e088693f00_2 .array/port v000001e088693f00, 2;
v000001e088693f00_3 .array/port v000001e088693f00, 3;
v000001e088693f00_4 .array/port v000001e088693f00, 4;
v000001e088693f00_5 .array/port v000001e088693f00, 5;
E_000001e08868de50/2 .event anyedge, v000001e088693f00_2, v000001e088693f00_3, v000001e088693f00_4, v000001e088693f00_5;
v000001e088693f00_6 .array/port v000001e088693f00, 6;
v000001e088693f00_7 .array/port v000001e088693f00, 7;
v000001e088693f00_8 .array/port v000001e088693f00, 8;
v000001e088693f00_9 .array/port v000001e088693f00, 9;
E_000001e08868de50/3 .event anyedge, v000001e088693f00_6, v000001e088693f00_7, v000001e088693f00_8, v000001e088693f00_9;
v000001e088693f00_10 .array/port v000001e088693f00, 10;
v000001e088693f00_11 .array/port v000001e088693f00, 11;
v000001e088693f00_12 .array/port v000001e088693f00, 12;
v000001e088693f00_13 .array/port v000001e088693f00, 13;
E_000001e08868de50/4 .event anyedge, v000001e088693f00_10, v000001e088693f00_11, v000001e088693f00_12, v000001e088693f00_13;
v000001e088693f00_14 .array/port v000001e088693f00, 14;
v000001e088693f00_15 .array/port v000001e088693f00, 15;
v000001e088693f00_16 .array/port v000001e088693f00, 16;
v000001e088693f00_17 .array/port v000001e088693f00, 17;
E_000001e08868de50/5 .event anyedge, v000001e088693f00_14, v000001e088693f00_15, v000001e088693f00_16, v000001e088693f00_17;
v000001e088693f00_18 .array/port v000001e088693f00, 18;
v000001e088693f00_19 .array/port v000001e088693f00, 19;
v000001e088693f00_20 .array/port v000001e088693f00, 20;
v000001e088693f00_21 .array/port v000001e088693f00, 21;
E_000001e08868de50/6 .event anyedge, v000001e088693f00_18, v000001e088693f00_19, v000001e088693f00_20, v000001e088693f00_21;
v000001e088693f00_22 .array/port v000001e088693f00, 22;
v000001e088693f00_23 .array/port v000001e088693f00, 23;
v000001e088693f00_24 .array/port v000001e088693f00, 24;
v000001e088693f00_25 .array/port v000001e088693f00, 25;
E_000001e08868de50/7 .event anyedge, v000001e088693f00_22, v000001e088693f00_23, v000001e088693f00_24, v000001e088693f00_25;
v000001e088693f00_26 .array/port v000001e088693f00, 26;
v000001e088693f00_27 .array/port v000001e088693f00, 27;
v000001e088693f00_28 .array/port v000001e088693f00, 28;
v000001e088693f00_29 .array/port v000001e088693f00, 29;
E_000001e08868de50/8 .event anyedge, v000001e088693f00_26, v000001e088693f00_27, v000001e088693f00_28, v000001e088693f00_29;
v000001e088693f00_30 .array/port v000001e088693f00, 30;
v000001e088693f00_31 .array/port v000001e088693f00, 31;
E_000001e08868de50/9 .event anyedge, v000001e088693f00_30, v000001e088693f00_31;
E_000001e08868de50 .event/or E_000001e08868de50/0, E_000001e08868de50/1, E_000001e08868de50/2, E_000001e08868de50/3, E_000001e08868de50/4, E_000001e08868de50/5, E_000001e08868de50/6, E_000001e08868de50/7, E_000001e08868de50/8, E_000001e08868de50/9;
E_000001e08868e3d0 .event posedge, v000001e08868ac60_0;
S_000001e0886941f0 .scope task, "initialization" "initialization" 3 88, 3 88 0, S_000001e08850c0f0;
 .timescale 0 0;
TD_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e088694a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886fe860_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0886949c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886feb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886feae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886fecc0_0, 0, 1;
    %end;
S_000001e088694380 .scope task, "read_stimulus" "read_stimulus" 3 127, 3 127 0, S_000001e08850c0f0;
 .timescale 0 0;
TD_tb.read_stimulus ;
    %wait E_000001e08868e3d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886fecc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0886feb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886feae0_0, 0, 1;
    %wait E_000001e08868e3d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0886feae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0886feb80_0, 0, 1;
    %load/vec4 v000001e0886949c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e0886949c0_0, 0;
    %wait E_000001e08868e3d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886feae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886feb80_0, 0, 1;
    %wait E_000001e08868e3d0;
    %vpi_call/w 3 143 "$strobe", "reading data from memory data_out=%0d   address_out=%0d", v000001e0886fe0e0_0, v000001e0886949c0_0 {0 0 0};
    %end;
S_000001e088694510 .scope task, "read_write" "read_write" 3 147, 3 147 0, S_000001e08850c0f0;
 .timescale 0 0;
TD_tb.read_write ;
    %pushi/vec4 2, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_tb.write_stimulus, S_000001e088694830;
    %join;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0886949c0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_tb.read_stimulus, S_000001e088694380;
    %join;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %end;
S_000001e0886946a0 .scope task, "reset" "reset" 3 99, 3 99 0, S_000001e08850c0f0;
 .timescale 0 0;
TD_tb.reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0886fe860_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886fe860_0, 0, 1;
    %end;
S_000001e088694830 .scope task, "write_stimulus" "write_stimulus" 3 107, 3 107 0, S_000001e08850c0f0;
 .timescale 0 0;
TD_tb.write_stimulus ;
    %wait E_000001e08868e3d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0886feb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0886fecc0_0, 0, 1;
    %vpi_func 3 112 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %store/vec4 v000001e0886fec20_0, 0, 32;
    %load/vec4 v000001e0886949c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e0886949c0_0, 0, 32;
    %wait E_000001e08868e3d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0886feae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0886feb80_0, 0, 1;
    %wait E_000001e08868e3d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886feae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0886feb80_0, 0, 1;
    %wait E_000001e08868e3d0;
    %vpi_call/w 3 123 "$strobe", "writing data into memory data_in=%0d adress_in=%0d", v000001e0886fec20_0, v000001e0886949c0_0 {0 0 0};
    %end;
    .scope S_000001e08868aec0;
T_5 ;
    %wait E_000001e08868e3d0;
    %load/vec4 v000001e08869aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e088694150_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e0886940b0_0;
    %assign/vec4 v000001e088694150_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e08868aec0;
T_6 ;
    %wait E_000001e08868de50;
    %load/vec4 v000001e088694150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v000001e08869af40_0;
    %load/vec4 v000001e08869acc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e0886940b0_0, 0, 2;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e08869ae00_0, 0, 1;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v000001e08869acc0_0;
    %nor/r;
    %load/vec4 v000001e08869af40_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e0886940b0_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e0886940b0_0, 0, 2;
    %load/vec4 v000001e088693e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v000001e088693dc0_0;
    %ix/getv 4, v000001e08850c280_0;
    %store/vec4a v000001e088693f00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e08869ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e088693d20_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %ix/getv 4, v000001e08850c280_0;
    %load/vec4a v000001e088693f00, 4;
    %store/vec4 v000001e08869ad60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e08869ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e088693d20_0, 0, 1;
T_6.9 ;
T_6.7 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001e08869acc0_0;
    %nor/r;
    %load/vec4 v000001e08869af40_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e0886940b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e08869ae00_0, 0, 1;
T_6.10 ;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e08850c0f0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000001e088694a60_0;
    %inv;
    %store/vec4 v000001e088694a60_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e08850c0f0;
T_8 ;
    %vpi_call/w 3 161 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 162 "$dumpvars" {0 0 0};
    %fork TD_tb.initialization, S_000001e0886941f0;
    %join;
    %fork TD_tb.reset, S_000001e0886946a0;
    %join;
    %fork TD_tb.read_write, S_000001e088694510;
    %join;
    %delay 80, 0;
    %vpi_call/w 3 166 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "APB\master.sv";
