.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000101110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
110000000000000000000110010011000000000000001000000000
001000000000000000000010000000100000000000000000001000
011000000000000001100000000101000000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000000000111100000001000001100111100000000
111000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001001110011000000000000
000000000000000000000010100000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000001000000000010000001001001100111100000000
001000000000000001000010000000001000110011000000000000
000000000000000000000010000000001001001100111100000000
001000000000000000000000000000001101110011000000000000
010000000000000000000110000111101000001100111100000000
001000000000000000000000000000100000110011000000000000

.logic_tile 5 4
110000000000000000000110110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010100001011010100000000000000000
011000000000000000000100001001101111000000000000000000
000000000000001101100110110101001110001100110110000000
001000000000000101000010100000110000110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110001101101111100000000000000000
001000000000001101000000001101101010000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
110000000000000101000000000000000001000000001000000000
001000000000000000100000000000001101000000000000001000
011000000000000000000110010101100000000000001000000000
100000000000000000000010000000100000000000000000000000
110000000000000101000110010101001000010100001100000000
011000000000000000100010000101100000000001010000000000
000000000000001000000010100101001000010100001100000000
001000000000000001000100000001100000000001010000000000
000000000000000000000000010101101000010100001100000000
001000000000000000000011100101000000000001010000000000
000000000000000001100000010000001001000100101100000000
001000000000000000000011000001001100001000010000000000
000000000000000000000000000000001001000100101100000000
001000000000000000000000000101001001001000010000000000
110000000000000011100000000000001001000100100100000000
111000000000000000100000000001001001001000010000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
110000000000000000000000000000001000001100111100000000
001000000000000000000000000000001100110011000000010000
011000000000000001100000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000000001100110000111001000001100111100000000
111000000000000000000000000000100000110011000000000000
000000000000000000000000010101001000001100111100000000
001000000000000000000010000000100000110011000000000000
000000000000001000000000000000001001001100111100000000
001000000000000001000000000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
001000000000000001000000000000001000110011000000000000
000000000000000000000010110101101000001100111100000000
001000000000000000000010000000100000110011000000000000
010000000000000000000110000111101000001100111100000000
001000000000000000000000000000100000110011000000000000

.logic_tile 5 5
110000000000000000000110000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
011000000000001101100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000101100010110001101011000000000000000000
111000000000000000000110100101011000000000010000000000
000000000000001000000000000000000000001111000100000000
001000000000000001000010100000001001001111000000000000
000000100000000000000000010101100001100000010000000000
001001000000000000000010001001101101000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000001011000001100000010010000010
001000000000000000000000000101101101000000000010100000

.logic_tile 6 5
110000000000000001100010111001101000000000010000000000
001000000000000000000110001111011001000000000000000000
011000000000000001100010100101111001000010000000000000
100000000000000101000010110000111111000010000000000000
110000000000000111100010100000001010000010100000000000
011000000000000000000010101101010000000001010000000000
000000000000001101000010101101111001000000000000000000
001000000000000001000110100111111111000010000000100000
000000000000000000000000001001101000100000000000000100
001000000000000000000011111111011001000000000000000000
000000000000001000000000001001111011000010000000000000
001000000000001101000000001101001001000000000000000000
000000000000000000000000000000011010000011000000000000
001010000000000000000000000000001010000011000000000000
110000000000000000000110010111100000000000000100000000
011000000000001001000010001001101000001111000000000000

.logic_tile 7 5
010010100000001000000000010000000000000000000000000000
001001000000000111000010100000000000000000000000000000
000000000000000001000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001001100000000000000000000000
001000000000000000000011100101101001010000100000000001
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111000101001101000000010000000000
001000000000010000000100000001111100101000010000000011
000000000000000000000000000101101001010000110000000000
001000000000000111000000000000011000010000110000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000000101000000010110100100000000
100000000000010000000000000000000000010110100000000000
110000000000000001100000001011111111000000000000000000
101000000000000000000000001011001111000010000000000100
000000000000000000000000000111111100000010100000000000
001000000000000000000000000000110000000010100000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000101100110010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000001000000110100101000001001100110100000000
101000000000000101000000000000001101110011000000000000

.logic_tile 9 5
110000000000000000000000000000000000000000001000000000
001000000000000000000000000000001010000000000000001000
011000000000001000000000010101100000000000001000000000
100000000000000001000010000000100000000000000000000000
110000000000000101100000000111001000001100111100000000
101000000000000000000000000000100000110011000000000000
000000000000000000000110100111001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000100
001000000000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000000000000110010000001001001100111100000000
001000000000000000000010000000001001110011000000000000
010000000000000000000110000111101000001100111100000000
101000000000000000000000000000100000110011000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
100000000000000000000010100000001000001100111100000000
000000000000000000000000000000001100110011000000010000
011000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000000001100110010101001000001100111100000000
110000000000000000000110000000100000110011000000000000
000000000000000000000010100000001000001100110100000000
000000000000000000000010100000001101110011000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100011001010000000000000000000
000000000000000000000000001101111010000010000000000000
010000000000000000000000000011011011000010000000000000
000000000000000000000000001001011011000000000000000000

.logic_tile 5 6
000001000000000111000000001111111010000001010000000000
000000000000000000000000001001010000000011110000000000
000000000000000001100000001111011001011001000000000000
000000000000001001000011101101111110010101000000000000
000000000000000001100000011101101101101000000000000000
000000000000000111000010000001111001000100000000000000
000000000000000000000010011000000000001001000000000100
000000000000000000000111111011001000000110000000000100
000000000000000000000111000101011111100001010000000000
000000000000000000000100000111101001110011010010000000
000000000000000111000010010111000000111111110000000000
000000000000000000000011000111101010101111010000000000
000000000000001101000011101111011101000000010000000000
000000000000000001100010011111101011010100010000000000
000000000001010000000111011011101011000000000000000000
000000000000000001000110000001101111000110100000000000

.logic_tile 6 6
100000000000000001100000001101101110001111110000000000
000000000000000101000010111001111000001011000000000000
011000000001000111100000000011101101000000100000000000
100000000000101101000010010111011100000000000000000000
110000000000000000000110010111101011100000110000000000
110000000000000101000010010011001000010000010000000000
000000000000000011100000001101001001010110100100100000
000000000000000000100010000001111101010010100000000000
000000000000001000000110000101011011000010000000000000
000000000000000001000011101101111001000011000000000000
000000000000000001000110000101011100101000010000000000
000000000000000111000010111101111000000000000000000000
000000000000000000000110100011001010000111000000000000
000000000000000001000010000000111001000111000000000000
010000000000001000000000000001100000000000000000000000
110000000000000001000000000101000000101001010000000000

.logic_tile 7 6
000000000000000000000011111000001001000010110000000000
000000000000000000000110100111011101000001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000101100000010001100000000000000000000000
000000000000000000000010100000000000000001000000000000
000010100000001000000000000101101010011110100000000000
000000001010000001000000000101111100011111110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000001111011110000100000000000000
000000000000000111000000000101001001000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 6
000000000000000101000000010111001101000000000000000000
000000000000000000000010010111001010000000100010000000
000000000000000000000010100111001110010000000000000000
000000000000000000000000000111101011000000000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000001100000000001011100100000000000000000
000000000000000000100000000001101111000000000000000000
000000000000000101000000000001011000000010000000000000
000000000000000000000000001001011011000000000000000001
000010100001011000000000000101101011000010000000000000
000001000000100101000000000011011001000000000000000001
000000000000001101100110100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 9 6
100000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000110000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000001001100000010101001000001100111100000000
100000000000000001000010000000100000110011000000000100
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001001110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000100
000000000000000000000000000000001100110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101001111011000010000000000000
000000000000000000000110110101101001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000111000000000000000100000000
000000000000000000000000000000100000000001000000100000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000010000101111101000010000000000000
000000000000000000000100000111011000000000000000000000
000000000000001000000000001000011010101000000000000000
000000000000000001000010011101000000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000101000000000111101100100000010000000000
000000000000001101100010111001101011111000100010000000
000000000000001000000000000101001001000000000000000000
000000000000001011000000000011011001000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100010000000011010110000000000000000
000000000000000000000100000000011111110000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 7
000000000000011000000000010011000001100000010000000000
000000000000010111000010000001101111000000000000000000
000000000000000111000010000111100000001001000000000000
000000000000001111100100000000001110001001000000000001
000000000011000000000000000101001111010100100000000000
000000000110110101000011111011101000111000110000000000
000000000000000000000000011001101001101110100000000000
000000000000000000000010101101011110101000100000000000
000000000000001011100011100000011100000110110000000000
000000000000011011000011100111011100001001110000000001
000000000000000000000010101000001111010111100000000000
000000000000000000000110111001001111101011010000000000
000000000000011001000000000101011001100000000000000000
000000000000000001000011110000001101100000000000000000
000000000000000001100011100000000000100000010000000000
000000000000001111000010110011001111010000100000000000

.logic_tile 6 7
000000000001010101000110010111101110010000000000100100
000000000000001101100010000000011001010000000000000000
000000000000000000000110101011011011010100000000000000
000000000000000000000010110011101111001000000000000000
000000000000000101100110100101011101111111100000000000
000000000000000111000011100111111100111110000000000000
000000000000000011100010111001011010000010000000000000
000000000000000000100110001001011100000000000000000000
000000000000000001100000000000011101000000100000000000
000000000000000000000010010111011100000000010000000000
000000000000000001000111000001101010000000000000000000
000000000000000001000011110001101110100000000000000010
000010000000001011100000011101011101100000000000000000
000000000000000001100011010111011101000000000000000000
000000000000001101100110001101011110000000000000000000
000000000000000001000110001101111001100000000000000000

.logic_tile 7 7
100010000010000000000000000011111100110000100000000000
000000000000000111000010010000101000110000100000000001
011000000000100101000110100000000000000000000000000000
100000000001000000100010100000000000000000000000000000
010000000101000111000011101001111000110111110100100000
010000000000100000100000001001011010111111110000000010
000000001100000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001000110000111101011111111000000000000
000000000000000000000100000111111010111100010000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000001001100110011001111001000100000000000000
000000000000001001100110010001011001000000000000000001
000000000000001001100010100001000000101001010000000000
000000000000001001100000001001100000000000000000000000
000000000000000000000000000101001010000000000000000000
000000000000000000000000000101101001001000000000000100
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001100001000110000000000000
000000000000000000000000000000101001000110000000000001
000000000000000000000000000000001011000100000000000000
000000000000000000000000000101001000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
100000000000000000000000010101001000001100111100000000
000000000000000000000010000000000000110011000000010000
011000000000001000000000000111001000001100111100000000
100000000000000001000000000000000000110011000000000000
110000000000001000000110000000001000001100111100000000
100000000000000001000000000000001001110011000000000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000000001100000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000000000000000010000000001000000001000000000
000000000000000000000010000000001010000000000000000000
010000000000000000000110010101001000001100111100000000
100000000000000000000010000000100000110011000000000001
000000000000000000000110000101001000001100111100000000
000000000000000001000100000000100000110011000000000001
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000

.logic_tile 2 8
000000000000000001100010100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000000011000000011111000000000
000000000000000001000011110000011000000011110000000000
000000000000000000000110110000001010000011111000000000
000000001010000000000010100000011101000011110000000000
000010000000001101100110110000001010000011111000000000
000000000000000101000010100000011101000011110000000000
000000000000000000000110010000011011000011111000000000
000010000000000000000010000000001000000011110000000000
000000000000000001100000010000011011000011111000000000
000000000000000000000010000000001100000011110000000000
000000000000000000000000000000011011000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000000000000110000111111010000011111000000000
000000000000000000000000000000110000000011110000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000101111110000000000000000000
000000000000000000000000001111011100001000000010000000
000000000000001101000000000000011010000011000000000000
000000000000000001100010110000011010000011000000000000
000000000000000000000000001001101101000000100000000000
000000000000001101000000000001011001000000000000000000
000000000000000000000010100011111101100000000000000000
000000000000001101000100000000011100100000000000000000
000000000000000000000110001000011100100000000010000100
000000000000000101000010011011001101010000000000000000
000000000001010001100000001111000000101001010000000000
000000000000101001000010010111100000000000000000000010
000000000000000000000010100111011111000000100000000001
000000000000000000000010100011111111000000000010000000
000000000000000000000010100111101101000000000000000000
000000000000000101000010101111101111000010000000000010

.logic_tile 5 8
000000000000001101100010101101111100000110000000000000
000010000000000001000100000011101101000101000000000000
000000000000000111100000010101111111000011100000000000
000000000000001101100011100000111110000011100000000000
000000000000000000000110100001001010100000000000000000
000000000000000000000010111111011000100000010000000000
000000000000001000000111111001101010010000000000100000
000000000000000001000010100001111110000000000000000000
000000000000001001100000001001001101011100000000000000
000000000000001001000010110011101000111000000000000000
000000000000000011100010111011101100001000000000000000
000000000000001001100110000101101111000000000000000000
000000000000000101000110111000011100000010100000000000
000000000000001001100010100111010000000001010010000000
000000000000001101000011100101001111000000000000000000
000000000000001011100010010001101111000100000000000000

.logic_tile 6 8
000010000000000001000000000101101010011000000000000000
000001000000000000100000001011111110110000000000000000
000000000000001111100000001111000000000000000000000001
000000000000000001000000000001100000010110100000000000
000000000000000000000110011000001100101000000000000000
000000000100000000000010000111010000010100000000000000
000000000000000000000000001011101110000001000000000000
000000000000000000000010000111111110000000000000000000
000000000000000000000111000000011100101000000000000000
000000001010000000000110011101010000010100000000000000
000000000000000000000111001111101110000010000010000000
000000000000000000000110110111111111000000000000000000
000000000000000001000010100101000001000110000000000000
000000000000001101100110110000101000000110000000000000
000000000000000001100010101111011000001000000000000000
000000000000001101000100001101001000101100000000000000

.logic_tile 7 8
000000100000000000000011100000000000000000000000000000
000001001100000000000111100000000000000000000000000000
000000000000001000000000000111001100001000000000000000
000000000000000001000000001001011100100001010000000000
000001000001000001100000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000100000000111000000010001001101111000000000000000
000001000000000000000011011011101010001100010000000000
000000000000001111100000001101101010000001000000000000
000000000000000111000000001111101010000000000000000000
000010100001010001000000001101111100010110110000000000
000000000000000000000000000001101001100010110000000000
000000000000000000000000011000011100010100000000000000
000000000000001101000010000111000000101000000000100000

.logic_tile 8 8
000000000000001011100110001001001011000000000000000000
000000000000001001000110100011101010010000000000000000
000000000000000101000000001001001100000001000000000000
000000000000000000000010100001101111000000000000000000
000000000000001001100111010000000000100000010000000000
000000000000001001100010010001001010010000100000000000
000001000000000001000000000101001100000000000000000000
000000100000000000000000001111100000000001010000000000
000000000000001000000000001001011110101000000000000000
000000000000000101000000001001010000000000000000000000
000000000000100000000000000001001010000000000000000000
000000000001000001000000001001111011001000000000000000
000000000000000000000000000001001010000000000000000000
000000000000000000000010000101111000000000100000000000
000000000000000000000000010011011100000000000000000000
000000000000000000000010001001001011000000100000000000

.logic_tile 9 8
100000000000000000000000000000001000001100110100000000
000000000000000000000000000011000000110011000000010000
011000000000000101000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000001101111001000010000000000000
100000000000000101000000001101101000000000000000000100
000000000000000011100010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011011010000010000000000000
100000000000000000000000000000001010000010000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 9
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000000000110011000000010001
111000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000000100
010000000000001001100000000000001000001100111100000000
100000000000000001000000000000001001110011000000000001
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000100
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000001001100110000111101000001100111100000000
000000000000000001000000000000100000110011000000000100

.logic_tile 2 9
000000000000000000000110000111001010000011111000000000
000000000000000000000000000000000000000011110000010000
000000000000000000000000010111001010000011111000000000
000000000000000000000010000000000000000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011101000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011001000011110000000000
000000000000000000000000010000011011000011111000000000
000000000000000000000010000000001100000011110000000000
000000000000101000000000000111111010000011111000000000
000000000001000001000000000000000000000011110000000000
000000000000001001100000000000011011000011111000000000
000000000000000001000000000000011001000011110000000000
000000000000000001100110000111111010000011111000000000
000000000000000000000000000000110000000011110000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000101111001100000000000000000
000000000000000000000000000000101111100000000000000010
000000000000000101000010101011001101000010100000000000
000000000000000000100000001111011100000010000000000000
000000000000001000000010100000011001110000000000000000
000000000000001111000000000000011010110000000010000000
000000000000000101000010100101000001010110100000000000
000000000000001101000110110101101010000110000000000000
000000000000001000000000010011101110000001010000000000
000000000000001011000011000000110000000001010000100000
000000000000000111000110100111111011100000000010000100
000000000000000000000000000000001110100000000010000000
000000000000000000000010111000011011000011100010000001
000000000000000000000010100101001011000011010010000010
000000000000001101000010100111000001100000010000000000
000000000000000001000010100000101001100000010000000010

.logic_tile 5 9
100000000000000101000110101001001000010111110100100000
000000000000000000000010101011010000111111110000000000
011000000000000101000000000111111011100000000000000001
100000000000000000000000000000011100100000000000000000
010000000000000101100010010101000000011111100100000000
110000000000001101000010100000001001011111100000000000
000000000000000001100010100101101010100000000100100000
000000000000000000000111101011001111000000001000000111
000000000000000001100010000001111011011111110110000000
000000000000000000000010111111011010011111101000100010
000000000000001101000111010000000000000110000000000000
000000000000001111100010101101001100001001000000000000
000000000000000101000110010101011100010111110100000000
000000000000000000000110010111010000111111110000000000
110000000000000001100000001011000000010110100100000000
010000000000000000100000001011100000111111110000000000

.logic_tile 6 9
000000000000000111000010100001101101010111100000000000
000000000000000000000100001101001101001011100000000001
000000000000000101000110110000000001100000010000000000
000000000000100000000010001101001001010000100000000000
000010100000000101100010110000011011000000110000000000
000000001100000000000010100000011100000000110000000000
000000000000001000000010100111111010100000000000000000
000000000000000001000110001111011001000000000010000000
000000000000000001100010100011011100101000000000000001
000000000000000000000100000111100000000000000000000000
000000000000001101000000000111111000100000000000000000
000000000000000111100010110111111000000000000000000000
000000000000000001100000010000011010000011100000000000
000000001110000001000010000111001011000011010000000000
000001000000000001100110011000001011000001000000000000
000010000000000000000110011111001010000010000000000000

.logic_tile 7 9
100010000000000000000000001101011001000000100000000000
000001000000001101000000001011001100000110000000000000
011000000000000101000110100101100000000000000100000000
100000000000000000100000000000000000000001000010000001
010000000000001000000110001111111010101001000000000000
110000000001010101000011100011111101011101000000000000
000000000000100111000000011011011110101000000000000000
000000000000010000100011010111010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000001000011000000000000000000000000000000
000000000000001000000000011001000001110110110000000000
000000000000000011000011011001001110100000010010000000
000000000000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000001000000111000111111100010110100000000000
000000000000001011000010111111111011000110100000000000

.logic_tile 8 9
000000000000000101000011110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100011011010100000000000000000
000000001100000101000010100000101001100000000000000000
000000100000000111000110001011011010100000000000000000
000000000000000001000110000001111001000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001111001010100000000000000000
000000000000000000000000001101111010000000000000000000
000000000000000000000010001001101010100000000000000000
000000000000000000000000000101111101000000000000000000
000000000000000000000000000001011001100000000000000000
000000000000000000000000000001101010000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000011010000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
111000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000001000000110010111101000001100110100000000
000000000000000001000010000000100000110011000000000000

.logic_tile 2 10
000000000000000101000000000111001010000011111000000000
000000000000000000100000000000000000000011110000010000
000000000000000000000000010111001010000011111000000000
000000000000000000000010000000000000000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011101000011110000000000
000000000000000101100110110011101010000011111000000000
000000000000000000000010100000011101000011110000000000
000000000000000000000110010001000001000010101000000001
000000000000000000000010000000001100000001010010000001
000000000000001001100110000011111011000011111000000000
000000000000000001000000000000001100000011110000000000
000000000000001001100000000111111011000011111000000000
000000000000000001000000000000011001000011110000000000
000000000000001000000000000000011011000011111000000000
000000000000000001000000000000011101000011110000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000110010001011011101111110010000000
000000000000000000000110010000101110101111110000000000
000000000000001000000110010001111110111100000000100000
000000000000001001000110011001010000000000000000000000
000000000000001000000000001011111010110110100000000000
000000000000001001000000001101011001011111110000000000
000000000000000000000110011001101001010111100000000000
000000000000000101000110000011011001101111010000000000
000000000000000000000110101011011010101000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000001100000000000011000000010100000000000
000000000000000000000000000101010000000001010000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000001100000010110100010000010
000000000000000101100110000001011001000000000000000001
000000000000000000000000000101111001001000000010000010

.logic_tile 5 10
000000000000000001100010110111101100000010100000000000
000000000000000000000010100101000000000000000000000000
000000000000000000000110001101100000001001000000000000
000000000000000101000010101001001001000000000000000000
000000000000000101100000001001100000010110100000000000
000000000000000101000010100111100000111111110000000000
000000000000000101100010100001100000010000100000100000
000000000000000000000000000000001001010000100000000000
000000000000100101000000010001000000010000100000000000
000000000011010000100010011011001001000000000000000000
000000000000000000000000000000011000010100000000000000
000000000000000000000000000101010000101000000000100010
000000000000100000000000001000001010010100000000000000
000000000001010000000000001001000000101000000000100000
000000000000000001100000000000011010000011000000000000
000000000000001101000000000000011011000011000000100010

.logic_tile 6 10
000001000000000000000000010000000000000000000000000000
000010100000000101000010100000000000000000000000000000
000000000000001000000110001001011100000001010000000000
000000000000000011000010110111110000101001010000000000
000000000000000000000000010011011001100000000000000001
000000000000000000000011000001011000000000000000000000
000000000000001000000010111111000001000110000000000000
000000000000000001000111111011001010000000000000000000
000001000000001101000110101000000001100000010000000000
000000100000001001100000000011001101010000100000000000
000000000000001000000111010001111010100001010000000100
000000000000101001000110001011111011000000000000000000
000000000000000001100000010111101111010000000000000000
000000000000000000100010010011111111000000000000100110
000000000000001000000110010001000001001001000000000000
000000000000000111000110010000101011001001000000000000

.logic_tile 7 10
100000000000000000000000000111000000010110100000000000
000000000000000000000000001111000000111111110010000000
011000000000001000000110001000011001001001010000000000
100000000000001011000110110101011101000110100000000000
000010000000010000000000001000011010000001010000100000
000001000000100000000000000011010000000010100000000000
000000000000001001100000011011111110000001000000000000
000000000000000001000010000111011101001001000000000100
000000000000000000000110110111011001000110100000000000
000000001110000000000010100000111000000110100000000000
000000000000001000000010101011011011000001000110000101
000000000000000101000100000101101111000000000000100010
000000000000001000000010100000011001000000110000000000
000000000000001001000110110000011000000000110000000100
000000000000000000000110010111100001011111100000000001
000000000000001101000110100000101110011111100000000000

.logic_tile 8 10
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000001001001000000000000
000000000000000000000010101111001011000110000000000000
000000000000000000000010100011111111010111100000000000
000000000000000000000000001101011001001011100000000000
000000000000000101000000010011111010001001010000000000
000000000000000000000010000111001001010110100000000000
000000000000000000000000001011111110110011110000000000
000000000000000000000000001001011011010010100000000000
000000000000000111100000000000000000000000000000000000
000000000000000001100011110000000000000000000000000000
000000000000000000000000011001011001100000000000000000
000000000000001111000010000011101101000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000000000000000010001101010000010000000000000
000000000000000101000011010101111000000000000000000000
011000000000001000000010110000011000000100000110000000
100000000000001001000011010000000000000000000000000000
010000000000001101000110100011011101000010000000000000
110000000000001011000110101001001001000000000000000000
000000000000001001100000010011011010100000000000000000
000000000000000011000011000111101010000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000001111001111000010000000000000
000000000000000000000000001101011010000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000011101101000011100000000000001
000000000000000000000011001101001011111100000000010100
111000000000000000000000010000000001001111000000000000
000000000000000000000011010000001110001111000000000000
010000000000001000000110100000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001111111110100000000000000000
000000000000000000000000000111011111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001101100000001100110100000000
000000000000000000000100001001100000110011000000100000
000000000000001001100000010001101001000010000000000000
000000000000001001100010010101111011000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000110000011100001010110100001000000
000000000000000101000100001101001101011111100000000000
000000000000000011100110010001100001100000010010100000
000000000000000101000110011001101001000000000000000000
000000000000000000000010100000011111001000000000000000
000000000000000101000011100001001011000100000000000000
000000000000000001000010100000000001010000100000000000
000000000000001111000010101101001111100000010000000010
000000000000000000000000000001000001100000010000000000
000000000000000000000000000000101011100000010000100010
000000000000001001100000001101111101000001000000000000
000000000000000001000010000111001000000000000000000000
000000000000000000000000001101101011000100000000000000
000000000000000000000000001111001000101000000000000000
000000000000001000000110011101100000101001010000000000
000000000000000101000010001101100000000000000000000000

.logic_tile 5 11
100000000000000000000000010111000000010000100000000000
000000000000000000000010100000101010010000100000000000
011000000000001000000110100001001111001000000000000000
100000000000001001000011110000111110001000000000000000
110000000000000101100000000011000000000000000100000000
010000000000000001000010100000100000000001000000000010
000000000000001000000010100001111000000001010000000000
000000000000000101000010100101100000000000000000000000
000000000000001000000111010101111101011111110000000000
000000000000001001000010100000111011011111110000100000
000000000000000000000010001000011011100000000000000000
000000000000000000000000001111011011010000000000100010
000000000001000001100110010001111110000000100000000000
000000000000000000100010110111101100000000000000000000
000000000000001000000000010001100001000000000000000000
000000000000001001000010011101001010000110000000000000

.logic_tile 6 11
000000100000000000000000000101111111000100000000000000
000000000000000000000000001111111010000110000000000000
000000000000001101100110110000011001001000000000000000
000000000000000101000010100011001000000100000000000000
000000000000001001100000000000011000110000000000000000
000000000000000101000000000000001110110000000000100000
000000000000000101100000011001100001100000010000000000
000000000000000000000010011001101110000000000000000000
000000100000000001000000001111111000100000000000000000
000000000000000000000000001001011010000000000000000000
000000000000000000000000000000011000110000000000000000
000000000000000000000000000000001100110000000000000000
000000000000000101000110001101101010000010100000000000
000001000000000000100000000101101110000000100000000000
000000000000001001100000011111111001011111110000000000
000000000000001001000010100111011001111111110010000010

.logic_tile 7 11
100000000000000101000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000101000000001000000000100000010010100000
100000000000000000000000000001001111010000100000000000
000000000000000001100000000001000001001001000110100001
000000000000000000100000000101001111000000000000100010
000000000000000101000110100000011011001100000000000000
000000000000000000100000000000011111001100000000000000
000000000000000101000000000000011000000011110000000000
000000001100000000100000000000000000000011110000000000
000000000000000000000110000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000001100000010011101101000001000000000000
000000000000000000000010000111101010000000000010100000
000000000000000000000011110001001010000000000110000000
000000000000000000000010000001100000010100000000100000

.logic_tile 8 11
100000000000000000000000000000011110000100000100000000
000000000000000000000011100000010000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 9 11
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000001
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001100000000000000001000
111000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000000000000000010101001000001100111100000000
001000000000000000000010000000100000110011000000000000
000000000000001000000110000000001000001100111100000000
001000000000000001000000000000001101110011000000000000
000000000000000000000110010101101000001100111100000000
001000000000000101000010100000000000110011000000000000
000000000000000001100000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000100000110011000000000000
110000000000000000000000010101101000001100111100000000
001000000000000000000010000000100000110011000000000000

.logic_tile 2 12
010000000000000000000110110000000000000000000000000000
001000000000001101000010100000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000010000001010001100110100000000
001000000000000000000010000001010000110011000000000000
000000000000001101100000000101111001000010000000000000
001000000000000101000000001001011010000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000001001110010100000000000000
001000000000000000000000001101110000000000000000000000

.ramt_tile 3 12
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
110000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
011000000000000000000000000000001010000011110100000000
100000000000000000000000000000000000000011110000000000
110000000000000001100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000010110100000000000
001000000000000000000000000001000000101001010001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
111000000000000000000000000101000000111111110100000000
000000000000000000000000000111000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
001000000000000000000000000000000000000000000000100000

.logic_tile 6 12
110000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
011000000000000000000000000111111101101111010100000000
100000000000010000000000000101111110101011010000000000
000000000000000101100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
001000000000000001000010010000000000000000000000000000
000000000000000000000110100000001100000010100000000000
001000000000000000000000001001010000000001010000000000
000000000000000001100000001000001011010110000000000000
001000000000000000100010000101001100101001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110000000011011000001110000000000
001000000000000001000000001011001011000010110000000000

.logic_tile 7 12
110000001000000111000000000000000001000000001000000000
001000000000000000100000000000001000000000000000001000
011000000000000101100000010011111000001100111000000000
100000000000000101000011010000101000110011000000000100
000000000000000101100010100001001001001100111000000000
001000000000000000000010100000001010110011000000000000
000000000000001101000000000101001000001100111000000000
001000000000000001000000000000001000110011000000000000
000000000000000000000000001001001000001100110000000000
001000000000000000000000000111000000110011000000000000
000000000000000000000000011001101011110000100100000000
001000000000000000000010000001111010110000110000000000
000000000000000000000000000000001010000011110000000000
001000000000000000000000000000010000000011110000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000011110100000001
000000000100000010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000001010000000000
000001111000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000001000000000000000001000001100111100000000
001000000000000001000000000000001000110011000000010000
111000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
010000000000000001100110010101001000001100111100000000
001000000000000000000010000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000001001100000010000001001001100111100000000
001000000000000001000010000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001101110011000000000000
110000000000000000000110000111101000001100111100000000
001000000000000000000000000000100000110011000000000000

.logic_tile 2 13
010000000000001101100110100000001110000011110100000000
001000000000000101000000000000000000000011110000000000
111000000000001101100010111011111011100000000000000001
000000000000000101000010101001101101000000000010000000
010000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000001000000000001001011001000010000000000000
001000000000000001000000001001101000000000000000000000
110000000000000000000110000001011110000010000000000000
001000000000000000000100000001011011000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000001000000000000000000100000001
001000000000000000000000000111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000000000001000000110000000001000001100111100000000
000000000000000001000000000000001100110011000000000000
010000000000001000000000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 14
000000000000001101100110010000000000000000000100000000
000000000000000101000010100101000000000010000000000000
111000000000001101100110100000000000001111000000100100
000000000000000101000000000000001110001111000000000000
110000000000000001100110100001101010000100000000000000
110000000000000101000000000000101100000100000000000000
000000000000000000000000011001001000000010000000000000
000000000000000000000010101011011000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000010000000000110000000011110100000000000000000
000000000000000000000100001001011111010000000000000000
000000000000001000000111110000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000110001101011001000010000000000000
000000000000000000000000001101101000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001100110011000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000111101000111101010000000000
000000000000000000000000000000110000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]_$glb_sr
.sym 2 enable_SB_LUT4_I3_O_$glb_ce
.sym 3 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]_$glb_sr
.sym 4 delay_counter_SB_DFFE_Q_E_$glb_ce
.sym 5 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 6 spi_clk$SB_IO_OUT_$glb_clk
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O_$glb_ce
.sym 634 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 748 delay_counter[2]
.sym 749 delay_counter[3]
.sym 750 delay_counter[4]
.sym 751 delay_counter[5]
.sym 752 delay_counter[6]
.sym 753 delay_counter[7]
.sym 827 spi_dc$SB_IO_OUT
.sym 830 clk$SB_IO_IN
.sym 836 clk$SB_IO_IN
.sym 856 clk$SB_IO_IN
.sym 860 delay_counter[8]
.sym 861 delay_counter[9]
.sym 862 delay_counter[10]
.sym 863 delay_counter[11]
.sym 864 delay_counter[12]
.sym 865 delay_counter[13]
.sym 866 delay_counter[14]
.sym 867 delay_counter[15]
.sym 896 clk$SB_IO_IN
.sym 944 delay_counter_SB_DFFE_Q_E
.sym 952 spi_dc$SB_IO_OUT
.sym 959 spi_dc$SB_IO_OUT
.sym 966 delay_counter_SB_DFFE_Q_E
.sym 974 delay_counter[16]
.sym 975 delay_counter[17]
.sym 976 delay_counter[18]
.sym 977 delay_counter[19]
.sym 978 delay_counter[20]
.sym 979 delay_counter[21]
.sym 980 delay_counter[22]
.sym 981 delay_counter[23]
.sym 1032 delay_counter_SB_DFFE_Q_E
.sym 1088 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 1089 spi_dc$SB_IO_OUT
.sym 1090 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 1091 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 1093 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 1169 spi_clk$SB_IO_OUT
.sym 1204 clk_counter_tx[2]
.sym 1205 clk_counter_tx[3]
.sym 1206 clk_counter_tx[4]
.sym 1207 clk_counter_tx[5]
.sym 1208 clk_counter_tx[6]
.sym 1209 clk_counter_tx[7]
.sym 1210 spi_dc_SB_DFFNE_Q_E
.sym 1279 spi_dc$SB_IO_OUT
.sym 1316 clk_counter_tx[8]
.sym 1317 clk_counter_tx[9]
.sym 1318 clk_counter_tx[10]
.sym 1319 clk_counter_tx[11]
.sym 1320 clk_counter_tx[12]
.sym 1321 clk_counter_tx[13]
.sym 1322 clk_counter_tx[14]
.sym 1323 clk_counter_tx[15]
.sym 1403 spi_clk$SB_IO_OUT
.sym 1408 $PACKER_VCC_NET
.sym 1426 $PACKER_VCC_NET
.sym 1427 spi_clk$SB_IO_OUT
.sym 1430 clk_counter_tx[16]
.sym 1431 clk_counter_tx[17]
.sym 1432 clk_counter_tx[18]
.sym 1433 clk_counter_tx[19]
.sym 1434 clk_counter_tx[20]
.sym 1435 clk_counter_tx[21]
.sym 1436 clk_counter_tx[22]
.sym 1437 clk_counter_tx[23]
.sym 1475 $PACKER_VCC_NET
.sym 1544 clk_counter_tx[24]
.sym 1587 enable_SB_LUT4_I3_I2[0]
.sym 1601 spi_clk$SB_IO_OUT
.sym 2403 spi_clk$SB_IO_OUT
.sym 2665 delay_counter[0]
.sym 2668 delay_counter[1]
.sym 2777 delay_counter_SB_DFFE_Q_23_D[0]
.sym 2781 delay_counter[0]
.sym 2833 delay_counter[6]
.sym 2834 delay_counter[7]
.sym 2839 delay_counter[4]
.sym 2840 delay_counter[5]
.sym 2866 delay_counter[4]
.sym 2867 delay_counter[6]
.sym 2868 delay_counter[7]
.sym 2869 delay_counter[5]
.sym 2910 delay_counter_SB_DFFE_Q_23_D[1]
.sym 2911 delay_counter_SB_DFFE_Q_23_D[2]
.sym 2912 delay_counter_SB_DFFE_Q_23_D[3]
.sym 2913 delay_counter_SB_DFFE_Q_23_D[4]
.sym 2914 delay_counter_SB_DFFE_Q_23_D[5]
.sym 2915 delay_counter_SB_DFFE_Q_23_D[6]
.sym 2916 delay_counter_SB_DFFE_Q_23_D[7]
.sym 2925 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 2950 delay_counter[14]
.sym 2952 delay_counter[15]
.sym 2954 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 2956 delay_counter[9]
.sym 2968 delay_counter[6]
.sym 2972 delay_counter[2]
.sym 2973 delay_counter[3]
.sym 2974 delay_counter[1]
.sym 2977 delay_counter[0]
.sym 2985 delay_counter[7]
.sym 2990 delay_counter[4]
.sym 2991 delay_counter[5]
.sym 2994 $nextpnr_ICESTORM_LC_5$O
.sym 2997 delay_counter[0]
.sym 3000 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3003 delay_counter[1]
.sym 3006 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3008 delay_counter[2]
.sym 3010 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3012 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 3014 delay_counter[3]
.sym 3016 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3018 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 3020 delay_counter[4]
.sym 3022 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 3024 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 3026 delay_counter[5]
.sym 3028 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 3030 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 3033 delay_counter[6]
.sym 3034 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 3036 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3039 delay_counter[7]
.sym 3040 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 3041 delay_counter_SB_DFFE_Q_E_$glb_ce
.sym 3042 clk$SB_IO_IN_$glb_clk
.sym 3044 delay_counter_SB_DFFE_Q_23_D[8]
.sym 3045 delay_counter_SB_DFFE_Q_23_D[9]
.sym 3046 delay_counter_SB_DFFE_Q_23_D[10]
.sym 3047 delay_counter_SB_DFFE_Q_23_D[11]
.sym 3048 delay_counter_SB_DFFE_Q_23_D[12]
.sym 3049 delay_counter_SB_DFFE_Q_23_D[13]
.sym 3050 delay_counter_SB_DFFE_Q_23_D[14]
.sym 3051 delay_counter_SB_DFFE_Q_23_D[15]
.sym 3069 delay_counter[2]
.sym 3071 delay_counter[3]
.sym 3076 delay_counter[8]
.sym 3082 delay_counter[11]
.sym 3092 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3099 delay_counter[10]
.sym 3105 delay_counter[8]
.sym 3106 delay_counter[9]
.sym 3111 delay_counter[14]
.sym 3124 delay_counter[11]
.sym 3125 delay_counter[12]
.sym 3126 delay_counter[13]
.sym 3128 delay_counter[15]
.sym 3129 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 3131 delay_counter[8]
.sym 3133 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3135 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 3137 delay_counter[9]
.sym 3139 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 3141 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 3144 delay_counter[10]
.sym 3145 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 3147 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 3149 delay_counter[11]
.sym 3151 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 3153 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 3155 delay_counter[12]
.sym 3157 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 3159 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 3161 delay_counter[13]
.sym 3163 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 3165 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 3167 delay_counter[14]
.sym 3169 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 3171 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3173 delay_counter[15]
.sym 3175 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 3176 delay_counter_SB_DFFE_Q_E_$glb_ce
.sym 3177 clk$SB_IO_IN_$glb_clk
.sym 3179 delay_counter_SB_DFFE_Q_23_D[16]
.sym 3180 delay_counter_SB_DFFE_Q_23_D[17]
.sym 3181 delay_counter_SB_DFFE_Q_23_D[18]
.sym 3182 delay_counter_SB_DFFE_Q_23_D[19]
.sym 3183 $PACKER_VCC_NET
.sym 3184 delay_counter_SB_DFFE_Q_23_D[21]
.sym 3185 delay_counter_SB_DFFE_Q_23_D[22]
.sym 3186 delay_counter_SB_DFFE_Q_23_D[23]
.sym 3203 delay_counter[1]
.sym 3204 delay_counter[10]
.sym 3205 delay_counter[0]
.sym 3208 delay_counter[12]
.sym 3210 delay_counter[13]
.sym 3227 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3234 delay_counter[18]
.sym 3245 delay_counter[21]
.sym 3249 delay_counter[17]
.sym 3256 delay_counter[16]
.sym 3259 delay_counter[19]
.sym 3260 delay_counter[20]
.sym 3262 delay_counter[22]
.sym 3263 delay_counter[23]
.sym 3264 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 3266 delay_counter[16]
.sym 3268 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3270 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 3273 delay_counter[17]
.sym 3274 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 3276 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 3279 delay_counter[18]
.sym 3280 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 3282 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 3284 delay_counter[19]
.sym 3286 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 3288 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 3290 delay_counter[20]
.sym 3292 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 3294 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 3296 delay_counter[21]
.sym 3298 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 3300 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 3302 delay_counter[22]
.sym 3304 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 3308 delay_counter[23]
.sym 3310 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 3311 delay_counter_SB_DFFE_Q_E_$glb_ce
.sym 3312 clk$SB_IO_IN_$glb_clk
.sym 3314 delay_counter_SB_DFFE_Q_E
.sym 3315 delay_counter_SB_DFFE_Q_23_D[20]
.sym 3318 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 3320 delay_counter[1]
.sym 3321 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 3347 delay_counter_SB_DFFE_Q_E
.sym 3367 delay_counter[16]
.sym 3369 delay_counter[9]
.sym 3371 $PACKER_VCC_NET
.sym 3373 delay_counter[11]
.sym 3374 delay_counter[23]
.sym 3375 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 3376 delay_counter[17]
.sym 3377 delay_counter[18]
.sym 3378 spi_dc_SB_DFFNE_Q_E
.sym 3379 delay_counter[14]
.sym 3380 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 3381 delay_counter[15]
.sym 3384 delay_counter[8]
.sym 3385 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3388 delay_counter[10]
.sym 3391 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 3392 delay_counter[12]
.sym 3394 delay_counter[13]
.sym 3400 delay_counter[17]
.sym 3401 delay_counter[23]
.sym 3402 delay_counter[16]
.sym 3403 delay_counter[18]
.sym 3409 $PACKER_VCC_NET
.sym 3412 delay_counter[9]
.sym 3413 delay_counter[8]
.sym 3414 delay_counter[11]
.sym 3415 delay_counter[10]
.sym 3418 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 3419 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3420 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 3421 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 3430 delay_counter[15]
.sym 3431 delay_counter[12]
.sym 3432 delay_counter[14]
.sym 3433 delay_counter[13]
.sym 3446 spi_dc_SB_DFFNE_Q_E
.sym 3447 spi_clk$SB_IO_OUT_$glb_clk
.sym 3451 clk_counter_tx[1]
.sym 3452 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3456 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 3476 spi_clk$SB_IO_OUT
.sym 3512 clk_counter_tx[2]
.sym 3514 clk_counter_tx[4]
.sym 3517 clk_counter_tx[7]
.sym 3518 clk_counter_tx[0]
.sym 3520 clk_counter_tx[1]
.sym 3521 clk_counter_tx[3]
.sym 3523 clk_counter_tx[5]
.sym 3532 clk_counter_tx[6]
.sym 3534 $nextpnr_ICESTORM_LC_2$O
.sym 3537 clk_counter_tx[0]
.sym 3540 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3542 clk_counter_tx[1]
.sym 3546 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3548 clk_counter_tx[2]
.sym 3550 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3552 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3555 clk_counter_tx[3]
.sym 3556 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3558 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3560 clk_counter_tx[4]
.sym 3562 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3564 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3567 clk_counter_tx[5]
.sym 3568 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3570 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3572 clk_counter_tx[6]
.sym 3574 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3576 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3578 clk_counter_tx[7]
.sym 3580 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3581 enable_SB_LUT4_I3_O_$glb_ce
.sym 3582 clk$SB_IO_IN_$glb_clk
.sym 3583 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3584 clk_counter_tx[0]
.sym 3585 enable_SB_LUT4_I3_I2[0]
.sym 3590 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 3591 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 3605 enable_SB_DFFE_Q_E
.sym 3632 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3637 clk_counter_tx[8]
.sym 3646 clk_counter_tx[9]
.sym 3647 clk_counter_tx[10]
.sym 3648 clk_counter_tx[11]
.sym 3657 clk_counter_tx[12]
.sym 3658 clk_counter_tx[13]
.sym 3659 clk_counter_tx[14]
.sym 3668 clk_counter_tx[15]
.sym 3669 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3672 clk_counter_tx[8]
.sym 3673 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3675 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 3677 clk_counter_tx[9]
.sym 3679 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3681 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 3683 clk_counter_tx[10]
.sym 3685 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 3687 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 3689 clk_counter_tx[11]
.sym 3691 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 3693 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 3696 clk_counter_tx[12]
.sym 3697 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 3699 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 3702 clk_counter_tx[13]
.sym 3703 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 3705 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 3708 clk_counter_tx[14]
.sym 3709 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 3711 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3713 clk_counter_tx[15]
.sym 3715 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 3716 enable_SB_LUT4_I3_O_$glb_ce
.sym 3717 clk$SB_IO_IN_$glb_clk
.sym 3718 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3719 spi_clk_SB_LUT4_O_I3
.sym 3720 spi_clk$SB_IO_OUT
.sym 3721 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 3722 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 3724 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 3726 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 3767 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3776 clk_counter_tx[20]
.sym 3779 clk_counter_tx[23]
.sym 3780 clk_counter_tx[16]
.sym 3782 clk_counter_tx[18]
.sym 3786 clk_counter_tx[22]
.sym 3789 clk_counter_tx[17]
.sym 3793 clk_counter_tx[21]
.sym 3799 clk_counter_tx[19]
.sym 3804 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 3806 clk_counter_tx[16]
.sym 3808 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3810 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 3813 clk_counter_tx[17]
.sym 3814 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 3816 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 3818 clk_counter_tx[18]
.sym 3820 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 3822 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 3824 clk_counter_tx[19]
.sym 3826 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 3828 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 3831 clk_counter_tx[20]
.sym 3832 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 3834 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 3837 clk_counter_tx[21]
.sym 3838 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 3840 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 3842 clk_counter_tx[22]
.sym 3844 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 3846 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 3849 clk_counter_tx[23]
.sym 3850 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 3851 enable_SB_LUT4_I3_O_$glb_ce
.sym 3852 clk$SB_IO_IN_$glb_clk
.sym 3853 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3902 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 3923 clk_counter_tx[24]
.sym 3942 clk_counter_tx[24]
.sym 3943 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 3986 enable_SB_LUT4_I3_O_$glb_ce
.sym 3987 clk$SB_IO_IN_$glb_clk
.sym 3988 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 4539 spi_clk$SB_IO_OUT
.sym 4657 spi_clk$SB_IO_OUT
.sym 5084 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5088 delay_counter[0]
.sym 5111 delay_counter[0]
.sym 5133 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5136 delay_counter_SB_DFFE_Q_E_$glb_ce
.sym 5137 clk$SB_IO_IN_$glb_clk
.sym 5181 delay_counter_SB_DFFE_Q_23_D[1]
.sym 5183 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5184 delay_counter_SB_DFFE_Q_23_D[4]
.sym 5186 delay_counter[1]
.sym 5190 delay_counter[2]
.sym 5191 delay_counter[3]
.sym 5192 delay_counter[4]
.sym 5193 delay_counter[5]
.sym 5194 delay_counter[6]
.sym 5195 delay_counter[7]
.sym 5198 delay_counter_SB_DFFE_Q_23_D[2]
.sym 5199 delay_counter_SB_DFFE_Q_23_D[3]
.sym 5201 delay_counter_SB_DFFE_Q_23_D[5]
.sym 5202 delay_counter_SB_DFFE_Q_23_D[6]
.sym 5211 delay_counter_SB_DFFE_Q_23_D[7]
.sym 5212 $nextpnr_ICESTORM_LC_0$O
.sym 5214 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5218 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 5221 delay_counter_SB_DFFE_Q_23_D[1]
.sym 5222 delay_counter[1]
.sym 5224 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 5227 delay_counter_SB_DFFE_Q_23_D[2]
.sym 5228 delay_counter[2]
.sym 5230 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 5233 delay_counter_SB_DFFE_Q_23_D[3]
.sym 5234 delay_counter[3]
.sym 5236 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 5239 delay_counter_SB_DFFE_Q_23_D[4]
.sym 5240 delay_counter[4]
.sym 5242 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[5]
.sym 5245 delay_counter_SB_DFFE_Q_23_D[5]
.sym 5246 delay_counter[5]
.sym 5248 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[6]
.sym 5251 delay_counter_SB_DFFE_Q_23_D[6]
.sym 5252 delay_counter[6]
.sym 5254 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[7]
.sym 5256 delay_counter_SB_DFFE_Q_23_D[7]
.sym 5258 delay_counter[7]
.sym 5274 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5282 delay_counter[1]
.sym 5298 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[7]
.sym 5306 delay_counter_SB_DFFE_Q_23_D[11]
.sym 5309 delay_counter_SB_DFFE_Q_23_D[14]
.sym 5311 delay_counter[8]
.sym 5312 delay_counter[9]
.sym 5313 delay_counter[10]
.sym 5314 delay_counter[11]
.sym 5315 delay_counter[12]
.sym 5316 delay_counter[13]
.sym 5317 delay_counter[14]
.sym 5318 delay_counter[15]
.sym 5321 delay_counter_SB_DFFE_Q_23_D[10]
.sym 5323 delay_counter_SB_DFFE_Q_23_D[12]
.sym 5327 delay_counter_SB_DFFE_Q_23_D[8]
.sym 5328 delay_counter_SB_DFFE_Q_23_D[9]
.sym 5332 delay_counter_SB_DFFE_Q_23_D[13]
.sym 5334 delay_counter_SB_DFFE_Q_23_D[15]
.sym 5335 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[8]
.sym 5337 delay_counter_SB_DFFE_Q_23_D[8]
.sym 5339 delay_counter[8]
.sym 5341 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[9]
.sym 5343 delay_counter_SB_DFFE_Q_23_D[9]
.sym 5345 delay_counter[9]
.sym 5347 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[10]
.sym 5350 delay_counter_SB_DFFE_Q_23_D[10]
.sym 5351 delay_counter[10]
.sym 5353 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[11]
.sym 5356 delay_counter_SB_DFFE_Q_23_D[11]
.sym 5357 delay_counter[11]
.sym 5359 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[12]
.sym 5362 delay_counter_SB_DFFE_Q_23_D[12]
.sym 5363 delay_counter[12]
.sym 5365 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[13]
.sym 5367 delay_counter_SB_DFFE_Q_23_D[13]
.sym 5369 delay_counter[13]
.sym 5371 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[14]
.sym 5374 delay_counter_SB_DFFE_Q_23_D[14]
.sym 5375 delay_counter[14]
.sym 5377 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[15]
.sym 5379 delay_counter_SB_DFFE_Q_23_D[15]
.sym 5381 delay_counter[15]
.sym 5401 is_init_SB_LUT4_I0_O[0]
.sym 5403 spi_mosi_SB_LUT4_I3_O[0]
.sym 5408 state_SB_DFFNESR_Q_R
.sym 5409 $PACKER_VCC_NET
.sym 5414 delay_counter_SB_DFFE_Q_E
.sym 5421 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[15]
.sym 5427 delay_counter_SB_DFFE_Q_23_D[20]
.sym 5432 delay_counter_SB_DFFE_Q_23_D[22]
.sym 5434 delay_counter[16]
.sym 5435 delay_counter[17]
.sym 5436 delay_counter[18]
.sym 5437 delay_counter[19]
.sym 5439 delay_counter[21]
.sym 5440 delay_counter[22]
.sym 5441 delay_counter[23]
.sym 5444 delay_counter_SB_DFFE_Q_23_D[18]
.sym 5445 delay_counter_SB_DFFE_Q_23_D[19]
.sym 5446 $PACKER_VCC_NET
.sym 5447 delay_counter_SB_DFFE_Q_23_D[21]
.sym 5449 delay_counter_SB_DFFE_Q_23_D[23]
.sym 5450 delay_counter_SB_DFFE_Q_23_D[16]
.sym 5451 delay_counter_SB_DFFE_Q_23_D[17]
.sym 5454 $PACKER_VCC_NET
.sym 5458 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[16]
.sym 5460 delay_counter_SB_DFFE_Q_23_D[16]
.sym 5462 delay_counter[16]
.sym 5464 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[17]
.sym 5466 delay_counter_SB_DFFE_Q_23_D[17]
.sym 5468 delay_counter[17]
.sym 5470 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[18]
.sym 5473 delay_counter_SB_DFFE_Q_23_D[18]
.sym 5474 delay_counter[18]
.sym 5476 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[19]
.sym 5478 $PACKER_VCC_NET
.sym 5479 delay_counter_SB_DFFE_Q_23_D[19]
.sym 5480 delay_counter[19]
.sym 5482 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[20]
.sym 5484 delay_counter_SB_DFFE_Q_23_D[20]
.sym 5485 $PACKER_VCC_NET
.sym 5488 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[21]
.sym 5490 $PACKER_VCC_NET
.sym 5491 delay_counter_SB_DFFE_Q_23_D[21]
.sym 5492 delay_counter[21]
.sym 5494 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I3[22]
.sym 5496 $PACKER_VCC_NET
.sym 5497 delay_counter_SB_DFFE_Q_23_D[22]
.sym 5498 delay_counter[22]
.sym 5500 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 5503 delay_counter_SB_DFFE_Q_23_D[23]
.sym 5504 delay_counter[23]
.sym 5530 $PACKER_VCC_NET
.sym 5537 $PACKER_VCC_NET
.sym 5544 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 5551 delay_counter[3]
.sym 5555 delay_counter[0]
.sym 5557 delay_counter[2]
.sym 5560 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 5561 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 5563 delay_counter[1]
.sym 5564 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 5576 delay_counter[19]
.sym 5577 delay_counter[20]
.sym 5578 delay_counter[21]
.sym 5579 delay_counter[22]
.sym 5582 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 5583 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 5584 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 5585 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 5590 delay_counter[20]
.sym 5606 delay_counter[21]
.sym 5607 delay_counter[20]
.sym 5608 delay_counter[19]
.sym 5609 delay_counter[22]
.sym 5618 delay_counter[0]
.sym 5619 delay_counter[1]
.sym 5624 delay_counter[2]
.sym 5625 delay_counter[0]
.sym 5626 delay_counter[1]
.sym 5627 delay_counter[3]
.sym 5628 delay_counter_SB_DFFE_Q_E_$glb_ce
.sym 5629 clk$SB_IO_IN_$glb_clk
.sym 5662 enable_SB_LUT4_I3_I2[0]
.sym 5672 clk_counter_tx[0]
.sym 5674 clk_counter_tx[2]
.sym 5675 clk_counter_tx[3]
.sym 5678 clk_counter_tx[6]
.sym 5682 clk_counter_tx[1]
.sym 5684 clk_counter_tx[4]
.sym 5685 clk_counter_tx[5]
.sym 5699 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5717 clk_counter_tx[0]
.sym 5720 clk_counter_tx[1]
.sym 5723 clk_counter_tx[3]
.sym 5724 clk_counter_tx[5]
.sym 5725 clk_counter_tx[4]
.sym 5726 clk_counter_tx[6]
.sym 5747 clk_counter_tx[1]
.sym 5748 clk_counter_tx[2]
.sym 5750 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5751 enable_SB_LUT4_I3_O_$glb_ce
.sym 5752 clk$SB_IO_IN_$glb_clk
.sym 5753 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 5770 pixel_display_SB_DFFNE_Q_E[0]
.sym 5795 clk_counter_tx[8]
.sym 5796 clk_counter_tx[9]
.sym 5798 clk_counter_tx[11]
.sym 5799 clk_counter_tx[12]
.sym 5800 clk_counter_tx[13]
.sym 5801 clk_counter_tx[14]
.sym 5802 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 5805 clk_counter_tx[10]
.sym 5808 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5817 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 5818 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 5819 clk_counter_tx[0]
.sym 5826 clk_counter_tx[7]
.sym 5831 clk_counter_tx[0]
.sym 5834 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 5835 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 5836 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 5837 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5864 clk_counter_tx[14]
.sym 5865 clk_counter_tx[11]
.sym 5866 clk_counter_tx[12]
.sym 5867 clk_counter_tx[13]
.sym 5870 clk_counter_tx[9]
.sym 5871 clk_counter_tx[8]
.sym 5872 clk_counter_tx[10]
.sym 5873 clk_counter_tx[7]
.sym 5874 enable_SB_LUT4_I3_O_$glb_ce
.sym 5875 clk$SB_IO_IN_$glb_clk
.sym 5876 enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 5893 enable_SB_LUT4_I3_I2[0]
.sym 5918 clk_counter_tx[16]
.sym 5919 clk_counter_tx[17]
.sym 5920 clk_counter_tx[18]
.sym 5921 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 5922 clk_counter_tx[20]
.sym 5923 clk_counter_tx[21]
.sym 5925 clk_counter_tx[23]
.sym 5926 clk_counter_tx[0]
.sym 5927 spi_clk$SB_IO_OUT
.sym 5929 clk_counter_tx[19]
.sym 5932 clk_counter_tx[22]
.sym 5934 clk_counter_tx[24]
.sym 5941 clk_counter_tx[15]
.sym 5942 spi_clk_SB_LUT4_O_I3
.sym 5944 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 5945 enable_SB_LUT4_I3_I2[0]
.sym 5949 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 5951 spi_clk$SB_IO_OUT
.sym 5959 spi_clk_SB_LUT4_O_I3
.sym 5964 clk_counter_tx[23]
.sym 5965 clk_counter_tx[24]
.sym 5966 clk_counter_tx[0]
.sym 5969 clk_counter_tx[15]
.sym 5970 clk_counter_tx[16]
.sym 5971 clk_counter_tx[17]
.sym 5972 clk_counter_tx[18]
.sym 5981 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 5983 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 5984 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 5993 clk_counter_tx[22]
.sym 5994 clk_counter_tx[19]
.sym 5995 clk_counter_tx[21]
.sym 5996 clk_counter_tx[20]
.sym 5997 enable_SB_LUT4_I3_I2[0]
.sym 5998 clk$SB_IO_IN_$glb_clk
.sym 6664 current_pixel[2]
.sym 6665 current_pixel[3]
.sym 6666 current_pixel[4]
.sym 6667 current_pixel[5]
.sym 6668 current_pixel[6]
.sym 6669 current_pixel[7]
.sym 6764 current_pixel[8]
.sym 6765 current_pixel[9]
.sym 6766 current_pixel[10]
.sym 6767 current_pixel[11]
.sym 6768 current_pixel[12]
.sym 6769 current_pixel[13]
.sym 6770 current_pixel[14]
.sym 6771 current_pixel[15]
.sym 6866 current_pixel[16]
.sym 6867 current_pixel[17]
.sym 6868 current_pixel[18]
.sym 6869 current_pixel[19]
.sym 6872 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 6873 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 6916 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 6968 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 6969 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 6971 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6972 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 6974 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 7031 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 7070 spi_mosi_SB_LUT4_I3_O[3]
.sym 7071 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[2]
.sym 7072 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[1]
.sym 7073 is_init_SB_LUT4_I1_I3[2]
.sym 7074 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7075 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 7076 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7077 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 7116 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 7118 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 7127 is_init_SB_LUT4_I0_I2[2]
.sym 7172 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
.sym 7173 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[2]
.sym 7174 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 7175 is_init_SB_LUT4_I1_O[2]
.sym 7176 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 7177 is_init_SB_LUT4_I0_O[0]
.sym 7178 spi_mosi_SB_LUT4_I3_O[0]
.sym 7179 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 7215 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7229 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 7230 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7235 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 7274 is_init_SB_LUT4_I0_I2[3]
.sym 7275 is_init_SB_LUT4_I0_I2[2]
.sym 7276 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 7277 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 7278 is_init_SB_LUT4_I0_I2[0]
.sym 7279 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 7280 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 7281 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 7316 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 7317 spi_mosi_SB_LUT4_I3_O[0]
.sym 7323 is_init
.sym 7327 $PACKER_VCC_NET
.sym 7334 is_init_SB_LUT4_I0_O[0]
.sym 7337 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 7376 spi_dc_SB_DFFNE_Q_E
.sym 7377 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 7378 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O[1]
.sym 7379 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 7380 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 7381 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 7382 is_init_SB_LUT4_I0_O[1]
.sym 7383 is_init_SB_LUT4_I0_I2[1]
.sym 7419 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 7423 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 7425 is_init_SB_LUT4_I0_I2[3]
.sym 7479 advertise_pixel_consume
.sym 7483 enable_SB_DFFE_Q_E
.sym 7529 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 7623 $PACKER_VCC_NET
.sym 7628 delay_counter_SB_DFFE_Q_E
.sym 8436 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8530 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 8531 current_pixel[1]
.sym 8534 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 8554 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 8571 current_pixel[2]
.sym 8572 current_pixel[3]
.sym 8574 current_pixel[5]
.sym 8580 current_pixel[1]
.sym 8588 current_pixel[0]
.sym 8589 current_pixel[4]
.sym 8591 current_pixel[6]
.sym 8596 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8600 current_pixel[7]
.sym 8601 $nextpnr_ICESTORM_LC_4$O
.sym 8603 current_pixel[0]
.sym 8607 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 8609 current_pixel[1]
.sym 8613 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 8616 current_pixel[2]
.sym 8617 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 8619 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 8622 current_pixel[3]
.sym 8623 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 8625 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 8628 current_pixel[4]
.sym 8629 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 8631 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 8634 current_pixel[5]
.sym 8635 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 8637 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 8640 current_pixel[6]
.sym 8641 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 8643 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 8645 current_pixel[7]
.sym 8647 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 8648 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8649 spi_clk$SB_IO_OUT_$glb_clk
.sym 8650 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]_$glb_sr
.sym 8653 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 8654 current_pixel[0]
.sym 8655 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 8658 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 8665 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8666 current_pixel[1]
.sym 8678 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 8679 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 8680 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8685 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 8687 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 8697 current_pixel[13]
.sym 8701 current_pixel[9]
.sym 8703 current_pixel[11]
.sym 8706 current_pixel[14]
.sym 8708 current_pixel[8]
.sym 8712 current_pixel[12]
.sym 8718 current_pixel[10]
.sym 8719 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8723 current_pixel[15]
.sym 8724 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 8727 current_pixel[8]
.sym 8728 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 8730 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 8732 current_pixel[9]
.sym 8734 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 8736 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 8738 current_pixel[10]
.sym 8740 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 8742 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 8744 current_pixel[11]
.sym 8746 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 8748 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 8751 current_pixel[12]
.sym 8752 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 8754 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 8757 current_pixel[13]
.sym 8758 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 8760 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 8762 current_pixel[14]
.sym 8764 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 8766 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 8768 current_pixel[15]
.sym 8770 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 8771 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8772 spi_clk$SB_IO_OUT_$glb_clk
.sym 8773 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]_$glb_sr
.sym 8774 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 8775 pixel_display_SB_LUT4_I3_O[1]
.sym 8776 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 8777 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8778 spi_mosi_SB_LUT4_I1_O[2]
.sym 8779 pixel_display_SB_LUT4_I3_O[3]
.sym 8780 pixel_display_SB_LUT4_I3_O[0]
.sym 8781 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 8790 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8791 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 8805 pixel_display_SB_LUT4_I3_O[2]
.sym 8808 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 8810 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 8818 current_pixel[11]
.sym 8824 current_pixel[17]
.sym 8825 current_pixel[18]
.sym 8826 current_pixel[0]
.sym 8829 current_pixel[14]
.sym 8830 current_pixel[15]
.sym 8831 current_pixel[16]
.sym 8834 current_pixel[19]
.sym 8842 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8847 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 8850 current_pixel[16]
.sym 8851 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 8853 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 8855 current_pixel[17]
.sym 8857 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 8859 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 8861 current_pixel[18]
.sym 8863 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 8868 current_pixel[19]
.sym 8869 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 8884 current_pixel[0]
.sym 8885 current_pixel[19]
.sym 8886 current_pixel[17]
.sym 8887 current_pixel[18]
.sym 8890 current_pixel[11]
.sym 8891 current_pixel[16]
.sym 8892 current_pixel[14]
.sym 8893 current_pixel[15]
.sym 8894 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8895 spi_clk$SB_IO_OUT_$glb_clk
.sym 8896 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]_$glb_sr
.sym 8897 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 8898 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[0]
.sym 8899 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 8900 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 8901 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[3]
.sym 8902 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 8903 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 8904 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 8912 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 8921 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
.sym 8922 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8923 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 8924 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 8928 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 8930 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 8941 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 8942 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 8944 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 8946 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8948 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 8950 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 8951 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 8952 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 8954 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 8961 is_init_SB_LUT4_I0_I2[2]
.sym 8963 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8965 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 8969 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 8971 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8972 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 8973 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 8974 is_init_SB_LUT4_I0_I2[2]
.sym 8977 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 8980 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 8989 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 8990 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 8991 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 8992 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 8995 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 8996 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8997 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 8998 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 9009 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9010 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9020 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[3]
.sym 9021 is_init_SB_LUT4_I1_O[1]
.sym 9022 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 9023 pixel_display_SB_LUT4_I3_O[2]
.sym 9024 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.sym 9025 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 9026 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 9027 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[0]
.sym 9040 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9045 spi_mosi_SB_LUT4_I3_O[0]
.sym 9047 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 9048 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9050 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 9051 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9054 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 9055 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9065 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9066 is_init_SB_LUT4_I0_O[0]
.sym 9067 spi_mosi_SB_LUT4_I3_O[0]
.sym 9069 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
.sym 9073 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9076 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 9077 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9079 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9080 is_init_SB_LUT4_I1_I3[2]
.sym 9081 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 9082 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 9083 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9087 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9088 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9089 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 9091 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9092 state[3]
.sym 9094 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9095 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9096 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9097 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9102 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
.sym 9103 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 9106 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9107 is_init_SB_LUT4_I0_O[0]
.sym 9108 spi_mosi_SB_LUT4_I3_O[0]
.sym 9109 is_init_SB_LUT4_I1_I3[2]
.sym 9113 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 9114 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 9115 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9118 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9120 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9121 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 9124 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 9125 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9130 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9131 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9132 state[3]
.sym 9133 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9136 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9137 state[3]
.sym 9138 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9139 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9143 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9144 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 9145 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9146 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9147 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 9148 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[3]
.sym 9149 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9150 state[3]
.sym 9155 spi_mosi_SB_LUT4_I3_O[3]
.sym 9156 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 9159 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9160 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 9165 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 9167 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 9168 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 9169 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9170 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9171 spi_mosi_SB_LUT4_I3_O[0]
.sym 9173 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 9175 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9176 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9177 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 9178 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 9189 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9191 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 9192 is_init
.sym 9195 is_init_SB_LUT4_I1_I3[2]
.sym 9196 is_init_SB_LUT4_I0_I2[0]
.sym 9197 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 9198 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 9199 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9200 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9202 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 9205 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9207 state[3]
.sym 9210 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9211 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9212 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9213 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9214 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 9215 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9218 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 9219 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9220 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9223 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 9224 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9225 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9226 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 9231 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 9232 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 9235 is_init
.sym 9236 is_init_SB_LUT4_I1_I3[2]
.sym 9237 is_init_SB_LUT4_I0_I2[0]
.sym 9242 state[3]
.sym 9244 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9248 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9249 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9250 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 9253 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 9255 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9256 is_init_SB_LUT4_I0_I2[0]
.sym 9260 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9261 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 9266 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 9267 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 9268 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9269 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9270 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[2]
.sym 9271 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9272 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 9273 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9280 is_init_SB_LUT4_I0_O[0]
.sym 9284 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 9292 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9296 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9309 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9310 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9311 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 9313 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9314 state[3]
.sym 9315 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9319 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9321 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 9322 state[3]
.sym 9326 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9328 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9336 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9338 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9341 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9342 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9343 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9346 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9347 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 9349 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9352 state[3]
.sym 9353 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9354 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9355 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 9358 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9359 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 9360 state[3]
.sym 9361 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9364 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9365 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9367 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 9370 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9373 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9376 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 9377 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9382 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9383 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 9384 state[3]
.sym 9385 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 9389 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9390 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 9391 is_init_SB_LUT4_I1_I3[3]
.sym 9392 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O[2]
.sym 9393 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9394 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 9395 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[1]
.sym 9396 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[3]
.sym 9415 buffer_pixel_write[11]
.sym 9430 is_init_SB_LUT4_I0_I2[3]
.sym 9433 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9434 is_init_SB_LUT4_I0_I2[0]
.sym 9435 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9436 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 9437 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9438 is_init_SB_LUT4_I0_I2[3]
.sym 9440 is_init_SB_LUT4_I0_O[0]
.sym 9441 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 9442 is_init
.sym 9443 spi_mosi_SB_LUT4_I3_O[0]
.sym 9444 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 9445 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9450 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9451 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 9452 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9458 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9460 is_init_SB_LUT4_I0_O[1]
.sym 9461 is_init_SB_LUT4_I0_I2[1]
.sym 9463 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 9464 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 9465 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 9469 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9470 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 9471 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 9475 is_init_SB_LUT4_I0_I2[3]
.sym 9477 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9478 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9481 is_init_SB_LUT4_I0_O[0]
.sym 9483 is_init_SB_LUT4_I0_O[1]
.sym 9488 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 9489 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9493 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 9494 spi_mosi_SB_LUT4_I3_O[0]
.sym 9495 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9496 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 9499 is_init_SB_LUT4_I0_I2[1]
.sym 9500 is_init
.sym 9501 is_init_SB_LUT4_I0_I2[0]
.sym 9502 is_init_SB_LUT4_I0_I2[3]
.sym 9505 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 9506 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9512 advertise_pixel_consume_buffer
.sym 9513 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 9519 buffer_pixel_write[11]
.sym 9530 is_init
.sym 9554 delay_counter_SB_DFFE_Q_E
.sym 9562 advertise_pixel_consume
.sym 9571 pixel_display_SB_DFFNE_Q_E[0]
.sym 9595 advertise_pixel_consume
.sym 9616 delay_counter_SB_DFFE_Q_E
.sym 9632 pixel_display_SB_DFFNE_Q_E[0]
.sym 9633 spi_clk$SB_IO_OUT_$glb_clk
.sym 9635 enable
.sym 9788 enable_SB_DFFE_Q_E
.sym 10243 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 10249 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 10386 spi_clk$SB_IO_OUT
.sym 10638 counter_current_param[2]
.sym 10639 counter_current_param[3]
.sym 10640 counter_current_param[4]
.sym 10641 counter_current_param[5]
.sym 10642 counter_current_param[6]
.sym 10643 counter_current_param[7]
.sym 10667 counter_current_param[0]
.sym 10670 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 10679 current_pixel[2]
.sym 10680 current_pixel[3]
.sym 10688 current_pixel[0]
.sym 10689 current_pixel[4]
.sym 10690 current_pixel[5]
.sym 10691 current_pixel[6]
.sym 10692 current_pixel[7]
.sym 10695 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 10701 current_pixel[8]
.sym 10704 current_pixel[1]
.sym 10722 current_pixel[2]
.sym 10723 current_pixel[3]
.sym 10724 current_pixel[1]
.sym 10725 current_pixel[4]
.sym 10729 current_pixel[0]
.sym 10731 current_pixel[1]
.sym 10746 current_pixel[7]
.sym 10747 current_pixel[6]
.sym 10748 current_pixel[5]
.sym 10749 current_pixel[8]
.sym 10756 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 10757 spi_clk$SB_IO_OUT_$glb_clk
.sym 10758 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]_$glb_sr
.sym 10759 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10760 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 10761 spi_mosi_SB_LUT4_I3_I1[1]
.sym 10762 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 10763 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10764 spi_mosi_SB_LUT4_I3_I1[2]
.sym 10765 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 10766 counter_current_param[1]
.sym 10784 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 10786 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 10791 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 10802 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 10803 current_pixel[0]
.sym 10804 current_pixel[12]
.sym 10805 current_pixel[13]
.sym 10809 current_pixel[9]
.sym 10810 current_pixel[10]
.sym 10811 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 10812 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 10814 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 10818 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 10822 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10823 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 10845 current_pixel[9]
.sym 10846 current_pixel[13]
.sym 10847 current_pixel[12]
.sym 10848 current_pixel[10]
.sym 10853 current_pixel[0]
.sym 10857 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 10858 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 10859 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10875 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 10876 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 10877 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 10879 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 10880 spi_clk$SB_IO_OUT_$glb_clk
.sym 10881 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]_$glb_sr
.sym 10882 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 10883 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 10884 spi_mosi_SB_LUT4_I1_O[0]
.sym 10885 counter_current_param[0]
.sym 10886 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10887 spi_mosi_SB_LUT4_I1_O[1]
.sym 10888 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 10889 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 10907 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10910 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10911 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 10912 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 10924 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10927 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 10928 pixel_display_SB_LUT4_I3_O[3]
.sym 10929 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 10931 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10932 pixel_display_SB_LUT4_I3_O[1]
.sym 10933 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 10937 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 10938 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 10942 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 10944 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 10945 pixel_display_SB_LUT4_I3_O[2]
.sym 10946 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 10947 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 10948 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 10949 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 10950 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 10951 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 10953 pixel_display_SB_LUT4_I3_O[0]
.sym 10954 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 10956 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 10957 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 10959 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 10962 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 10963 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 10964 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 10965 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 10968 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 10969 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 10970 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 10971 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 10974 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 10976 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 10980 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 10981 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 10982 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 10983 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 10986 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 10987 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 10988 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10992 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 10993 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 10994 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 10995 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 10998 pixel_display_SB_LUT4_I3_O[3]
.sym 10999 pixel_display_SB_LUT4_I3_O[2]
.sym 11000 pixel_display_SB_LUT4_I3_O[0]
.sym 11001 pixel_display_SB_LUT4_I3_O[1]
.sym 11005 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 11006 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 11007 spi_mosi_SB_LUT4_I1_I2[2]
.sym 11008 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 11009 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11010 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11011 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 11012 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[3]
.sym 11017 spi_mosi_SB_LUT4_I3_O[0]
.sym 11027 spi_mosi_SB_LUT4_I1_O[2]
.sym 11031 state_SB_DFFNESR_Q_E
.sym 11034 spi_mosi_SB_LUT4_I3_O[0]
.sym 11035 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11037 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 11039 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[0]
.sym 11040 spi_mosi_SB_LUT4_I3_O[0]
.sym 11046 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11048 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 11050 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 11051 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 11053 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11054 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 11056 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11060 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 11062 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 11063 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
.sym 11064 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 11065 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 11068 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11069 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 11070 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 11071 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11072 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 11074 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 11075 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 11076 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11077 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11079 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11080 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 11081 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11086 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 11087 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 11091 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 11092 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11093 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 11094 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 11097 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 11098 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 11099 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 11100 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 11103 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11105 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 11106 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 11109 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11111 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11112 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11116 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 11117 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11118 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 11121 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
.sym 11123 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 11128 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 11129 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 11130 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 11131 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 11132 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 11133 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 11134 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 11135 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 11144 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11146 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 11147 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 11150 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11155 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 11157 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[3]
.sym 11159 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 11162 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11169 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[3]
.sym 11170 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[2]
.sym 11172 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11173 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 11174 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 11175 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 11179 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 11180 is_init_SB_LUT4_I1_I3[2]
.sym 11181 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.sym 11183 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11184 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 11185 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 11186 is_init_SB_LUT4_I1_O[1]
.sym 11187 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 11189 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11190 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 11191 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 11192 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 11193 is_init_SB_LUT4_I1_I3[3]
.sym 11194 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[2]
.sym 11195 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 11196 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 11197 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 11198 is_init_SB_LUT4_I0_O[0]
.sym 11199 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11200 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11202 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11203 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11204 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 11205 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 11209 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 11210 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 11211 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11214 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 11215 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[2]
.sym 11216 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[3]
.sym 11217 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 11220 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 11221 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 11222 is_init_SB_LUT4_I1_I3[3]
.sym 11223 is_init_SB_LUT4_I1_I3[2]
.sym 11226 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11227 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11228 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 11229 is_init_SB_LUT4_I1_O[1]
.sym 11232 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.sym 11233 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 11234 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 11235 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 11238 is_init_SB_LUT4_I0_O[0]
.sym 11241 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 11244 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[2]
.sym 11245 is_init_SB_LUT4_I1_I3[2]
.sym 11246 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11247 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[2]
.sym 11251 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 11252 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 11253 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 11254 state_SB_DFFNESR_Q_R
.sym 11255 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 11256 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 11257 is_init_SB_LUT4_I1_O[0]
.sym 11258 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 11263 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 11275 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11276 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 11278 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11279 is_init_SB_LUT4_I1_I3[3]
.sym 11282 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 11283 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 11285 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11293 is_init_SB_LUT4_I1_O[1]
.sym 11294 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 11295 is_init_SB_LUT4_I1_O[2]
.sym 11297 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 11300 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 11301 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[2]
.sym 11302 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 11303 state_SB_DFFNESR_Q_E
.sym 11305 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[3]
.sym 11306 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 11307 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11309 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 11310 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 11311 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[0]
.sym 11312 state_SB_DFFNESR_Q_R
.sym 11313 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11314 is_init_SB_LUT4_I1_O[0]
.sym 11315 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11317 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 11318 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[1]
.sym 11319 is_init_SB_LUT4_I1_I3[2]
.sym 11321 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 11325 is_init_SB_LUT4_I1_O[0]
.sym 11326 is_init_SB_LUT4_I1_O[1]
.sym 11328 is_init_SB_LUT4_I1_O[2]
.sym 11332 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 11333 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11334 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11338 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 11339 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 11343 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[0]
.sym 11344 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[3]
.sym 11345 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[1]
.sym 11346 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[2]
.sym 11349 is_init_SB_LUT4_I1_I3[2]
.sym 11350 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 11351 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[3]
.sym 11352 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 11355 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 11357 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 11361 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 11362 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 11364 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11367 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11368 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 11371 state_SB_DFFNESR_Q_E
.sym 11372 spi_clk$SB_IO_OUT_$glb_clk
.sym 11373 state_SB_DFFNESR_Q_R
.sym 11375 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 11376 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 11377 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 11378 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 11379 state_SB_DFFNESR_Q_E
.sym 11380 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11381 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 11401 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11403 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 11406 pixel_display_SB_DFFNE_Q_E[0]
.sym 11416 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 11417 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 11418 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11419 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 11421 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11422 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11423 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11424 is_init_SB_LUT4_I0_I2[2]
.sym 11425 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 11428 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11430 state[3]
.sym 11432 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 11433 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 11443 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11444 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11448 is_init_SB_LUT4_I0_I2[2]
.sym 11449 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11451 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 11454 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11455 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11456 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11460 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11461 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11467 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 11468 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11472 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 11473 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 11474 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 11478 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11481 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11484 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11487 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11492 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 11493 state[3]
.sym 11497 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[0]
.sym 11498 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 11499 pixel_display_SB_DFFNE_Q_E[0]
.sym 11500 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 11501 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 11502 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[0]
.sym 11503 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 11504 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11512 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11513 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 11519 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 11524 is_init_SB_LUT4_I0_O[0]
.sym 11527 state_SB_DFFNESR_Q_E
.sym 11540 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O[1]
.sym 11542 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 11544 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 11545 is_init_SB_LUT4_I0_I2[1]
.sym 11546 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 11547 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 11548 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11550 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11552 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 11553 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11554 is_init_SB_LUT4_I0_I2[3]
.sym 11556 pixel_display_SB_DFFNE_Q_E[0]
.sym 11557 buffer_pixel_write[11]
.sym 11561 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11563 is_init_SB_LUT4_I0_I2[2]
.sym 11564 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 11565 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O[2]
.sym 11566 is_init_SB_LUT4_I0_I2[0]
.sym 11568 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 11572 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 11573 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 11578 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O[1]
.sym 11579 is_init_SB_LUT4_I0_I2[0]
.sym 11580 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O[2]
.sym 11584 buffer_pixel_write[11]
.sym 11589 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 11590 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 11592 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 11596 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 11597 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11598 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 11601 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 11603 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 11604 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 11607 is_init_SB_LUT4_I0_I2[2]
.sym 11608 is_init_SB_LUT4_I0_I2[1]
.sym 11609 is_init_SB_LUT4_I0_I2[3]
.sym 11610 is_init_SB_LUT4_I0_I2[0]
.sym 11613 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11614 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 11615 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11617 pixel_display_SB_DFFNE_Q_E[0]
.sym 11618 spi_clk$SB_IO_OUT_$glb_clk
.sym 11621 current_byte_pos[3]
.sym 11624 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[2]
.sym 11625 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 11627 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[3]
.sym 11637 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11640 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 11649 enable
.sym 11653 $PACKER_VCC_NET
.sym 11670 advertise_pixel_consume
.sym 11685 advertise_pixel_consume_buffer
.sym 11686 $PACKER_VCC_NET
.sym 11696 advertise_pixel_consume
.sym 11700 advertise_pixel_consume_buffer
.sym 11701 advertise_pixel_consume
.sym 11739 $PACKER_VCC_NET
.sym 11741 clk$SB_IO_IN_$glb_clk
.sym 11802 enable_SB_DFFE_Q_E
.sym 11813 $PACKER_VCC_NET
.sym 11817 $PACKER_VCC_NET
.sym 11863 enable_SB_DFFE_Q_E
.sym 11864 clk$SB_IO_IN_$glb_clk
.sym 12019 enable_SB_LUT4_I3_I2[0]
.sym 12113 enable_SB_LUT4_I3_O
.sym 12142 enable
.sym 12309 spi_clk$SB_IO_OUT
.sym 12327 spi_clk$SB_IO_OUT
.sym 12347 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 12487 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 12647 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 12775 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 12776 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 12787 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12792 counter_current_param[6]
.sym 12793 counter_current_param[7]
.sym 12795 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12796 counter_current_param[2]
.sym 12797 counter_current_param[3]
.sym 12798 counter_current_param[4]
.sym 12801 counter_current_param[1]
.sym 12804 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12807 counter_current_param[5]
.sym 12808 counter_current_param[0]
.sym 12815 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 12818 $nextpnr_ICESTORM_LC_1$O
.sym 12821 counter_current_param[0]
.sym 12824 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 12826 counter_current_param[1]
.sym 12830 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 12831 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12832 counter_current_param[2]
.sym 12834 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 12836 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 12837 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12838 counter_current_param[3]
.sym 12840 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 12842 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 12843 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12844 counter_current_param[4]
.sym 12846 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 12848 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 12849 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12851 counter_current_param[5]
.sym 12852 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 12854 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 12855 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12857 counter_current_param[6]
.sym 12858 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 12861 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12863 counter_current_param[7]
.sym 12864 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 12865 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12866 spi_clk$SB_IO_OUT_$glb_clk
.sym 12867 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 12870 spi_mosi_SB_LUT4_I1_I0[2]
.sym 12872 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12873 spi_mosi_SB_LUT4_I3_O[1]
.sym 12893 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 12896 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 12897 spi_mosi$SB_IO_OUT
.sym 12898 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 12902 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 12910 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12911 spi_mosi_SB_LUT4_I3_I1[1]
.sym 12912 counter_current_param[0]
.sym 12913 counter_current_param[4]
.sym 12914 spi_mosi_SB_LUT4_I3_I1[2]
.sym 12915 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 12916 counter_current_param[7]
.sym 12918 spi_mosi_SB_LUT4_I3_O[0]
.sym 12919 counter_current_param[2]
.sym 12920 counter_current_param[3]
.sym 12921 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12922 counter_current_param[5]
.sym 12923 counter_current_param[6]
.sym 12924 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 12927 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12929 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 12937 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 12939 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 12940 counter_current_param[1]
.sym 12942 counter_current_param[1]
.sym 12943 spi_mosi_SB_LUT4_I3_I1[2]
.sym 12944 spi_mosi_SB_LUT4_I3_I1[1]
.sym 12945 counter_current_param[0]
.sym 12949 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 12950 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 12951 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 12954 counter_current_param[3]
.sym 12957 counter_current_param[2]
.sym 12960 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 12961 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 12962 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 12963 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 12966 counter_current_param[1]
.sym 12967 spi_mosi_SB_LUT4_I3_I1[2]
.sym 12968 spi_mosi_SB_LUT4_I3_I1[1]
.sym 12969 counter_current_param[0]
.sym 12972 counter_current_param[6]
.sym 12973 counter_current_param[4]
.sym 12974 counter_current_param[7]
.sym 12975 counter_current_param[5]
.sym 12980 spi_mosi_SB_LUT4_I3_O[0]
.sym 12981 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12984 counter_current_param[0]
.sym 12985 counter_current_param[1]
.sym 12986 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 12988 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12989 spi_clk$SB_IO_OUT_$glb_clk
.sym 12990 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 12991 spi_mosi_SB_LUT4_I1_I0[0]
.sym 12994 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12995 spi_mosi_SB_LUT4_I1_O[3]
.sym 12997 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 13014 spi_mosi_SB_LUT4_I3_O[0]
.sym 13015 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13016 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13019 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13022 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13023 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 13025 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13032 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13033 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13034 spi_mosi_SB_LUT4_I1_I2[2]
.sym 13036 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13037 spi_mosi_SB_LUT4_I3_O[0]
.sym 13038 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13040 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13042 spi_mosi_SB_LUT4_I1_I0[2]
.sym 13043 counter_current_param[0]
.sym 13045 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13046 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13048 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 13050 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13051 counter_current_param[0]
.sym 13052 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13053 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 13054 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 13055 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 13056 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 13058 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13059 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13060 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 13065 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13066 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13067 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13068 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13071 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 13072 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13073 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 13074 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13077 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 13078 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 13079 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13080 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13083 spi_mosi_SB_LUT4_I3_O[0]
.sym 13084 counter_current_param[0]
.sym 13085 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 13086 spi_mosi_SB_LUT4_I1_I2[2]
.sym 13089 counter_current_param[0]
.sym 13090 spi_mosi_SB_LUT4_I1_I0[2]
.sym 13091 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13092 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13095 spi_mosi_SB_LUT4_I1_I0[2]
.sym 13096 counter_current_param[0]
.sym 13097 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13098 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 13102 counter_current_param[0]
.sym 13103 spi_mosi_SB_LUT4_I1_I2[2]
.sym 13104 spi_mosi_SB_LUT4_I1_I0[2]
.sym 13107 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13108 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13111 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13112 spi_clk$SB_IO_OUT_$glb_clk
.sym 13113 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13114 spi_mosi_SB_DFFNE_Q_E
.sym 13116 spi_mosi$SB_IO_OUT
.sym 13119 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13139 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13140 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13144 spi_mosi_SB_LUT4_I3_O[0]
.sym 13145 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13149 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13155 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 13156 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13157 spi_mosi_SB_LUT4_I1_I2[2]
.sym 13158 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13161 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 13162 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 13163 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13164 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[0]
.sym 13165 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 13166 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 13168 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13169 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 13170 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 13172 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 13173 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13175 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13176 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13177 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 13178 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13179 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13180 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13181 spi_mosi_SB_LUT4_I3_O[0]
.sym 13183 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13184 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13185 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13186 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13189 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13190 spi_mosi_SB_LUT4_I1_I2[2]
.sym 13191 spi_mosi_SB_LUT4_I3_O[0]
.sym 13194 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13195 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13196 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13197 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13200 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13201 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 13202 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13203 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13206 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 13207 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 13208 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 13209 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 13212 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13214 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13215 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13218 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13219 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 13220 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13221 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[0]
.sym 13224 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13225 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13226 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 13227 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13230 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 13231 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 13232 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13233 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13238 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]
.sym 13241 spi_mosi_SB_LUT4_I3_O[2]
.sym 13242 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 13243 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 13244 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13263 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13265 is_init_SB_LUT4_I0_I2[3]
.sym 13266 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13267 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 13272 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13279 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13282 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 13283 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13288 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 13289 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 13292 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13296 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13297 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13300 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13301 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 13302 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13303 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13304 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 13305 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13306 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13307 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13309 state[3]
.sym 13311 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13312 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13313 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13314 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 13317 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13318 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13323 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13326 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13329 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13330 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13331 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13332 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13335 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 13338 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 13341 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13342 state[3]
.sym 13343 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 13344 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 13348 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 13349 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 13353 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13354 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13355 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13356 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 13360 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]
.sym 13361 is_init
.sym 13362 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 13363 is_init_SB_DFFNE_Q_E
.sym 13365 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 13367 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]
.sym 13384 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13385 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 13387 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 13389 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13390 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 13392 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13393 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 13402 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[3]
.sym 13404 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 13406 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13407 is_init_SB_LUT4_I1_O[0]
.sym 13408 state[3]
.sym 13410 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 13411 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 13412 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 13413 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13415 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13416 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 13418 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13420 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 13421 spi_mosi_SB_LUT4_I3_O[0]
.sym 13422 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13423 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 13425 is_init_SB_LUT4_I0_I2[3]
.sym 13426 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13427 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 13430 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 13431 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 13432 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[0]
.sym 13434 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 13435 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13436 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 13437 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13440 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 13442 state[3]
.sym 13448 spi_mosi_SB_LUT4_I3_O[0]
.sym 13449 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13452 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 13453 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 13454 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 13455 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 13458 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13459 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 13461 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13464 is_init_SB_LUT4_I0_I2[3]
.sym 13465 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[0]
.sym 13466 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[3]
.sym 13467 is_init_SB_LUT4_I1_O[0]
.sym 13470 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13472 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 13473 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13476 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 13478 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 13479 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 13483 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 13484 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13485 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13486 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13487 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13488 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13489 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13490 spi_cs_SB_LUT4_O_I3_SB_DFFNE_Q_E
.sym 13503 state_SB_DFFNESR_Q_R
.sym 13507 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 13509 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13510 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13512 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13515 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13524 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13526 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13528 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[3]
.sym 13530 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 13531 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 13534 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 13536 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13538 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13539 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13540 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13541 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 13543 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13544 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13546 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 13547 is_init_SB_LUT4_I0_O[0]
.sym 13549 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 13550 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 13552 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 13554 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13555 state[3]
.sym 13563 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 13564 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13566 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 13569 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13570 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 13571 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[3]
.sym 13572 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 13575 is_init_SB_LUT4_I0_O[0]
.sym 13576 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 13577 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13581 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 13583 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 13587 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13588 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 13589 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 13590 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13593 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13594 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13595 state[3]
.sym 13596 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 13600 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13601 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13607 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 13608 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13609 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 13610 current_byte_pos[0]
.sym 13611 current_byte_pos[2]
.sym 13612 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 13613 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 13618 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 13626 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 13632 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13636 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 13651 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13652 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13653 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[1]
.sym 13654 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[3]
.sym 13655 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13656 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 13660 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13661 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13664 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13672 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13674 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 13675 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[2]
.sym 13676 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[0]
.sym 13677 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 13680 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 13681 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13682 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13683 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 13686 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13688 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13689 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13694 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13695 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13698 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[3]
.sym 13699 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[1]
.sym 13700 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[2]
.sym 13704 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[1]
.sym 13705 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[2]
.sym 13706 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 13707 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[3]
.sym 13712 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 13713 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 13716 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13717 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13718 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13719 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13722 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[2]
.sym 13723 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[0]
.sym 13724 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[3]
.sym 13725 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[1]
.sym 13730 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[1]
.sym 13731 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[2]
.sym 13732 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[3]
.sym 13733 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 13734 current_byte_pos[4]
.sym 13735 current_byte_pos[1]
.sym 13742 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 13750 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 13752 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13764 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[1]
.sym 13772 pixel_display_SB_DFFNE_Q_E[0]
.sym 13778 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[0]
.sym 13779 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13782 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13783 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[0]
.sym 13784 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 13789 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[3]
.sym 13791 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13792 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13798 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[2]
.sym 13801 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[3]
.sym 13809 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[0]
.sym 13810 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[3]
.sym 13811 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[2]
.sym 13812 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13827 pixel_display_SB_DFFNE_Q_E[0]
.sym 13830 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[3]
.sym 13833 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13835 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13836 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13845 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[3]
.sym 13847 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 13848 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[0]
.sym 13850 spi_clk$SB_IO_OUT_$glb_clk
.sym 14264 enable_SB_LUT4_I3_I2[0]
.sym 14293 enable
.sym 14302 enable
.sym 14304 enable_SB_LUT4_I3_I2[0]
.sym 14388 enable_SB_LUT4_I3_I2[0]
.sym 14405 enable_SB_LUT4_I3_I2[0]
.sym 14418 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 14436 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 14614 spi_mosi$SB_IO_OUT
.sym 14763 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14978 counter_send_interval[0]
.sym 14979 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 14980 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 14984 counter_send_interval[1]
.sym 15005 spi_mosi$SB_IO_OUT
.sym 15010 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15018 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15020 spi_mosi_SB_LUT4_I3_I1[1]
.sym 15023 spi_mosi$SB_IO_OUT
.sym 15025 counter_current_param[1]
.sym 15028 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 15031 spi_mosi_SB_LUT4_I3_I1[2]
.sym 15037 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15038 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15063 spi_mosi_SB_LUT4_I3_I1[2]
.sym 15064 counter_current_param[1]
.sym 15065 spi_mosi_SB_LUT4_I3_I1[1]
.sym 15075 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15076 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 15077 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15078 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15082 spi_mosi_SB_LUT4_I3_I1[2]
.sym 15083 spi_mosi$SB_IO_OUT
.sym 15084 spi_mosi_SB_LUT4_I3_I1[1]
.sym 15100 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 15101 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15103 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 15104 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15105 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[2]
.sym 15122 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15124 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 15125 spi_mosi_SB_LUT4_I1_I0[2]
.sym 15126 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 15129 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15131 spi_mosi_SB_LUT4_I3_O[1]
.sym 15143 spi_mosi_SB_LUT4_I1_O[0]
.sym 15144 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15145 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15150 spi_mosi$SB_IO_OUT
.sym 15151 spi_mosi_SB_LUT4_I1_I0[2]
.sym 15154 spi_mosi_SB_LUT4_I1_O[1]
.sym 15155 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 15157 spi_mosi_SB_LUT4_I1_I0[0]
.sym 15163 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15165 spi_mosi_SB_LUT4_I1_O[2]
.sym 15169 spi_mosi_SB_LUT4_I1_O[3]
.sym 15170 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15174 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15176 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15177 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15193 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15198 spi_mosi$SB_IO_OUT
.sym 15199 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 15200 spi_mosi_SB_LUT4_I1_I0[0]
.sym 15201 spi_mosi_SB_LUT4_I1_I0[2]
.sym 15210 spi_mosi_SB_LUT4_I1_O[1]
.sym 15211 spi_mosi_SB_LUT4_I1_O[2]
.sym 15212 spi_mosi_SB_LUT4_I1_O[0]
.sym 15213 spi_mosi_SB_LUT4_I1_O[3]
.sym 15224 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 15225 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 15226 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 15228 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15229 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 15240 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15252 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 15255 spi_mosi_SB_DFFNE_Q_E
.sym 15256 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 15264 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15266 spi_mosi_SB_DFFNE_Q_E
.sym 15269 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 15270 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 15271 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[3]
.sym 15273 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 15275 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15276 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15285 spi_mosi_SB_LUT4_I1_I0[2]
.sym 15287 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 15288 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 15295 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15298 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 15299 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15300 spi_mosi_SB_LUT4_I1_I0[2]
.sym 15309 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 15310 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 15311 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 15312 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[3]
.sym 15327 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 15328 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15329 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15330 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15343 spi_mosi_SB_DFFNE_Q_E
.sym 15344 spi_clk$SB_IO_OUT_$glb_clk
.sym 15346 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[3]
.sym 15347 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15348 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 15349 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 15350 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15351 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15352 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15353 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 15359 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 15364 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15372 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 15377 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 15379 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15380 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15389 spi_mosi_SB_LUT4_I3_O[0]
.sym 15390 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15391 spi_mosi_SB_LUT4_I3_O[2]
.sym 15395 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]
.sym 15396 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]
.sym 15400 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 15401 spi_mosi_SB_LUT4_I3_O[1]
.sym 15402 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]
.sym 15404 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15405 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15407 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 15408 spi_mosi_SB_LUT4_I3_O[3]
.sym 15412 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 15415 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 15417 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 15426 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15427 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 15428 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15429 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15444 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15445 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15446 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 15447 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15450 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 15451 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]
.sym 15452 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]
.sym 15453 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]
.sym 15456 spi_mosi_SB_LUT4_I3_O[2]
.sym 15457 spi_mosi_SB_LUT4_I3_O[1]
.sym 15458 spi_mosi_SB_LUT4_I3_O[0]
.sym 15459 spi_mosi_SB_LUT4_I3_O[3]
.sym 15462 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 15465 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 15471 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15472 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 15474 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 15475 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 15476 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 15486 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15497 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15503 is_init
.sym 15510 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 15515 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15517 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 15518 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15520 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 15521 is_init_SB_DFFNE_Q_E
.sym 15523 $PACKER_VCC_NET
.sym 15524 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 15526 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 15528 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 15530 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15532 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15536 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 15538 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15540 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15541 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 15543 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15544 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15545 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15546 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15550 $PACKER_VCC_NET
.sym 15555 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15556 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15557 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 15558 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 15561 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15562 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 15564 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 15573 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 15574 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 15575 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15585 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 15586 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 15587 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 15588 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15589 is_init_SB_DFFNE_Q_E
.sym 15590 spi_clk$SB_IO_OUT_$glb_clk
.sym 15593 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 15594 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[1]
.sym 15595 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 15596 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 15598 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[0]
.sym 15606 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 15608 is_init
.sym 15611 $PACKER_VCC_NET
.sym 15618 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15622 spi_cs_SB_LUT4_O_I3_SB_DFFNE_Q_E
.sym 15625 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15637 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 15639 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15640 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 15645 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15646 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15647 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 15651 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[1]
.sym 15652 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 15653 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 15656 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15657 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15659 pixel_display_SB_DFFNE_Q_E[0]
.sym 15660 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 15661 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 15663 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[0]
.sym 15664 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 15666 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 15667 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15672 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15674 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15675 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15678 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 15681 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 15684 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 15685 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 15686 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 15687 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 15691 pixel_display_SB_DFFNE_Q_E[0]
.sym 15692 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 15693 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 15696 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15697 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[1]
.sym 15698 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[0]
.sym 15699 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15704 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 15705 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 15709 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 15710 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 15713 spi_clk$SB_IO_OUT_$glb_clk
.sym 15715 spi_cs_SB_LUT4_O_I3
.sym 15727 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 15741 is_init_SB_LUT4_I0_O[0]
.sym 15757 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15758 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[2]
.sym 15761 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15765 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 15769 current_byte_pos[4]
.sym 15771 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15773 current_byte_pos[3]
.sym 15779 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15781 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 15782 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15786 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15787 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[1]
.sym 15795 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15797 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15801 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 15802 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15803 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[1]
.sym 15809 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 15810 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15816 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 15821 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15825 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 15826 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 15827 current_byte_pos[4]
.sym 15828 current_byte_pos[3]
.sym 15831 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15832 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[2]
.sym 15834 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 15836 spi_clk$SB_IO_OUT_$glb_clk
.sym 15880 $PACKER_VCC_NET
.sym 15883 current_byte_pos[0]
.sym 15884 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 15885 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 15888 current_byte_pos[3]
.sym 15889 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15890 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 15891 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 15892 current_byte_pos[2]
.sym 15901 current_byte_pos[1]
.sym 15908 current_byte_pos[4]
.sym 15911 $nextpnr_ICESTORM_LC_3$O
.sym 15914 current_byte_pos[0]
.sym 15917 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 15919 current_byte_pos[1]
.sym 15920 $PACKER_VCC_NET
.sym 15921 current_byte_pos[0]
.sym 15923 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 15925 $PACKER_VCC_NET
.sym 15926 current_byte_pos[2]
.sym 15927 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 15929 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 15931 current_byte_pos[3]
.sym 15932 $PACKER_VCC_NET
.sym 15933 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 15936 current_byte_pos[4]
.sym 15937 $PACKER_VCC_NET
.sym 15939 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 15942 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 15943 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 15944 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 15945 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 15951 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15959 spi_clk$SB_IO_OUT_$glb_clk
.sym 15974 $PACKER_VCC_NET
.sym 16497 enable_SB_LUT4_I3_O
.sym 16508 enable_SB_LUT4_I3_O
.sym 16585 spi_mosi$SB_IO_OUT
.sym 17088 counter_send_interval[2]
.sym 17089 counter_send_interval[3]
.sym 17090 counter_send_interval[4]
.sym 17091 counter_send_interval[5]
.sym 17092 counter_send_interval[6]
.sym 17093 counter_send_interval[7]
.sym 17136 counter_send_interval[0]
.sym 17148 counter_send_interval[5]
.sym 17149 counter_send_interval[6]
.sym 17150 counter_send_interval[1]
.sym 17155 counter_send_interval[4]
.sym 17158 counter_send_interval[7]
.sym 17167 counter_send_interval[0]
.sym 17172 counter_send_interval[6]
.sym 17173 counter_send_interval[5]
.sym 17174 counter_send_interval[7]
.sym 17175 counter_send_interval[4]
.sym 17179 counter_send_interval[7]
.sym 17181 counter_send_interval[6]
.sym 17203 counter_send_interval[0]
.sym 17204 counter_send_interval[1]
.sym 17206 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O_$glb_ce
.sym 17207 spi_clk$SB_IO_OUT_$glb_clk
.sym 17208 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]_$glb_sr
.sym 17209 counter_send_interval[8]
.sym 17210 counter_send_interval[9]
.sym 17211 counter_send_interval[10]
.sym 17212 counter_send_interval[11]
.sym 17213 counter_send_interval[12]
.sym 17214 counter_send_interval[13]
.sym 17215 counter_send_interval[14]
.sym 17216 counter_send_interval[15]
.sym 17237 counter_send_interval[4]
.sym 17251 counter_send_interval[0]
.sym 17252 counter_send_interval[2]
.sym 17257 counter_send_interval[1]
.sym 17260 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17261 counter_send_interval[3]
.sym 17263 counter_send_interval[5]
.sym 17267 counter_send_interval[17]
.sym 17270 counter_send_interval[12]
.sym 17274 counter_send_interval[8]
.sym 17275 counter_send_interval[9]
.sym 17276 counter_send_interval[18]
.sym 17277 counter_send_interval[11]
.sym 17283 counter_send_interval[9]
.sym 17284 counter_send_interval[8]
.sym 17285 counter_send_interval[5]
.sym 17286 counter_send_interval[17]
.sym 17289 counter_send_interval[8]
.sym 17290 counter_send_interval[11]
.sym 17291 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17292 counter_send_interval[9]
.sym 17301 counter_send_interval[0]
.sym 17302 counter_send_interval[2]
.sym 17303 counter_send_interval[18]
.sym 17304 counter_send_interval[12]
.sym 17307 counter_send_interval[2]
.sym 17308 counter_send_interval[0]
.sym 17309 counter_send_interval[3]
.sym 17310 counter_send_interval[1]
.sym 17313 counter_send_interval[17]
.sym 17314 counter_send_interval[5]
.sym 17315 counter_send_interval[1]
.sym 17316 counter_send_interval[3]
.sym 17332 counter_send_interval[16]
.sym 17333 counter_send_interval[17]
.sym 17334 counter_send_interval[18]
.sym 17335 counter_send_interval[19]
.sym 17336 counter_send_interval[20]
.sym 17337 counter_send_interval[21]
.sym 17338 counter_send_interval[22]
.sym 17339 counter_send_interval[23]
.sym 17344 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 17348 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17356 counter_send_interval[10]
.sym 17361 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17362 counter_send_interval[13]
.sym 17363 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[2]
.sym 17366 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 17375 counter_send_interval[10]
.sym 17376 counter_send_interval[11]
.sym 17377 counter_send_interval[12]
.sym 17378 counter_send_interval[13]
.sym 17379 counter_send_interval[14]
.sym 17380 counter_send_interval[15]
.sym 17381 counter_send_interval[8]
.sym 17382 counter_send_interval[9]
.sym 17384 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 17412 counter_send_interval[13]
.sym 17413 counter_send_interval[12]
.sym 17414 counter_send_interval[15]
.sym 17415 counter_send_interval[14]
.sym 17418 counter_send_interval[10]
.sym 17419 counter_send_interval[11]
.sym 17424 counter_send_interval[8]
.sym 17425 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 17426 counter_send_interval[11]
.sym 17427 counter_send_interval[9]
.sym 17437 counter_send_interval[14]
.sym 17438 counter_send_interval[15]
.sym 17442 counter_send_interval[9]
.sym 17444 counter_send_interval[12]
.sym 17445 counter_send_interval[8]
.sym 17455 counter_send_interval[24]
.sym 17457 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17462 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17486 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17496 counter_send_interval[16]
.sym 17497 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17498 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 17499 counter_send_interval[19]
.sym 17501 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17502 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17504 counter_send_interval[16]
.sym 17505 counter_send_interval[17]
.sym 17506 counter_send_interval[18]
.sym 17507 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 17509 counter_send_interval[4]
.sym 17512 counter_send_interval[24]
.sym 17516 counter_send_interval[10]
.sym 17522 counter_send_interval[13]
.sym 17526 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17529 counter_send_interval[10]
.sym 17530 counter_send_interval[19]
.sym 17531 counter_send_interval[4]
.sym 17532 counter_send_interval[16]
.sym 17535 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17536 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 17537 counter_send_interval[13]
.sym 17538 counter_send_interval[24]
.sym 17541 counter_send_interval[16]
.sym 17543 counter_send_interval[17]
.sym 17547 counter_send_interval[13]
.sym 17548 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 17550 counter_send_interval[24]
.sym 17553 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17554 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17556 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17559 counter_send_interval[19]
.sym 17560 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 17561 counter_send_interval[18]
.sym 17562 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 17565 counter_send_interval[17]
.sym 17566 counter_send_interval[19]
.sym 17567 counter_send_interval[16]
.sym 17568 counter_send_interval[18]
.sym 17571 counter_send_interval[19]
.sym 17572 counter_send_interval[24]
.sym 17573 counter_send_interval[18]
.sym 17574 counter_send_interval[10]
.sym 17602 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17620 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17621 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17622 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 17623 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17624 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 17626 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 17627 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[3]
.sym 17629 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17630 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 17631 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17632 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17633 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[2]
.sym 17634 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17637 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17638 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 17646 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17665 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 17666 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17667 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17670 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 17671 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17672 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 17673 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 17682 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[2]
.sym 17683 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17684 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[3]
.sym 17685 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 17688 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17689 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 17690 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17691 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17694 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17695 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17696 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17697 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17745 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 17747 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 17748 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 17753 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 17755 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 17756 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[0]
.sym 17762 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17763 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 17764 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 17766 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 17768 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[1]
.sym 17772 is_init_SB_LUT4_I0_O[0]
.sym 17781 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[1]
.sym 17783 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[0]
.sym 17787 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 17788 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 17789 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 17790 is_init_SB_LUT4_I0_O[0]
.sym 17793 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 17794 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17795 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 17796 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 17799 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 17800 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 17801 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 17802 is_init_SB_LUT4_I0_O[0]
.sym 17811 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17812 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 17813 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 17814 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 17826 spi_cs$SB_IO_OUT
.sym 17867 spi_cs_SB_LUT4_O_I3_SB_DFFNE_Q_E
.sym 17895 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 17901 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 17944 spi_cs_SB_LUT4_O_I3_SB_DFFNE_Q_E
.sym 17945 spi_clk$SB_IO_OUT_$glb_clk
.sym 19239 counter_send_interval[4]
.sym 19241 counter_send_interval[6]
.sym 19244 counter_send_interval[0]
.sym 19250 counter_send_interval[1]
.sym 19256 counter_send_interval[5]
.sym 19261 counter_send_interval[2]
.sym 19262 counter_send_interval[3]
.sym 19266 counter_send_interval[7]
.sym 19267 $nextpnr_ICESTORM_LC_6$O
.sym 19270 counter_send_interval[0]
.sym 19273 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 counter_send_interval[1]
.sym 19279 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 19281 counter_send_interval[2]
.sym 19283 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 19285 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 19287 counter_send_interval[3]
.sym 19289 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 19291 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 19294 counter_send_interval[4]
.sym 19295 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 19297 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 19300 counter_send_interval[5]
.sym 19301 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 19303 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 19306 counter_send_interval[6]
.sym 19307 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 19309 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19311 counter_send_interval[7]
.sym 19313 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 19314 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O_$glb_ce
.sym 19315 spi_clk$SB_IO_OUT_$glb_clk
.sym 19316 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]_$glb_sr
.sym 19353 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19361 counter_send_interval[11]
.sym 19365 counter_send_interval[15]
.sym 19366 counter_send_interval[8]
.sym 19367 counter_send_interval[9]
.sym 19368 counter_send_interval[10]
.sym 19370 counter_send_interval[12]
.sym 19372 counter_send_interval[14]
.sym 19379 counter_send_interval[13]
.sym 19390 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 19392 counter_send_interval[8]
.sym 19394 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19396 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 19398 counter_send_interval[9]
.sym 19400 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 19402 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 19404 counter_send_interval[10]
.sym 19406 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 19408 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 19411 counter_send_interval[11]
.sym 19412 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 19414 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 19416 counter_send_interval[12]
.sym 19418 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 19420 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 19423 counter_send_interval[13]
.sym 19424 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 19426 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 19428 counter_send_interval[14]
.sym 19430 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 19432 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19435 counter_send_interval[15]
.sym 19436 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 19437 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O_$glb_ce
.sym 19438 spi_clk$SB_IO_OUT_$glb_clk
.sym 19439 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]_$glb_sr
.sym 19476 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19483 counter_send_interval[18]
.sym 19485 counter_send_interval[20]
.sym 19489 counter_send_interval[16]
.sym 19492 counter_send_interval[19]
.sym 19496 counter_send_interval[23]
.sym 19503 counter_send_interval[22]
.sym 19506 counter_send_interval[17]
.sym 19510 counter_send_interval[21]
.sym 19513 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 19515 counter_send_interval[16]
.sym 19517 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19519 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 19521 counter_send_interval[17]
.sym 19523 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 19525 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 19528 counter_send_interval[18]
.sym 19529 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 19531 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 19533 counter_send_interval[19]
.sym 19535 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 19537 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 19540 counter_send_interval[20]
.sym 19541 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 19543 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 19545 counter_send_interval[21]
.sym 19547 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 19549 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 19552 counter_send_interval[22]
.sym 19553 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 19555 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19557 counter_send_interval[23]
.sym 19559 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 19560 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O_$glb_ce
.sym 19561 spi_clk$SB_IO_OUT_$glb_clk
.sym 19562 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]_$glb_sr
.sym 19599 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19608 counter_send_interval[20]
.sym 19609 counter_send_interval[21]
.sym 19612 counter_send_interval[16]
.sym 19617 counter_send_interval[4]
.sym 19618 counter_send_interval[22]
.sym 19619 counter_send_interval[23]
.sym 19620 counter_send_interval[24]
.sym 19637 counter_send_interval[24]
.sym 19640 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19649 counter_send_interval[23]
.sym 19650 counter_send_interval[22]
.sym 19651 counter_send_interval[20]
.sym 19652 counter_send_interval[21]
.sym 19680 counter_send_interval[24]
.sym 19681 counter_send_interval[16]
.sym 19682 counter_send_interval[4]
.sym 19683 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O_$glb_ce
.sym 19684 spi_clk$SB_IO_OUT_$glb_clk
.sym 19685 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]_$glb_sr
.sym 19842 spi_cs$SB_IO_OUT
.sym 19973 spi_cs_SB_LUT4_O_I3
.sym 20018 spi_cs_SB_LUT4_O_I3
.sym 20745 spi_mosi$SB_IO_OUT
.sym 20754 spi_mosi$SB_IO_OUT
.sym 22050 spi_cs$SB_IO_OUT
.sym 23710 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 23825 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 27368 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 27397 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 27429 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 27446 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 27459 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 27483 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 27549 spi_cs$SB_IO_OUT
.sym 27560 spi_cs$SB_IO_OUT
.sym 27878 delay_counter[4]
.sym 27879 delay_counter[5]
.sym 27880 delay_counter[6]
.sym 27881 delay_counter[7]
.sym 27907 delay_counter[0]
.sym 27912 delay_counter[1]
.sym 27916 delay_counter[2]
.sym 27917 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 27920 delay_counter[3]
.sym 27921 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 27924 delay_counter[4]
.sym 27925 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 27928 delay_counter[5]
.sym 27929 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 27932 delay_counter[6]
.sym 27933 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 27936 delay_counter[7]
.sym 27937 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 27940 delay_counter[8]
.sym 27941 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 27944 delay_counter[9]
.sym 27945 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 27948 delay_counter[10]
.sym 27949 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 27952 delay_counter[11]
.sym 27953 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 27956 delay_counter[12]
.sym 27957 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 27960 delay_counter[13]
.sym 27961 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 27964 delay_counter[14]
.sym 27965 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 27968 delay_counter[15]
.sym 27969 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 27972 delay_counter[16]
.sym 27973 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 27976 delay_counter[17]
.sym 27977 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 27980 delay_counter[18]
.sym 27981 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 27984 delay_counter[19]
.sym 27985 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 27988 delay_counter[20]
.sym 27989 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 27992 delay_counter[21]
.sym 27993 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 27996 delay_counter[22]
.sym 27997 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 28000 delay_counter[23]
.sym 28001 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 28002 delay_counter[16]
.sym 28003 delay_counter[17]
.sym 28004 delay_counter[18]
.sym 28005 delay_counter[23]
.sym 28006 $PACKER_VCC_NET
.sym 28010 delay_counter[8]
.sym 28011 delay_counter[9]
.sym 28012 delay_counter[10]
.sym 28013 delay_counter[11]
.sym 28014 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28015 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 28016 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 28017 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28022 delay_counter[12]
.sym 28023 delay_counter[13]
.sym 28024 delay_counter[14]
.sym 28025 delay_counter[15]
.sym 28035 clk_counter_tx[0]
.sym 28040 clk_counter_tx[1]
.sym 28044 clk_counter_tx[2]
.sym 28045 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28048 clk_counter_tx[3]
.sym 28049 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28052 clk_counter_tx[4]
.sym 28053 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28056 clk_counter_tx[5]
.sym 28057 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28060 clk_counter_tx[6]
.sym 28061 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28064 clk_counter_tx[7]
.sym 28065 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28068 clk_counter_tx[8]
.sym 28069 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28072 clk_counter_tx[9]
.sym 28073 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28076 clk_counter_tx[10]
.sym 28077 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 28080 clk_counter_tx[11]
.sym 28081 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 28084 clk_counter_tx[12]
.sym 28085 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 28088 clk_counter_tx[13]
.sym 28089 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 28092 clk_counter_tx[14]
.sym 28093 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 28096 clk_counter_tx[15]
.sym 28097 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 28100 clk_counter_tx[16]
.sym 28101 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 28104 clk_counter_tx[17]
.sym 28105 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 28108 clk_counter_tx[18]
.sym 28109 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 28112 clk_counter_tx[19]
.sym 28113 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 28116 clk_counter_tx[20]
.sym 28117 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 28120 clk_counter_tx[21]
.sym 28121 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 28124 clk_counter_tx[22]
.sym 28125 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 28128 clk_counter_tx[23]
.sym 28129 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 28132 clk_counter_tx[24]
.sym 28133 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 28401 delay_counter[0]
.sym 28414 delay_counter_SB_DFFE_Q_23_D[0]
.sym 28419 delay_counter_SB_DFFE_Q_23_D[0]
.sym 28424 delay_counter_SB_DFFE_Q_23_D[1]
.sym 28425 delay_counter[1]
.sym 28428 delay_counter_SB_DFFE_Q_23_D[2]
.sym 28429 delay_counter[2]
.sym 28432 delay_counter_SB_DFFE_Q_23_D[3]
.sym 28433 delay_counter[3]
.sym 28436 delay_counter_SB_DFFE_Q_23_D[4]
.sym 28437 delay_counter[4]
.sym 28440 delay_counter_SB_DFFE_Q_23_D[5]
.sym 28441 delay_counter[5]
.sym 28444 delay_counter_SB_DFFE_Q_23_D[6]
.sym 28445 delay_counter[6]
.sym 28448 delay_counter_SB_DFFE_Q_23_D[7]
.sym 28449 delay_counter[7]
.sym 28452 delay_counter_SB_DFFE_Q_23_D[8]
.sym 28453 delay_counter[8]
.sym 28456 delay_counter_SB_DFFE_Q_23_D[9]
.sym 28457 delay_counter[9]
.sym 28460 delay_counter_SB_DFFE_Q_23_D[10]
.sym 28461 delay_counter[10]
.sym 28464 delay_counter_SB_DFFE_Q_23_D[11]
.sym 28465 delay_counter[11]
.sym 28468 delay_counter_SB_DFFE_Q_23_D[12]
.sym 28469 delay_counter[12]
.sym 28472 delay_counter_SB_DFFE_Q_23_D[13]
.sym 28473 delay_counter[13]
.sym 28476 delay_counter_SB_DFFE_Q_23_D[14]
.sym 28477 delay_counter[14]
.sym 28480 delay_counter_SB_DFFE_Q_23_D[15]
.sym 28481 delay_counter[15]
.sym 28484 delay_counter_SB_DFFE_Q_23_D[16]
.sym 28485 delay_counter[16]
.sym 28488 delay_counter_SB_DFFE_Q_23_D[17]
.sym 28489 delay_counter[17]
.sym 28492 delay_counter_SB_DFFE_Q_23_D[18]
.sym 28493 delay_counter[18]
.sym 28495 $PACKER_VCC_NET
.sym 28496 delay_counter_SB_DFFE_Q_23_D[19]
.sym 28497 delay_counter[19]
.sym 28499 $PACKER_VCC_NET
.sym 28500 delay_counter_SB_DFFE_Q_23_D[20]
.sym 28503 $PACKER_VCC_NET
.sym 28504 delay_counter_SB_DFFE_Q_23_D[21]
.sym 28505 delay_counter[21]
.sym 28507 $PACKER_VCC_NET
.sym 28508 delay_counter_SB_DFFE_Q_23_D[22]
.sym 28509 delay_counter[22]
.sym 28512 delay_counter_SB_DFFE_Q_23_D[23]
.sym 28513 delay_counter[23]
.sym 28514 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 28515 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 28516 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 28517 delay_counter_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 28521 delay_counter[20]
.sym 28530 delay_counter[19]
.sym 28531 delay_counter[20]
.sym 28532 delay_counter[21]
.sym 28533 delay_counter[22]
.sym 28540 delay_counter[1]
.sym 28541 delay_counter[0]
.sym 28542 delay_counter[0]
.sym 28543 delay_counter[1]
.sym 28544 delay_counter[2]
.sym 28545 delay_counter[3]
.sym 28556 clk_counter_tx[1]
.sym 28557 clk_counter_tx[0]
.sym 28558 clk_counter_tx[3]
.sym 28559 clk_counter_tx[4]
.sym 28560 clk_counter_tx[5]
.sym 28561 clk_counter_tx[6]
.sym 28575 clk_counter_tx[1]
.sym 28576 clk_counter_tx[2]
.sym 28577 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28581 clk_counter_tx[0]
.sym 28582 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28583 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 28584 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 28585 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 28602 clk_counter_tx[11]
.sym 28603 clk_counter_tx[12]
.sym 28604 clk_counter_tx[13]
.sym 28605 clk_counter_tx[14]
.sym 28606 clk_counter_tx[7]
.sym 28607 clk_counter_tx[8]
.sym 28608 clk_counter_tx[9]
.sym 28609 clk_counter_tx[10]
.sym 28610 spi_clk$SB_IO_OUT
.sym 28617 spi_clk_SB_LUT4_O_I3
.sym 28619 clk_counter_tx[23]
.sym 28620 clk_counter_tx[24]
.sym 28621 clk_counter_tx[0]
.sym 28622 clk_counter_tx[15]
.sym 28623 clk_counter_tx[16]
.sym 28624 clk_counter_tx[17]
.sym 28625 clk_counter_tx[18]
.sym 28631 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 28632 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 28633 enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 28638 clk_counter_tx[19]
.sym 28639 clk_counter_tx[20]
.sym 28640 clk_counter_tx[21]
.sym 28641 clk_counter_tx[22]
.sym 28803 current_pixel[0]
.sym 28808 current_pixel[1]
.sym 28812 current_pixel[2]
.sym 28813 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 28816 current_pixel[3]
.sym 28817 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 28820 current_pixel[4]
.sym 28821 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 28824 current_pixel[5]
.sym 28825 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 28828 current_pixel[6]
.sym 28829 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 28832 current_pixel[7]
.sym 28833 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 28836 current_pixel[8]
.sym 28837 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 28840 current_pixel[9]
.sym 28841 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 28844 current_pixel[10]
.sym 28845 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 28848 current_pixel[11]
.sym 28849 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 28852 current_pixel[12]
.sym 28853 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 28856 current_pixel[13]
.sym 28857 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 28860 current_pixel[14]
.sym 28861 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 28864 current_pixel[15]
.sym 28865 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 28868 current_pixel[16]
.sym 28869 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 28872 current_pixel[17]
.sym 28873 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 28876 current_pixel[18]
.sym 28877 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 28880 current_pixel[19]
.sym 28881 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 28890 current_pixel[17]
.sym 28891 current_pixel[18]
.sym 28892 current_pixel[19]
.sym 28893 current_pixel[0]
.sym 28894 current_pixel[11]
.sym 28895 current_pixel[14]
.sym 28896 current_pixel[15]
.sym 28897 current_pixel[16]
.sym 28898 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 28899 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 28900 is_init_SB_LUT4_I0_I2[2]
.sym 28901 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 28904 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 28905 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28910 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 28911 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 28912 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 28913 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 28914 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 28915 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 28916 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28917 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 28924 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 28925 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28930 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 28931 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28932 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28933 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 28936 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 28937 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
.sym 28938 is_init_SB_LUT4_I0_O[0]
.sym 28939 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 28940 is_init_SB_LUT4_I1_I3[2]
.sym 28941 spi_mosi_SB_LUT4_I3_O[0]
.sym 28943 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 28944 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 28945 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 28947 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 28948 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 28949 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 28952 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 28953 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 28954 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28955 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 28956 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28957 state[3]
.sym 28958 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28959 state[3]
.sym 28960 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28961 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 28963 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 28964 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 28965 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28966 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 28967 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 28968 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 28969 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28972 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 28973 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 28975 is_init
.sym 28976 is_init_SB_LUT4_I0_I2[0]
.sym 28977 is_init_SB_LUT4_I1_I3[2]
.sym 28980 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 28981 state[3]
.sym 28983 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 28984 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 28985 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 28987 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 28988 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 28989 is_init_SB_LUT4_I0_I2[0]
.sym 28992 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 28993 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 28995 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 28996 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 28997 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 28999 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29000 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29001 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29002 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 29003 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 29004 state[3]
.sym 29005 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29006 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 29007 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29008 state[3]
.sym 29009 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29011 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 29012 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29013 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 29016 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29017 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29020 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29021 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29022 state[3]
.sym 29023 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29024 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 29025 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29027 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1[0]
.sym 29028 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29029 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1[2]
.sym 29031 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 29032 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 29033 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 29035 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29036 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29037 is_init_SB_LUT4_I0_I2[3]
.sym 29040 is_init_SB_LUT4_I0_O[0]
.sym 29041 is_init_SB_LUT4_I0_O[1]
.sym 29044 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 29045 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29046 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29047 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29048 spi_mosi_SB_LUT4_I3_O[0]
.sym 29049 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29050 is_init
.sym 29051 is_init_SB_LUT4_I0_I2[0]
.sym 29052 is_init_SB_LUT4_I0_I2[1]
.sym 29053 is_init_SB_LUT4_I0_I2[3]
.sym 29056 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29057 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 29065 advertise_pixel_consume
.sym 29081 delay_counter_SB_DFFE_Q_E
.sym 29322 current_pixel[1]
.sym 29323 current_pixel[2]
.sym 29324 current_pixel[3]
.sym 29325 current_pixel[4]
.sym 29328 current_pixel[1]
.sym 29329 current_pixel[0]
.sym 29338 current_pixel[5]
.sym 29339 current_pixel[6]
.sym 29340 current_pixel[7]
.sym 29341 current_pixel[8]
.sym 29354 current_pixel[9]
.sym 29355 current_pixel[10]
.sym 29356 current_pixel[12]
.sym 29357 current_pixel[13]
.sym 29361 current_pixel[0]
.sym 29363 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 29364 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 29365 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 29375 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29376 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 29377 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 29379 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29380 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29381 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29382 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29383 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29384 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29385 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29386 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29387 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29388 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 29389 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 29392 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29393 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 29394 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29395 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 29396 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29397 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29399 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29400 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29401 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29402 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29403 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 29404 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29405 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29406 pixel_display_SB_LUT4_I3_O[0]
.sym 29407 pixel_display_SB_LUT4_I3_O[1]
.sym 29408 pixel_display_SB_LUT4_I3_O[2]
.sym 29409 pixel_display_SB_LUT4_I3_O[3]
.sym 29411 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 29412 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 29413 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29416 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 29417 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 29418 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 29419 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29420 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29421 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29422 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29423 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 29424 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29425 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3]
.sym 29427 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[0]
.sym 29428 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 29429 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29431 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29432 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 29433 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29435 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 29436 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29437 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29440 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
.sym 29441 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 29442 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 29443 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29444 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 29445 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 29447 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 29448 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 29449 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 29450 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 29451 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 29452 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[2]
.sym 29453 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[3]
.sym 29454 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29455 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29456 is_init_SB_LUT4_I1_I3[2]
.sym 29457 is_init_SB_LUT4_I1_I3[3]
.sym 29458 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 29459 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29460 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29461 is_init_SB_LUT4_I1_O[1]
.sym 29462 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 29463 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 29464 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 29465 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.sym 29468 is_init_SB_LUT4_I0_O[0]
.sym 29469 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 29470 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 29471 is_init_SB_LUT4_I1_I3[2]
.sym 29472 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[2]
.sym 29473 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[2]
.sym 29475 is_init_SB_LUT4_I1_O[0]
.sym 29476 is_init_SB_LUT4_I1_O[1]
.sym 29477 is_init_SB_LUT4_I1_O[2]
.sym 29479 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 29480 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 29481 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29484 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 29485 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 29486 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[0]
.sym 29487 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[1]
.sym 29488 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[2]
.sym 29489 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[3]
.sym 29490 is_init_SB_LUT4_I1_I3[2]
.sym 29491 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 29492 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[3]
.sym 29493 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 29496 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 29497 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 29499 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29500 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 29501 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 29504 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29505 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 29507 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 29508 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29509 is_init_SB_LUT4_I0_I2[2]
.sym 29511 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29512 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29513 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 29516 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 29517 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29520 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29521 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29523 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 29524 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 29525 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 29528 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29529 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29532 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29533 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29536 state[3]
.sym 29537 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 29540 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 29541 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 29543 is_init_SB_LUT4_I0_I2[0]
.sym 29544 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O[1]
.sym 29545 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O[2]
.sym 29546 buffer_pixel_write[11]
.sym 29551 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29552 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 29553 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29555 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 29556 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 29557 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29559 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 29560 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 29561 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 29562 is_init_SB_LUT4_I0_I2[0]
.sym 29563 is_init_SB_LUT4_I0_I2[1]
.sym 29564 is_init_SB_LUT4_I0_I2[2]
.sym 29565 is_init_SB_LUT4_I0_I2[3]
.sym 29567 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29568 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29569 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29570 advertise_pixel_consume
.sym 29576 advertise_pixel_consume
.sym 29577 advertise_pixel_consume_buffer
.sym 29598 $PACKER_VCC_NET
.sym 29602 $PACKER_VCC_NET
.sym 29827 counter_current_param[0]
.sym 29832 counter_current_param[1]
.sym 29834 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 29836 counter_current_param[2]
.sym 29837 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 29838 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 29840 counter_current_param[3]
.sym 29841 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 29842 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 29844 counter_current_param[4]
.sym 29845 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 29846 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 29848 counter_current_param[5]
.sym 29849 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 29850 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 29852 counter_current_param[6]
.sym 29853 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 29854 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 29856 counter_current_param[7]
.sym 29857 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 29858 counter_current_param[0]
.sym 29859 spi_mosi_SB_LUT4_I3_I1[1]
.sym 29860 counter_current_param[1]
.sym 29861 spi_mosi_SB_LUT4_I3_I1[2]
.sym 29863 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 29864 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 29865 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 29868 counter_current_param[2]
.sym 29869 counter_current_param[3]
.sym 29870 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[0]
.sym 29871 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 29872 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 29873 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 29874 spi_mosi_SB_LUT4_I3_I1[2]
.sym 29875 spi_mosi_SB_LUT4_I3_I1[1]
.sym 29876 counter_current_param[1]
.sym 29877 counter_current_param[0]
.sym 29878 counter_current_param[4]
.sym 29879 counter_current_param[5]
.sym 29880 counter_current_param[6]
.sym 29881 counter_current_param[7]
.sym 29884 spi_mosi_SB_LUT4_I3_O[0]
.sym 29885 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 29886 spi_mosi_SB_LUT4_I1_I0_SB_LUT4_I2_O[0]
.sym 29888 counter_current_param[1]
.sym 29889 counter_current_param[0]
.sym 29890 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29891 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29892 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29893 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29894 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 29895 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29896 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29897 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 29898 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29899 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29900 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29901 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29902 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 29903 spi_mosi_SB_LUT4_I1_I2[2]
.sym 29904 spi_mosi_SB_LUT4_I3_O[0]
.sym 29905 counter_current_param[0]
.sym 29906 counter_current_param[0]
.sym 29907 spi_mosi_SB_LUT4_I1_I0[2]
.sym 29908 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29909 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29910 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 29911 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 29912 spi_mosi_SB_LUT4_I1_I0[2]
.sym 29913 counter_current_param[0]
.sym 29915 counter_current_param[0]
.sym 29916 spi_mosi_SB_LUT4_I1_I0[2]
.sym 29917 spi_mosi_SB_LUT4_I1_I2[2]
.sym 29920 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29921 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29923 spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29924 spi_mosi_SB_LUT4_I3_O[0]
.sym 29925 spi_mosi_SB_LUT4_I1_I2[2]
.sym 29926 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29927 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29928 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29929 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29930 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29931 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 29932 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29933 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29934 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 29935 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 29936 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 29937 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 29939 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29940 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29941 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29942 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 29943 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2[0]
.sym 29944 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 29945 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 29946 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29947 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29948 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 29949 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 29950 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 29951 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 29952 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 29953 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 29954 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29955 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29956 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29957 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 29960 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29961 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29964 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 29965 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29966 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29967 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29968 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29969 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29972 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 29973 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 29974 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[2]
.sym 29975 state[3]
.sym 29976 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 29977 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 29980 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 29981 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 29982 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 29983 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 29984 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 29985 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 29986 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 29987 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 29988 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 29989 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 29992 state[3]
.sym 29993 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 29996 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 29997 spi_mosi_SB_LUT4_I3_O[0]
.sym 29998 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 29999 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 30000 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 30001 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 30003 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 30004 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30005 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 30006 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[0]
.sym 30007 is_init_SB_LUT4_I1_O[0]
.sym 30008 is_init_SB_LUT4_I0_I2[3]
.sym 30009 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[3]
.sym 30011 is_init_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 30012 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[1]
.sym 30013 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30015 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 30016 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30017 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 30023 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 30024 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 30025 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30026 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 30027 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 30028 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0[3]
.sym 30029 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30031 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30032 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 30033 is_init_SB_LUT4_I0_O[0]
.sym 30036 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 30037 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 30038 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 30039 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 30040 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 30041 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 30042 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30043 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30044 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I3[0]
.sym 30045 state[3]
.sym 30048 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 30049 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30050 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 30051 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 30052 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 30053 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 30055 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 30056 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30057 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 30060 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 30061 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 30063 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[1]
.sym 30064 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[2]
.sym 30065 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[3]
.sym 30066 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[1]
.sym 30067 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[2]
.sym 30068 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[3]
.sym 30069 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 30072 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30073 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 30074 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 30075 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 30076 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 30077 state_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30078 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[0]
.sym 30079 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[1]
.sym 30080 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[2]
.sym 30081 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[3]
.sym 30086 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[0]
.sym 30087 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 30088 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[2]
.sym 30089 pixel_display_SB_DFFNE_Q_E_SB_LUT4_I2_O[3]
.sym 30100 pixel_display_SB_DFFNE_Q_E[0]
.sym 30101 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[3]
.sym 30103 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 30104 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 30105 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 30111 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[3]
.sym 30112 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 30113 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O[0]
.sym 30216 enable_SB_LUT4_I3_I2[0]
.sym 30217 enable
.sym 30379 counter_current_param[1]
.sym 30380 spi_mosi_SB_LUT4_I3_I1[1]
.sym 30381 spi_mosi_SB_LUT4_I3_I1[2]
.sym 30386 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 30387 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30388 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30389 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 30391 spi_mosi_SB_LUT4_I3_I1[1]
.sym 30392 spi_mosi_SB_LUT4_I3_I1[2]
.sym 30393 spi_mosi$SB_IO_OUT
.sym 30403 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 30404 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30405 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 30417 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30418 spi_mosi_SB_LUT4_I1_I0[0]
.sym 30419 spi_mosi$SB_IO_OUT
.sym 30420 spi_mosi_SB_LUT4_I1_I0[2]
.sym 30421 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 30426 spi_mosi_SB_LUT4_I1_O[0]
.sym 30427 spi_mosi_SB_LUT4_I1_O[1]
.sym 30428 spi_mosi_SB_LUT4_I1_O[2]
.sym 30429 spi_mosi_SB_LUT4_I1_O[3]
.sym 30435 spi_mosi_SB_LUT4_I1_I0[2]
.sym 30436 spi_mosi_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 30437 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 30442 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 30443 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 30444 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 30445 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[3]
.sym 30454 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 30455 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30456 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 30457 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 30470 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30471 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 30472 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 30473 is_init_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 30482 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 30483 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 30484 is_init_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFNESS_D_Q[3]
.sym 30485 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30486 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]
.sym 30487 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]
.sym 30488 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]
.sym 30489 spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 30490 spi_mosi_SB_LUT4_I3_O[0]
.sym 30491 spi_mosi_SB_LUT4_I3_O[1]
.sym 30492 spi_mosi_SB_LUT4_I3_O[2]
.sym 30493 spi_mosi_SB_LUT4_I3_O[3]
.sym 30496 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30497 is_init_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 30498 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 30499 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30500 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 30501 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30502 $PACKER_VCC_NET
.sym 30506 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 30507 is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 30508 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30509 spi_mosi_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 30511 pixel_display_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 30512 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 30513 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 30519 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 30520 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 30521 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 30526 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 30527 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[1]
.sym 30528 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[2]
.sym 30529 is_init_SB_DFFNE_Q_E_SB_LUT4_O_I2[3]
.sym 30532 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30533 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]
.sym 30535 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 30536 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 30537 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30540 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 30541 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 30542 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 30543 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 30544 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.sym 30545 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 30547 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30548 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 30549 pixel_display_SB_DFFNE_Q_E[0]
.sym 30550 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[0]
.sym 30551 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 30552 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[1]
.sym 30553 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30556 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 30557 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 30560 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 30561 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 30568 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30569 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 30571 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[1]
.sym 30572 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 30573 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30576 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0]
.sym 30577 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 30581 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[0]
.sym 30585 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 30586 current_byte_pos[3]
.sym 30587 current_byte_pos[4]
.sym 30588 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
.sym 30589 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFN_D_Q[0]
.sym 30591 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q[2]
.sym 30592 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30593 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 30595 current_byte_pos[0]
.sym 30599 current_byte_pos[1]
.sym 30600 $PACKER_VCC_NET
.sym 30601 current_byte_pos[0]
.sym 30603 current_byte_pos[2]
.sym 30604 $PACKER_VCC_NET
.sym 30605 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 30607 current_byte_pos[3]
.sym 30608 $PACKER_VCC_NET
.sym 30609 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 30611 current_byte_pos[4]
.sym 30612 $PACKER_VCC_NET
.sym 30613 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 30614 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 30615 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 30616 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 30617 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 30621 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30889 counter_send_interval[0]
.sym 30890 counter_send_interval[5]
.sym 30891 counter_send_interval[4]
.sym 30892 counter_send_interval[7]
.sym 30893 counter_send_interval[6]
.sym 30896 counter_send_interval[6]
.sym 30897 counter_send_interval[7]
.sym 30912 counter_send_interval[1]
.sym 30913 counter_send_interval[0]
.sym 30914 counter_send_interval[17]
.sym 30915 counter_send_interval[8]
.sym 30916 counter_send_interval[5]
.sym 30917 counter_send_interval[9]
.sym 30918 counter_send_interval[11]
.sym 30919 counter_send_interval[8]
.sym 30920 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 30921 counter_send_interval[9]
.sym 30926 counter_send_interval[0]
.sym 30927 counter_send_interval[2]
.sym 30928 counter_send_interval[12]
.sym 30929 counter_send_interval[18]
.sym 30930 counter_send_interval[1]
.sym 30931 counter_send_interval[3]
.sym 30932 counter_send_interval[0]
.sym 30933 counter_send_interval[2]
.sym 30934 counter_send_interval[1]
.sym 30935 counter_send_interval[3]
.sym 30936 counter_send_interval[5]
.sym 30937 counter_send_interval[17]
.sym 30950 counter_send_interval[13]
.sym 30951 counter_send_interval[15]
.sym 30952 counter_send_interval[12]
.sym 30953 counter_send_interval[14]
.sym 30956 counter_send_interval[11]
.sym 30957 counter_send_interval[10]
.sym 30958 counter_send_interval[11]
.sym 30959 counter_send_interval[8]
.sym 30960 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 30961 counter_send_interval[9]
.sym 30968 counter_send_interval[15]
.sym 30969 counter_send_interval[14]
.sym 30971 counter_send_interval[9]
.sym 30972 counter_send_interval[12]
.sym 30973 counter_send_interval[8]
.sym 30978 counter_send_interval[19]
.sym 30979 counter_send_interval[10]
.sym 30980 counter_send_interval[4]
.sym 30981 counter_send_interval[16]
.sym 30982 counter_send_interval[13]
.sym 30983 counter_send_interval[24]
.sym 30984 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30985 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30988 counter_send_interval[17]
.sym 30989 counter_send_interval[16]
.sym 30991 counter_send_interval[13]
.sym 30992 counter_send_interval[24]
.sym 30993 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30995 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 30996 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 30997 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 30998 counter_send_interval[19]
.sym 30999 counter_send_interval[18]
.sym 31000 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31001 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31002 counter_send_interval[19]
.sym 31003 counter_send_interval[18]
.sym 31004 counter_send_interval[16]
.sym 31005 counter_send_interval[17]
.sym 31006 counter_send_interval[24]
.sym 31007 counter_send_interval[10]
.sym 31008 counter_send_interval[19]
.sym 31009 counter_send_interval[18]
.sym 31019 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31020 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31021 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 31022 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31023 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 31024 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 31025 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 31030 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 31031 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 31032 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[2]
.sym 31033 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[3]
.sym 31034 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31035 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 31036 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 31037 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 31038 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31039 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31040 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31041 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31048 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[0]
.sym 31049 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_I0[1]
.sym 31050 is_init_SB_LUT4_I0_O[0]
.sym 31051 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 31052 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 31053 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 31054 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31055 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 31056 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 31057 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 31058 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 31059 is_init_SB_LUT4_I0_O[0]
.sym 31060 is_init_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 31061 is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[1]
.sym 31066 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 31067 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 31068 spi_dc_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 31069 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31074 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 31395 counter_send_interval[0]
.sym 31400 counter_send_interval[1]
.sym 31404 counter_send_interval[2]
.sym 31405 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 31408 counter_send_interval[3]
.sym 31409 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 31412 counter_send_interval[4]
.sym 31413 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 31416 counter_send_interval[5]
.sym 31417 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 31420 counter_send_interval[6]
.sym 31421 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 31424 counter_send_interval[7]
.sym 31425 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 31428 counter_send_interval[8]
.sym 31429 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 31432 counter_send_interval[9]
.sym 31433 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 31436 counter_send_interval[10]
.sym 31437 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 31440 counter_send_interval[11]
.sym 31441 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 31444 counter_send_interval[12]
.sym 31445 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 31448 counter_send_interval[13]
.sym 31449 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 31452 counter_send_interval[14]
.sym 31453 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 31456 counter_send_interval[15]
.sym 31457 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 31460 counter_send_interval[16]
.sym 31461 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 31464 counter_send_interval[17]
.sym 31465 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 31468 counter_send_interval[18]
.sym 31469 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 31472 counter_send_interval[19]
.sym 31473 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 31476 counter_send_interval[20]
.sym 31477 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 31480 counter_send_interval[21]
.sym 31481 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 31484 counter_send_interval[22]
.sym 31485 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 31488 counter_send_interval[23]
.sym 31489 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 31492 counter_send_interval[24]
.sym 31493 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 31498 counter_send_interval[20]
.sym 31499 counter_send_interval[21]
.sym 31500 counter_send_interval[22]
.sym 31501 counter_send_interval[23]
.sym 31519 counter_send_interval[24]
.sym 31520 counter_send_interval[4]
.sym 31521 counter_send_interval[16]
.sym 31597 spi_cs_SB_LUT4_O_I3
