library ieee;
use ieee.std_logic_1164.all;

 package pkg is
	component fulladder is 
			port(a, b, cin: in std_logic;
					s: out std_logic_vector(3 downto 0);
					cout: out std_logic);
	end  component;