Loading plugins phase: Elapsed time ==> 0s.327ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cyprj -d CY8C5868AXI-LP035 -s C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0111: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cydwr (Enable Device Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.567ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.234ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MuxAdvance.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cyprj -dcpsoc3 MuxAdvance.v -verilog
======================================================================

======================================================================
Compiling:  MuxAdvance.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cyprj -dcpsoc3 MuxAdvance.v -verilog
======================================================================

======================================================================
Compiling:  MuxAdvance.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cyprj -dcpsoc3 -verilog MuxAdvance.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 12 13:22:46 2017


======================================================================
Compiling:  MuxAdvance.v
Program  :   vpp
Options  :    -yv2 -q10 MuxAdvance.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 12 13:22:46 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MuxAdvance.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  MuxAdvance.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cyprj -dcpsoc3 -verilog MuxAdvance.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 12 13:22:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\codegentemp\MuxAdvance.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\codegentemp\MuxAdvance.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  MuxAdvance.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cyprj -dcpsoc3 -verilog MuxAdvance.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 12 13:22:48 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\codegentemp\MuxAdvance.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\codegentemp\MuxAdvance.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Pump_AL:BUART:reset_sr\
	Net_1859
	\Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1856
	\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Pump_AL:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Pump_AL:BUART:sRX:MODULE_5:lt\
	\Pump_AL:BUART:sRX:MODULE_5:eq\
	\Pump_AL:BUART:sRX:MODULE_5:gt\
	\Pump_AL:BUART:sRX:MODULE_5:gte\
	\Pump_AL:BUART:sRX:MODULE_5:lte\
	\LCD1:BUART:reset_sr\
	Net_1835
	\LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_1831
	\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:xeq\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:xlt\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:xlte\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:xgt\
	\LCD1:BUART:sRX:MODULE_10:g1:a0:xgte\
	\LCD1:BUART:sRX:MODULE_10:lt\
	\LCD1:BUART:sRX:MODULE_10:eq\
	\LCD1:BUART:sRX:MODULE_10:gt\
	\LCD1:BUART:sRX:MODULE_10:gte\
	\LCD1:BUART:sRX:MODULE_10:lte\
	\Code_Bar:BUART:reset_sr\
	Net_1892
	\Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_1888
	\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:xeq\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:xlt\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:xlte\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:xgt\
	\Code_Bar:BUART:sRX:MODULE_15:g1:a0:xgte\
	\Code_Bar:BUART:sRX:MODULE_15:lt\
	\Code_Bar:BUART:sRX:MODULE_15:eq\
	\Code_Bar:BUART:sRX:MODULE_15:gt\
	\Code_Bar:BUART:sRX:MODULE_15:gte\
	\Code_Bar:BUART:sRX:MODULE_15:lte\
	\LCD2:BUART:reset_sr\
	Net_1822
	\LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_1818
	\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:xeq\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:xlt\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:xlte\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:xgt\
	\LCD2:BUART:sRX:MODULE_20:g1:a0:xgte\
	\LCD2:BUART:sRX:MODULE_20:lt\
	\LCD2:BUART:sRX:MODULE_20:eq\
	\LCD2:BUART:sRX:MODULE_20:gt\
	\LCD2:BUART:sRX:MODULE_20:gte\
	\LCD2:BUART:sRX:MODULE_20:lte\
	Net_1812
	Net_1784
	\I2C_1:udb_clk\
	Net_1800
	\I2C_1:Net_973\
	Net_1801
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_1806
	\I2C_1:Net_975\
	Net_1805
	Net_1804
	Net_1796
	Net_1790
	\Beagle:BUART:reset_sr\
	Net_1770
	\Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_1765
	\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:xeq\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:xlt\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:xlte\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:xgt\
	\Beagle:BUART:sRX:MODULE_25:g1:a0:xgte\
	\Beagle:BUART:sRX:MODULE_25:lt\
	\Beagle:BUART:sRX:MODULE_25:eq\
	\Beagle:BUART:sRX:MODULE_25:gt\
	\Beagle:BUART:sRX:MODULE_25:gte\
	\Beagle:BUART:sRX:MODULE_25:lte\
	\Tag:BUART:reset_sr\
	Net_1757
	\Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_1\
	\Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_0\
	\Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_0\
	\Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_0\
	Net_1753
	\Tag:BUART:sRX:MODULE_29:g2:a0:gta_0\
	\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_1\
	\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_1\
	\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:lt_0\
	\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:gt_0\
	\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:lti_0\
	\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:gti_0\
	\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_0\
	\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_0\
	\Tag:BUART:sRX:MODULE_30:g1:a0:xeq\
	\Tag:BUART:sRX:MODULE_30:g1:a0:xlt\
	\Tag:BUART:sRX:MODULE_30:g1:a0:xlte\
	\Tag:BUART:sRX:MODULE_30:g1:a0:xgt\
	\Tag:BUART:sRX:MODULE_30:g1:a0:xgte\
	\Tag:BUART:sRX:MODULE_30:lt\
	\Tag:BUART:sRX:MODULE_30:eq\
	\Tag:BUART:sRX:MODULE_30:gt\
	\Tag:BUART:sRX:MODULE_30:gte\
	\Tag:BUART:sRX:MODULE_30:lte\


Deleted 170 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Pump_AL:BUART:HalfDuplexSend\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:FinalParityType_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:FinalParityType_0\ to one
Aliasing \Pump_AL:BUART:FinalAddrMode_2\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:FinalAddrMode_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:FinalAddrMode_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:tx_ctrl_mark\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing zero to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:tx_status_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:tx_status_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:tx_status_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:rx_count7_bit8_wire\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:rx_status_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_TW_net_0 to one
Aliasing tmpOE__Tx_TW_net_0 to one
Aliasing \LCD1:BUART:tx_hd_send_break\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:HalfDuplexSend\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalParityType_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalParityType_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalAddrMode_2\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalAddrMode_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:FinalAddrMode_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:tx_ctrl_mark\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:tx_status_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:tx_status_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:tx_status_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:rx_count7_bit8_wire\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:rx_status_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Code_Bar:BUART:tx_hd_send_break\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:HalfDuplexSend\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:FinalParityType_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:FinalParityType_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:FinalAddrMode_2\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:FinalAddrMode_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:FinalAddrMode_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:tx_ctrl_mark\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:tx_status_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:tx_status_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:tx_status_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:rx_count7_bit8_wire\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:rx_status_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_PL_net_0 to one
Aliasing tmpOE__Tx_PL_net_0 to one
Aliasing tmpOE__Rx_LCD1_net_0 to one
Aliasing tmpOE__Tx_LCD1_net_0 to one
Aliasing \LCD2:BUART:tx_hd_send_break\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:HalfDuplexSend\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalParityType_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalParityType_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalAddrMode_2\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalAddrMode_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:FinalAddrMode_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:tx_ctrl_mark\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:tx_status_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:tx_status_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:tx_status_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:rx_count7_bit8_wire\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:rx_status_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Tx_LCD2_net_0 to one
Aliasing tmpOE__Rx_LCD2_net_0 to one
Aliasing tmpOE__IB1_net_0 to one
Aliasing tmpOE__IB2_net_0 to one
Aliasing tmpOE__Pin_B1_net_0 to one
Aliasing tmpOE__Pin_B4_net_0 to one
Aliasing tmpOE__Pin_B2_net_0 to one
Aliasing \Waitable_1:Net_260\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1797 to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Waitable_1:Net_102\ to one
Aliasing tmpOE__Pin_B3_net_0 to one
Aliasing \Waitable_4:Net_260\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1779 to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Waitable_4:Net_102\ to one
Aliasing tmpOE__SDA_net_0 to one
Aliasing tmpOE__SCL_net_0 to one
Aliasing \I2C_1:Net_969\ to one
Aliasing \I2C_1:Net_968\ to one
Aliasing \Waitable_2:Net_260\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1778 to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Waitable_2:Net_102\ to one
Aliasing Net_1785 to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Waitable_3:Net_260\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Waitable_3:Net_102\ to one
Aliasing tmpOE__Rx_Beagle_net_0 to one
Aliasing tmpOE__Tx_Beagle_net_0 to one
Aliasing \Beagle:BUART:tx_hd_send_break\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:HalfDuplexSend\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:FinalParityType_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:FinalParityType_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:FinalAddrMode_2\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:FinalAddrMode_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:FinalAddrMode_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:tx_ctrl_mark\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:tx_status_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:tx_status_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:tx_status_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:rx_count7_bit8_wire\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN18_1 to MODIN17_1
Aliasing MODIN18_0 to MODIN17_0
Aliasing \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to one
Aliasing MODIN19_1 to MODIN17_1
Aliasing MODIN19_0 to MODIN17_0
Aliasing \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to one
Aliasing \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:rx_status_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_3\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_2\ to one
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_1\ to one
Aliasing \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Tag:BUART:tx_hd_send_break\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:HalfDuplexSend\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:FinalParityType_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:FinalParityType_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:FinalAddrMode_2\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:FinalAddrMode_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:FinalAddrMode_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:tx_ctrl_mark\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:tx_status_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:tx_status_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:tx_status_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:rx_count7_bit8_wire\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Tag:BUART:sRX:s23Poll:MODIN22_1\ to \Tag:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \Tag:BUART:sRX:s23Poll:MODIN22_0\ to \Tag:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\ to one
Aliasing \Tag:BUART:sRX:s23Poll:MODIN23_1\ to \Tag:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \Tag:BUART:sRX:s23Poll:MODIN23_0\ to \Tag:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\ to one
Aliasing \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:rx_status_1\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newa_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newa_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newa_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newb_6\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newb_5\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newb_4\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newb_3\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newb_2\ to one
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newb_1\ to one
Aliasing \Tag:BUART:sRX:MODULE_29:g2:a0:newb_0\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Tag_net_0 to one
Aliasing tmpOE__Tx_Tag_net_0 to one
Aliasing tmpOE__Rs1_net_0 to one
Aliasing tmpOE__Rs2_net_0 to one
Aliasing tmpOE__Rs3_net_0 to one
Aliasing tmpOE__Rs4_net_0 to one
Aliasing tmpOE__Rs5_net_0 to one
Aliasing \Pump_AL:BUART:reset_reg\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1857D to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Pump_AL:BUART:rx_break_status\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:reset_reg\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1832D to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD1:BUART:rx_break_status\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:reset_reg\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1889D to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Code_Bar:BUART:rx_break_status\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:reset_reg\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1819D to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \LCD2:BUART:rx_break_status\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:reset_reg\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1766D to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Beagle:BUART:rx_break_status\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:reset_reg\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Aliasing Net_1754D to \Pump_AL:BUART:tx_hd_send_break\
Aliasing \Tag:BUART:rx_break_status\\D\ to \Pump_AL:BUART:tx_hd_send_break\
Removing Rhs of wire Net_1860[1] = \Pump_AL:BUART:rx_interrupt_out\[23]
Removing Lhs of wire \Pump_AL:Net_61\[2] = Net_1878[3]
Removing Lhs of wire \Pump_AL:BUART:HalfDuplexSend\[9] = \Pump_AL:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Pump_AL:BUART:FinalParityType_1\[10] = \Pump_AL:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Pump_AL:BUART:FinalParityType_0\[11] = one[5]
Removing Lhs of wire \Pump_AL:BUART:FinalAddrMode_2\[12] = \Pump_AL:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Pump_AL:BUART:FinalAddrMode_1\[13] = \Pump_AL:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Pump_AL:BUART:FinalAddrMode_0\[14] = \Pump_AL:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Pump_AL:BUART:tx_ctrl_mark\[15] = \Pump_AL:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Pump_AL:BUART:reset_reg_dp\[16] = \Pump_AL:BUART:reset_reg\[7]
Removing Rhs of wire zero[28] = \Pump_AL:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Pump_AL:BUART:tx_status_6\[77] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:tx_status_5\[78] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:tx_status_4\[79] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:tx_status_1\[81] = \Pump_AL:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \Pump_AL:BUART:tx_status_3\[83] = \Pump_AL:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \Pump_AL:BUART:rx_count7_bit8_wire\[142] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[150] = \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[161]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[152] = \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[162]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[153] = \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[178]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[154] = \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[192]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[155] = MODIN1_1[156]
Removing Rhs of wire MODIN1_1[156] = \Pump_AL:BUART:pollcount_1\[148]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[157] = MODIN1_0[158]
Removing Rhs of wire MODIN1_0[158] = \Pump_AL:BUART:pollcount_0\[151]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[164] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[165] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[166] = MODIN1_1[156]
Removing Lhs of wire MODIN2_1[167] = MODIN1_1[156]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[168] = MODIN1_0[158]
Removing Lhs of wire MODIN2_0[169] = MODIN1_0[158]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[170] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[171] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[172] = MODIN1_1[156]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[173] = MODIN1_0[158]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[174] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[175] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[180] = MODIN1_1[156]
Removing Lhs of wire MODIN3_1[181] = MODIN1_1[156]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[182] = MODIN1_0[158]
Removing Lhs of wire MODIN3_0[183] = MODIN1_0[158]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[184] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[185] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[186] = MODIN1_1[156]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[187] = MODIN1_0[158]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[188] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[189] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:rx_status_1\[196] = zero[28]
Removing Rhs of wire \Pump_AL:BUART:rx_status_2\[197] = \Pump_AL:BUART:rx_parity_error_status\[198]
Removing Rhs of wire \Pump_AL:BUART:rx_status_3\[199] = \Pump_AL:BUART:rx_stop_bit_error\[200]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[210] = \Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_0\[259]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[214] = \Pump_AL:BUART:sRX:MODULE_5:g1:a0:xneq\[281]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_6\[215] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_5\[216] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_4\[217] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_3\[218] = MODIN4_6[219]
Removing Rhs of wire MODIN4_6[219] = \Pump_AL:BUART:rx_count_6\[137]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_2\[220] = MODIN4_5[221]
Removing Rhs of wire MODIN4_5[221] = \Pump_AL:BUART:rx_count_5\[138]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_1\[222] = MODIN4_4[223]
Removing Rhs of wire MODIN4_4[223] = \Pump_AL:BUART:rx_count_4\[139]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_0\[224] = MODIN4_3[225]
Removing Rhs of wire MODIN4_3[225] = \Pump_AL:BUART:rx_count_3\[140]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_6\[226] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_5\[227] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_4\[228] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_3\[229] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_2\[230] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_1\[231] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_0\[232] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_6\[233] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_5\[234] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_4\[235] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_3\[236] = MODIN4_6[219]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_2\[237] = MODIN4_5[221]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_1\[238] = MODIN4_4[223]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_0\[239] = MODIN4_3[225]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_6\[240] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_5\[241] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_4\[242] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_3\[243] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_2\[244] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_1\[245] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_0\[246] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:newa_0\[261] = \Pump_AL:BUART:rx_postpoll\[96]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:newb_0\[262] = \Pump_AL:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:dataa_0\[263] = \Pump_AL:BUART:rx_postpoll\[96]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:datab_0\[264] = \Pump_AL:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[265] = \Pump_AL:BUART:rx_postpoll\[96]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[266] = \Pump_AL:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[268] = one[5]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[269] = \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[270] = \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire tmpOE__Rx_TW_net_0[292] = one[5]
Removing Lhs of wire tmpOE__Tx_TW_net_0[297] = one[5]
Removing Rhs of wire Net_1836[305] = \LCD1:BUART:rx_interrupt_out\[325]
Removing Lhs of wire \LCD1:Net_61\[306] = \LCD1:Net_9\[303]
Removing Lhs of wire \LCD1:BUART:tx_hd_send_break\[310] = zero[28]
Removing Lhs of wire \LCD1:BUART:HalfDuplexSend\[311] = zero[28]
Removing Lhs of wire \LCD1:BUART:FinalParityType_1\[312] = zero[28]
Removing Lhs of wire \LCD1:BUART:FinalParityType_0\[313] = zero[28]
Removing Lhs of wire \LCD1:BUART:FinalAddrMode_2\[314] = zero[28]
Removing Lhs of wire \LCD1:BUART:FinalAddrMode_1\[315] = zero[28]
Removing Lhs of wire \LCD1:BUART:FinalAddrMode_0\[316] = zero[28]
Removing Lhs of wire \LCD1:BUART:tx_ctrl_mark\[317] = zero[28]
Removing Lhs of wire \LCD1:BUART:reset_reg_dp\[318] = \LCD1:BUART:reset_reg\[309]
Removing Lhs of wire \LCD1:BUART:tx_status_6\[378] = zero[28]
Removing Lhs of wire \LCD1:BUART:tx_status_5\[379] = zero[28]
Removing Lhs of wire \LCD1:BUART:tx_status_4\[380] = zero[28]
Removing Lhs of wire \LCD1:BUART:tx_status_1\[382] = \LCD1:BUART:tx_fifo_empty\[343]
Removing Lhs of wire \LCD1:BUART:tx_status_3\[384] = \LCD1:BUART:tx_fifo_notfull\[342]
Removing Lhs of wire \LCD1:BUART:rx_count7_bit8_wire\[443] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[451] = \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[462]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[453] = \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[463]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[454] = \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[479]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[455] = \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[493]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[456] = MODIN5_1[457]
Removing Rhs of wire MODIN5_1[457] = \LCD1:BUART:pollcount_1\[449]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[458] = MODIN5_0[459]
Removing Rhs of wire MODIN5_0[459] = \LCD1:BUART:pollcount_0\[452]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[465] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[466] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[467] = MODIN5_1[457]
Removing Lhs of wire MODIN6_1[468] = MODIN5_1[457]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[469] = MODIN5_0[459]
Removing Lhs of wire MODIN6_0[470] = MODIN5_0[459]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[471] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[472] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[473] = MODIN5_1[457]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[474] = MODIN5_0[459]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[475] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[476] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[481] = MODIN5_1[457]
Removing Lhs of wire MODIN7_1[482] = MODIN5_1[457]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[483] = MODIN5_0[459]
Removing Lhs of wire MODIN7_0[484] = MODIN5_0[459]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[485] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[486] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[487] = MODIN5_1[457]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[488] = MODIN5_0[459]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[489] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[490] = zero[28]
Removing Lhs of wire \LCD1:BUART:rx_status_1\[497] = zero[28]
Removing Rhs of wire \LCD1:BUART:rx_status_2\[498] = \LCD1:BUART:rx_parity_error_status\[499]
Removing Rhs of wire \LCD1:BUART:rx_status_3\[500] = \LCD1:BUART:rx_stop_bit_error\[501]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[511] = \LCD1:BUART:sRX:MODULE_9:g2:a0:lta_0\[560]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[515] = \LCD1:BUART:sRX:MODULE_10:g1:a0:xneq\[582]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_6\[516] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_5\[517] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_4\[518] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_3\[519] = MODIN8_6[520]
Removing Rhs of wire MODIN8_6[520] = \LCD1:BUART:rx_count_6\[438]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_2\[521] = MODIN8_5[522]
Removing Rhs of wire MODIN8_5[522] = \LCD1:BUART:rx_count_5\[439]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_1\[523] = MODIN8_4[524]
Removing Rhs of wire MODIN8_4[524] = \LCD1:BUART:rx_count_4\[440]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_0\[525] = MODIN8_3[526]
Removing Rhs of wire MODIN8_3[526] = \LCD1:BUART:rx_count_3\[441]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_6\[527] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_5\[528] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_4\[529] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_3\[530] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_2\[531] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_1\[532] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_0\[533] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_6\[534] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_5\[535] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_4\[536] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_3\[537] = MODIN8_6[520]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_2\[538] = MODIN8_5[522]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_1\[539] = MODIN8_4[524]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_0\[540] = MODIN8_3[526]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_6\[541] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_5\[542] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_4\[543] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_3\[544] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_2\[545] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_1\[546] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_0\[547] = zero[28]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:newa_0\[562] = \LCD1:BUART:rx_postpoll\[397]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:newb_0\[563] = \LCD1:BUART:rx_parity_bit\[514]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:dataa_0\[564] = \LCD1:BUART:rx_postpoll\[397]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:datab_0\[565] = \LCD1:BUART:rx_parity_bit\[514]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[566] = \LCD1:BUART:rx_postpoll\[397]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[567] = \LCD1:BUART:rx_parity_bit\[514]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[569] = one[5]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[570] = \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[568]
Removing Lhs of wire \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[571] = \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[568]
Removing Rhs of wire Net_1893[595] = \Code_Bar:BUART:rx_interrupt_out\[615]
Removing Lhs of wire \Code_Bar:Net_61\[596] = \Code_Bar:Net_9\[593]
Removing Lhs of wire \Code_Bar:BUART:tx_hd_send_break\[600] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:HalfDuplexSend\[601] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:FinalParityType_1\[602] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:FinalParityType_0\[603] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:FinalAddrMode_2\[604] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:FinalAddrMode_1\[605] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:FinalAddrMode_0\[606] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:tx_ctrl_mark\[607] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:reset_reg_dp\[608] = \Code_Bar:BUART:reset_reg\[599]
Removing Lhs of wire \Code_Bar:BUART:tx_status_6\[668] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:tx_status_5\[669] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:tx_status_4\[670] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:tx_status_1\[672] = \Code_Bar:BUART:tx_fifo_empty\[633]
Removing Lhs of wire \Code_Bar:BUART:tx_status_3\[674] = \Code_Bar:BUART:tx_fifo_notfull\[632]
Removing Lhs of wire \Code_Bar:BUART:rx_count7_bit8_wire\[733] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[741] = \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[752]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[743] = \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[753]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[744] = \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[769]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[745] = \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[783]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[746] = MODIN9_1[747]
Removing Rhs of wire MODIN9_1[747] = \Code_Bar:BUART:pollcount_1\[739]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[748] = MODIN9_0[749]
Removing Rhs of wire MODIN9_0[749] = \Code_Bar:BUART:pollcount_0\[742]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[755] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[756] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[757] = MODIN9_1[747]
Removing Lhs of wire MODIN10_1[758] = MODIN9_1[747]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[759] = MODIN9_0[749]
Removing Lhs of wire MODIN10_0[760] = MODIN9_0[749]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[761] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[762] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[763] = MODIN9_1[747]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[764] = MODIN9_0[749]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[765] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[766] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[771] = MODIN9_1[747]
Removing Lhs of wire MODIN11_1[772] = MODIN9_1[747]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[773] = MODIN9_0[749]
Removing Lhs of wire MODIN11_0[774] = MODIN9_0[749]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[775] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[776] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[777] = MODIN9_1[747]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[778] = MODIN9_0[749]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[779] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[780] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:rx_status_1\[787] = zero[28]
Removing Rhs of wire \Code_Bar:BUART:rx_status_2\[788] = \Code_Bar:BUART:rx_parity_error_status\[789]
Removing Rhs of wire \Code_Bar:BUART:rx_status_3\[790] = \Code_Bar:BUART:rx_stop_bit_error\[791]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[801] = \Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_0\[850]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[805] = \Code_Bar:BUART:sRX:MODULE_15:g1:a0:xneq\[872]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_6\[806] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_5\[807] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_4\[808] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_3\[809] = MODIN12_6[810]
Removing Rhs of wire MODIN12_6[810] = \Code_Bar:BUART:rx_count_6\[728]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_2\[811] = MODIN12_5[812]
Removing Rhs of wire MODIN12_5[812] = \Code_Bar:BUART:rx_count_5\[729]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_1\[813] = MODIN12_4[814]
Removing Rhs of wire MODIN12_4[814] = \Code_Bar:BUART:rx_count_4\[730]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_0\[815] = MODIN12_3[816]
Removing Rhs of wire MODIN12_3[816] = \Code_Bar:BUART:rx_count_3\[731]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_6\[817] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_5\[818] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_4\[819] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_3\[820] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_2\[821] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_1\[822] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_0\[823] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_6\[824] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_5\[825] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_4\[826] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_3\[827] = MODIN12_6[810]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_2\[828] = MODIN12_5[812]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_1\[829] = MODIN12_4[814]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_0\[830] = MODIN12_3[816]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_6\[831] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_5\[832] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_4\[833] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_3\[834] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_2\[835] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_1\[836] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_0\[837] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:newa_0\[852] = \Code_Bar:BUART:rx_postpoll\[687]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:newb_0\[853] = \Code_Bar:BUART:rx_parity_bit\[804]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:dataa_0\[854] = \Code_Bar:BUART:rx_postpoll\[687]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:datab_0\[855] = \Code_Bar:BUART:rx_parity_bit\[804]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[856] = \Code_Bar:BUART:rx_postpoll\[687]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[857] = \Code_Bar:BUART:rx_parity_bit\[804]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[859] = one[5]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[860] = \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[858]
Removing Lhs of wire \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[861] = \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[858]
Removing Lhs of wire tmpOE__Rx_PL_net_0[883] = one[5]
Removing Lhs of wire tmpOE__Tx_PL_net_0[888] = one[5]
Removing Lhs of wire tmpOE__Rx_LCD1_net_0[894] = one[5]
Removing Lhs of wire tmpOE__Tx_LCD1_net_0[899] = one[5]
Removing Rhs of wire Net_1823[907] = \LCD2:BUART:rx_interrupt_out\[927]
Removing Lhs of wire \LCD2:Net_61\[908] = \LCD2:Net_9\[905]
Removing Lhs of wire \LCD2:BUART:tx_hd_send_break\[912] = zero[28]
Removing Lhs of wire \LCD2:BUART:HalfDuplexSend\[913] = zero[28]
Removing Lhs of wire \LCD2:BUART:FinalParityType_1\[914] = zero[28]
Removing Lhs of wire \LCD2:BUART:FinalParityType_0\[915] = zero[28]
Removing Lhs of wire \LCD2:BUART:FinalAddrMode_2\[916] = zero[28]
Removing Lhs of wire \LCD2:BUART:FinalAddrMode_1\[917] = zero[28]
Removing Lhs of wire \LCD2:BUART:FinalAddrMode_0\[918] = zero[28]
Removing Lhs of wire \LCD2:BUART:tx_ctrl_mark\[919] = zero[28]
Removing Lhs of wire \LCD2:BUART:reset_reg_dp\[920] = \LCD2:BUART:reset_reg\[911]
Removing Lhs of wire \LCD2:BUART:tx_status_6\[980] = zero[28]
Removing Lhs of wire \LCD2:BUART:tx_status_5\[981] = zero[28]
Removing Lhs of wire \LCD2:BUART:tx_status_4\[982] = zero[28]
Removing Lhs of wire \LCD2:BUART:tx_status_1\[984] = \LCD2:BUART:tx_fifo_empty\[945]
Removing Lhs of wire \LCD2:BUART:tx_status_3\[986] = \LCD2:BUART:tx_fifo_notfull\[944]
Removing Lhs of wire \LCD2:BUART:rx_count7_bit8_wire\[1045] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[1053] = \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1064]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[1055] = \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1065]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[1056] = \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1081]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1057] = \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1095]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1058] = MODIN13_1[1059]
Removing Rhs of wire MODIN13_1[1059] = \LCD2:BUART:pollcount_1\[1051]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1060] = MODIN13_0[1061]
Removing Rhs of wire MODIN13_0[1061] = \LCD2:BUART:pollcount_0\[1054]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1067] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1068] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1069] = MODIN13_1[1059]
Removing Lhs of wire MODIN14_1[1070] = MODIN13_1[1059]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1071] = MODIN13_0[1061]
Removing Lhs of wire MODIN14_0[1072] = MODIN13_0[1061]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1073] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1074] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1075] = MODIN13_1[1059]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1076] = MODIN13_0[1061]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1077] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1078] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1083] = MODIN13_1[1059]
Removing Lhs of wire MODIN15_1[1084] = MODIN13_1[1059]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1085] = MODIN13_0[1061]
Removing Lhs of wire MODIN15_0[1086] = MODIN13_0[1061]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1087] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1088] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1089] = MODIN13_1[1059]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1090] = MODIN13_0[1061]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1091] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1092] = zero[28]
Removing Lhs of wire \LCD2:BUART:rx_status_1\[1099] = zero[28]
Removing Rhs of wire \LCD2:BUART:rx_status_2\[1100] = \LCD2:BUART:rx_parity_error_status\[1101]
Removing Rhs of wire \LCD2:BUART:rx_status_3\[1102] = \LCD2:BUART:rx_stop_bit_error\[1103]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1113] = \LCD2:BUART:sRX:MODULE_19:g2:a0:lta_0\[1162]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1117] = \LCD2:BUART:sRX:MODULE_20:g1:a0:xneq\[1184]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_6\[1118] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_5\[1119] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_4\[1120] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_3\[1121] = MODIN16_6[1122]
Removing Rhs of wire MODIN16_6[1122] = \LCD2:BUART:rx_count_6\[1040]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_2\[1123] = MODIN16_5[1124]
Removing Rhs of wire MODIN16_5[1124] = \LCD2:BUART:rx_count_5\[1041]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_1\[1125] = MODIN16_4[1126]
Removing Rhs of wire MODIN16_4[1126] = \LCD2:BUART:rx_count_4\[1042]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_0\[1127] = MODIN16_3[1128]
Removing Rhs of wire MODIN16_3[1128] = \LCD2:BUART:rx_count_3\[1043]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_6\[1129] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_5\[1130] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_4\[1131] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_3\[1132] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_2\[1133] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_1\[1134] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_0\[1135] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1136] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1137] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1138] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1139] = MODIN16_6[1122]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1140] = MODIN16_5[1124]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1141] = MODIN16_4[1126]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1142] = MODIN16_3[1128]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_6\[1143] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_5\[1144] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_4\[1145] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_3\[1146] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_2\[1147] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_1\[1148] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_0\[1149] = zero[28]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:newa_0\[1164] = \LCD2:BUART:rx_postpoll\[999]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:newb_0\[1165] = \LCD2:BUART:rx_parity_bit\[1116]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1166] = \LCD2:BUART:rx_postpoll\[999]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:datab_0\[1167] = \LCD2:BUART:rx_parity_bit\[1116]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1168] = \LCD2:BUART:rx_postpoll\[999]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1169] = \LCD2:BUART:rx_parity_bit\[1116]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1171] = one[5]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1172] = \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1170]
Removing Lhs of wire \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1173] = \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1170]
Removing Lhs of wire tmpOE__Tx_LCD2_net_0[1196] = one[5]
Removing Lhs of wire tmpOE__Rx_LCD2_net_0[1202] = one[5]
Removing Lhs of wire tmpOE__IB1_net_0[1207] = one[5]
Removing Lhs of wire tmpOE__IB2_net_0[1213] = one[5]
Removing Lhs of wire tmpOE__Pin_B1_net_0[1221] = one[5]
Removing Lhs of wire tmpOE__Pin_B4_net_0[1227] = one[5]
Removing Lhs of wire tmpOE__Pin_B2_net_0[1233] = one[5]
Removing Lhs of wire \Waitable_1:Net_260\[1239] = zero[28]
Removing Lhs of wire \Waitable_1:Net_266\[1240] = one[5]
Removing Lhs of wire Net_1797[1241] = zero[28]
Removing Rhs of wire Net_1807[1245] = \Waitable_1:Net_57\[1244]
Removing Lhs of wire \Waitable_1:Net_102\[1247] = one[5]
Removing Rhs of wire Net_1777[1250] = \Waitable_3:Net_57\[1326]
Removing Lhs of wire tmpOE__Pin_B3_net_0[1252] = one[5]
Removing Lhs of wire \Waitable_4:Net_260\[1258] = zero[28]
Removing Lhs of wire \Waitable_4:Net_266\[1259] = one[5]
Removing Lhs of wire Net_1779[1260] = zero[28]
Removing Rhs of wire Net_1776[1264] = \Waitable_4:Net_57\[1263]
Removing Lhs of wire \Waitable_4:Net_102\[1266] = one[5]
Removing Lhs of wire tmpOE__SDA_net_0[1268] = one[5]
Removing Lhs of wire tmpOE__SCL_net_0[1274] = one[5]
Removing Rhs of wire \I2C_1:sda_x_wire\[1279] = \I2C_1:Net_643_1\[1280]
Removing Rhs of wire \I2C_1:Net_697\[1282] = \I2C_1:Net_643_2\[1288]
Removing Rhs of wire \I2C_1:Net_1109_0\[1285] = \I2C_1:scl_yfb\[1298]
Removing Rhs of wire \I2C_1:Net_1109_1\[1286] = \I2C_1:sda_yfb\[1299]
Removing Lhs of wire \I2C_1:scl_x_wire\[1289] = \I2C_1:Net_643_0\[1287]
Removing Lhs of wire \I2C_1:Net_969\[1290] = one[5]
Removing Lhs of wire \I2C_1:Net_968\[1291] = one[5]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[1301] = one[5]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[1303] = one[5]
Removing Lhs of wire \Waitable_2:Net_260\[1310] = zero[28]
Removing Lhs of wire \Waitable_2:Net_266\[1311] = one[5]
Removing Lhs of wire Net_1778[1312] = zero[28]
Removing Rhs of wire Net_1791[1316] = \Waitable_2:Net_57\[1315]
Removing Lhs of wire \Waitable_2:Net_102\[1318] = one[5]
Removing Lhs of wire Net_1785[1320] = zero[28]
Removing Lhs of wire \Waitable_3:Net_260\[1322] = zero[28]
Removing Lhs of wire \Waitable_3:Net_266\[1323] = one[5]
Removing Lhs of wire \Waitable_3:Net_102\[1328] = one[5]
Removing Lhs of wire tmpOE__Rx_Beagle_net_0[1331] = one[5]
Removing Lhs of wire tmpOE__Tx_Beagle_net_0[1337] = one[5]
Removing Rhs of wire Net_1771[1346] = \Beagle:BUART:rx_interrupt_out\[1365]
Removing Lhs of wire \Beagle:Net_61\[1347] = \Beagle:Net_9\[1344]
Removing Lhs of wire \Beagle:BUART:tx_hd_send_break\[1351] = zero[28]
Removing Lhs of wire \Beagle:BUART:HalfDuplexSend\[1352] = zero[28]
Removing Lhs of wire \Beagle:BUART:FinalParityType_1\[1353] = zero[28]
Removing Lhs of wire \Beagle:BUART:FinalParityType_0\[1354] = zero[28]
Removing Lhs of wire \Beagle:BUART:FinalAddrMode_2\[1355] = zero[28]
Removing Lhs of wire \Beagle:BUART:FinalAddrMode_1\[1356] = zero[28]
Removing Lhs of wire \Beagle:BUART:FinalAddrMode_0\[1357] = zero[28]
Removing Lhs of wire \Beagle:BUART:tx_ctrl_mark\[1358] = zero[28]
Removing Lhs of wire \Beagle:BUART:reset_reg_dp\[1359] = \Beagle:BUART:reset_reg\[1350]
Removing Lhs of wire \Beagle:BUART:tx_status_6\[1418] = zero[28]
Removing Lhs of wire \Beagle:BUART:tx_status_5\[1419] = zero[28]
Removing Lhs of wire \Beagle:BUART:tx_status_4\[1420] = zero[28]
Removing Lhs of wire \Beagle:BUART:tx_status_1\[1422] = \Beagle:BUART:tx_fifo_empty\[1383]
Removing Lhs of wire \Beagle:BUART:tx_status_3\[1424] = \Beagle:BUART:tx_fifo_notfull\[1382]
Removing Lhs of wire \Beagle:BUART:rx_count7_bit8_wire\[1483] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_21_1[1490] = \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1501]
Removing Rhs of wire add_vv_vv_MODGEN_21_0[1492] = \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1502]
Removing Lhs of wire cmp_vv_vv_MODGEN_22[1493] = \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1518]
Removing Lhs of wire cmp_vv_vv_MODGEN_23[1494] = \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1532]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1495] = MODIN17_1[1496]
Removing Rhs of wire MODIN17_1[1496] = \Beagle:BUART:pollcount_1\[1489]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1497] = MODIN17_0[1498]
Removing Rhs of wire MODIN17_0[1498] = \Beagle:BUART:pollcount_0\[1491]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1504] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1505] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1506] = MODIN17_1[1496]
Removing Lhs of wire MODIN18_1[1507] = MODIN17_1[1496]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1508] = MODIN17_0[1498]
Removing Lhs of wire MODIN18_0[1509] = MODIN17_0[1498]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1510] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1511] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1512] = MODIN17_1[1496]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1513] = MODIN17_0[1498]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1514] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1515] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1520] = MODIN17_1[1496]
Removing Lhs of wire MODIN19_1[1521] = MODIN17_1[1496]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1522] = MODIN17_0[1498]
Removing Lhs of wire MODIN19_0[1523] = MODIN17_0[1498]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1524] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1525] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1526] = MODIN17_1[1496]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1527] = MODIN17_0[1498]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1528] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1529] = zero[28]
Removing Lhs of wire \Beagle:BUART:rx_status_1\[1536] = zero[28]
Removing Rhs of wire \Beagle:BUART:rx_status_2\[1537] = \Beagle:BUART:rx_parity_error_status\[1538]
Removing Rhs of wire \Beagle:BUART:rx_status_3\[1539] = \Beagle:BUART:rx_stop_bit_error\[1540]
Removing Lhs of wire cmp_vv_vv_MODGEN_24[1550] = \Beagle:BUART:sRX:MODULE_24:g2:a0:lta_0\[1599]
Removing Lhs of wire cmp_vv_vv_MODGEN_25[1554] = \Beagle:BUART:sRX:MODULE_25:g1:a0:xneq\[1621]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_6\[1555] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_5\[1556] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_4\[1557] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_3\[1558] = MODIN20_6[1559]
Removing Rhs of wire MODIN20_6[1559] = \Beagle:BUART:rx_count_6\[1478]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_2\[1560] = MODIN20_5[1561]
Removing Rhs of wire MODIN20_5[1561] = \Beagle:BUART:rx_count_5\[1479]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_1\[1562] = MODIN20_4[1563]
Removing Rhs of wire MODIN20_4[1563] = \Beagle:BUART:rx_count_4\[1480]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_0\[1564] = MODIN20_3[1565]
Removing Rhs of wire MODIN20_3[1565] = \Beagle:BUART:rx_count_3\[1481]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_6\[1566] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_5\[1567] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_4\[1568] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_3\[1569] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_2\[1570] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_1\[1571] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_0\[1572] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1573] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1574] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1575] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1576] = MODIN20_6[1559]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1577] = MODIN20_5[1561]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1578] = MODIN20_4[1563]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1579] = MODIN20_3[1565]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_6\[1580] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_5\[1581] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_4\[1582] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_3\[1583] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_2\[1584] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_1\[1585] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_0\[1586] = zero[28]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:newa_0\[1601] = \Beagle:BUART:rx_postpoll\[1437]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:newb_0\[1602] = \Beagle:BUART:rx_parity_bit\[1553]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1603] = \Beagle:BUART:rx_postpoll\[1437]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:datab_0\[1604] = \Beagle:BUART:rx_parity_bit\[1553]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1605] = \Beagle:BUART:rx_postpoll\[1437]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1606] = \Beagle:BUART:rx_parity_bit\[1553]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1608] = one[5]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1609] = \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1607]
Removing Lhs of wire \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1610] = \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1607]
Removing Rhs of wire Net_1758[1634] = \Tag:BUART:rx_interrupt_out\[1654]
Removing Lhs of wire \Tag:Net_61\[1635] = \Tag:Net_9\[1632]
Removing Lhs of wire \Tag:BUART:tx_hd_send_break\[1639] = zero[28]
Removing Lhs of wire \Tag:BUART:HalfDuplexSend\[1640] = zero[28]
Removing Lhs of wire \Tag:BUART:FinalParityType_1\[1641] = zero[28]
Removing Lhs of wire \Tag:BUART:FinalParityType_0\[1642] = zero[28]
Removing Lhs of wire \Tag:BUART:FinalAddrMode_2\[1643] = zero[28]
Removing Lhs of wire \Tag:BUART:FinalAddrMode_1\[1644] = zero[28]
Removing Lhs of wire \Tag:BUART:FinalAddrMode_0\[1645] = zero[28]
Removing Lhs of wire \Tag:BUART:tx_ctrl_mark\[1646] = zero[28]
Removing Lhs of wire \Tag:BUART:reset_reg_dp\[1647] = \Tag:BUART:reset_reg\[1638]
Removing Lhs of wire \Tag:BUART:tx_status_6\[1707] = zero[28]
Removing Lhs of wire \Tag:BUART:tx_status_5\[1708] = zero[28]
Removing Lhs of wire \Tag:BUART:tx_status_4\[1709] = zero[28]
Removing Lhs of wire \Tag:BUART:tx_status_1\[1711] = \Tag:BUART:tx_fifo_empty\[1672]
Removing Lhs of wire \Tag:BUART:tx_status_3\[1713] = \Tag:BUART:tx_fifo_notfull\[1671]
Removing Lhs of wire \Tag:BUART:rx_count7_bit8_wire\[1772] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_1\[1780] = \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\[1791]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_0\[1782] = \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\[1792]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_27\[1783] = \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\[1808]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_28\[1784] = \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\[1822]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_1\[1785] = \Tag:BUART:sRX:s23Poll:MODIN21_1\[1786]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODIN21_1\[1786] = \Tag:BUART:pollcount_1\[1778]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_0\[1787] = \Tag:BUART:sRX:s23Poll:MODIN21_0\[1788]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODIN21_0\[1788] = \Tag:BUART:pollcount_0\[1781]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\[1794] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\[1795] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_1\[1796] = \Tag:BUART:pollcount_1\[1778]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODIN22_1\[1797] = \Tag:BUART:pollcount_1\[1778]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_0\[1798] = \Tag:BUART:pollcount_0\[1781]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODIN22_0\[1799] = \Tag:BUART:pollcount_0\[1781]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\[1800] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\[1801] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_1\[1802] = \Tag:BUART:pollcount_1\[1778]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_0\[1803] = \Tag:BUART:pollcount_0\[1781]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_1\[1804] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_0\[1805] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_1\[1810] = \Tag:BUART:pollcount_1\[1778]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODIN23_1\[1811] = \Tag:BUART:pollcount_1\[1778]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_0\[1812] = \Tag:BUART:pollcount_0\[1781]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODIN23_0\[1813] = \Tag:BUART:pollcount_0\[1781]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\[1814] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\[1815] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_1\[1816] = \Tag:BUART:pollcount_1\[1778]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_0\[1817] = \Tag:BUART:pollcount_0\[1781]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_1\[1818] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_0\[1819] = zero[28]
Removing Lhs of wire \Tag:BUART:rx_status_1\[1826] = zero[28]
Removing Rhs of wire \Tag:BUART:rx_status_2\[1827] = \Tag:BUART:rx_parity_error_status\[1828]
Removing Rhs of wire \Tag:BUART:rx_status_3\[1829] = \Tag:BUART:rx_stop_bit_error\[1830]
Removing Lhs of wire \Tag:BUART:sRX:cmp_vv_vv_MODGEN_29\[1840] = \Tag:BUART:sRX:MODULE_29:g2:a0:lta_0\[1889]
Removing Lhs of wire \Tag:BUART:sRX:cmp_vv_vv_MODGEN_30\[1844] = \Tag:BUART:sRX:MODULE_30:g1:a0:xneq\[1911]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newa_6\[1845] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newa_5\[1846] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newa_4\[1847] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newa_3\[1848] = \Tag:BUART:sRX:MODIN24_6\[1849]
Removing Lhs of wire \Tag:BUART:sRX:MODIN24_6\[1849] = \Tag:BUART:rx_count_6\[1767]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newa_2\[1850] = \Tag:BUART:sRX:MODIN24_5\[1851]
Removing Lhs of wire \Tag:BUART:sRX:MODIN24_5\[1851] = \Tag:BUART:rx_count_5\[1768]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newa_1\[1852] = \Tag:BUART:sRX:MODIN24_4\[1853]
Removing Lhs of wire \Tag:BUART:sRX:MODIN24_4\[1853] = \Tag:BUART:rx_count_4\[1769]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newa_0\[1854] = \Tag:BUART:sRX:MODIN24_3\[1855]
Removing Lhs of wire \Tag:BUART:sRX:MODIN24_3\[1855] = \Tag:BUART:rx_count_3\[1770]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newb_6\[1856] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newb_5\[1857] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newb_4\[1858] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newb_3\[1859] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newb_2\[1860] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newb_1\[1861] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:newb_0\[1862] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_6\[1863] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_5\[1864] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_4\[1865] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_3\[1866] = \Tag:BUART:rx_count_6\[1767]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_2\[1867] = \Tag:BUART:rx_count_5\[1768]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_1\[1868] = \Tag:BUART:rx_count_4\[1769]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_0\[1869] = \Tag:BUART:rx_count_3\[1770]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:datab_6\[1870] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:datab_5\[1871] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:datab_4\[1872] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:datab_3\[1873] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:datab_2\[1874] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:datab_1\[1875] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_29:g2:a0:datab_0\[1876] = zero[28]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:newa_0\[1891] = \Tag:BUART:rx_postpoll\[1726]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:newb_0\[1892] = \Tag:BUART:rx_parity_bit\[1843]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:dataa_0\[1893] = \Tag:BUART:rx_postpoll\[1726]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:datab_0\[1894] = \Tag:BUART:rx_parity_bit\[1843]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:a_0\[1895] = \Tag:BUART:rx_postpoll\[1726]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:b_0\[1896] = \Tag:BUART:rx_parity_bit\[1843]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\[1898] = one[5]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:eq_0\[1899] = \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[1897]
Removing Lhs of wire \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:eqi_0\[1900] = \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[1897]
Removing Lhs of wire tmpOE__Rx_Tag_net_0[1922] = one[5]
Removing Lhs of wire tmpOE__Tx_Tag_net_0[1927] = one[5]
Removing Lhs of wire tmpOE__Rs1_net_0[1933] = one[5]
Removing Lhs of wire tmpOE__Rs2_net_0[1939] = one[5]
Removing Lhs of wire tmpOE__Rs3_net_0[1945] = one[5]
Removing Lhs of wire tmpOE__Rs4_net_0[1951] = one[5]
Removing Lhs of wire tmpOE__Rs5_net_0[1957] = one[5]
Removing Lhs of wire \Pump_AL:BUART:reset_reg\\D\[1962] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:tx_bitclk\\D\[1967] = \Pump_AL:BUART:tx_bitclk_enable_pre\[27]
Removing Lhs of wire Net_1857D[1968] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:rx_bitclk\\D\[1977] = \Pump_AL:BUART:rx_bitclk_pre\[131]
Removing Lhs of wire \Pump_AL:BUART:rx_break_status\\D\[1987] = zero[28]
Removing Lhs of wire \LCD1:BUART:reset_reg\\D\[1991] = zero[28]
Removing Lhs of wire \LCD1:BUART:tx_bitclk\\D\[1996] = \LCD1:BUART:tx_bitclk_enable_pre\[329]
Removing Lhs of wire Net_1832D[1997] = zero[28]
Removing Lhs of wire \LCD1:BUART:rx_bitclk\\D\[2006] = \LCD1:BUART:rx_bitclk_pre\[432]
Removing Lhs of wire \LCD1:BUART:rx_parity_error_pre\\D\[2015] = \LCD1:BUART:rx_parity_error_pre\[509]
Removing Lhs of wire \LCD1:BUART:rx_break_status\\D\[2016] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:reset_reg\\D\[2020] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:tx_bitclk\\D\[2025] = \Code_Bar:BUART:tx_bitclk_enable_pre\[619]
Removing Lhs of wire Net_1889D[2026] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:rx_bitclk\\D\[2035] = \Code_Bar:BUART:rx_bitclk_pre\[722]
Removing Lhs of wire \Code_Bar:BUART:rx_parity_error_pre\\D\[2044] = \Code_Bar:BUART:rx_parity_error_pre\[799]
Removing Lhs of wire \Code_Bar:BUART:rx_break_status\\D\[2045] = zero[28]
Removing Lhs of wire \LCD2:BUART:reset_reg\\D\[2049] = zero[28]
Removing Lhs of wire \LCD2:BUART:tx_bitclk\\D\[2054] = \LCD2:BUART:tx_bitclk_enable_pre\[931]
Removing Lhs of wire Net_1819D[2055] = zero[28]
Removing Lhs of wire \LCD2:BUART:rx_bitclk\\D\[2064] = \LCD2:BUART:rx_bitclk_pre\[1034]
Removing Lhs of wire \LCD2:BUART:rx_parity_error_pre\\D\[2073] = \LCD2:BUART:rx_parity_error_pre\[1111]
Removing Lhs of wire \LCD2:BUART:rx_break_status\\D\[2074] = zero[28]
Removing Lhs of wire \Beagle:BUART:reset_reg\\D\[2078] = zero[28]
Removing Lhs of wire \Beagle:BUART:tx_bitclk\\D\[2083] = \Beagle:BUART:tx_bitclk_enable_pre\[1369]
Removing Lhs of wire Net_1766D[2084] = zero[28]
Removing Lhs of wire \Beagle:BUART:rx_bitclk\\D\[2093] = \Beagle:BUART:rx_bitclk_pre\[1472]
Removing Lhs of wire \Beagle:BUART:rx_parity_error_pre\\D\[2102] = \Beagle:BUART:rx_parity_error_pre\[1548]
Removing Lhs of wire \Beagle:BUART:rx_break_status\\D\[2103] = zero[28]
Removing Lhs of wire \Tag:BUART:reset_reg\\D\[2107] = zero[28]
Removing Lhs of wire \Tag:BUART:tx_bitclk\\D\[2112] = \Tag:BUART:tx_bitclk_enable_pre\[1658]
Removing Lhs of wire Net_1754D[2113] = zero[28]
Removing Lhs of wire \Tag:BUART:rx_bitclk\\D\[2122] = \Tag:BUART:rx_bitclk_pre\[1761]
Removing Lhs of wire \Tag:BUART:rx_parity_error_pre\\D\[2131] = \Tag:BUART:rx_parity_error_pre\[1838]
Removing Lhs of wire \Tag:BUART:rx_break_status\\D\[2132] = zero[28]

------------------------------------------------------
Aliased 0 equations, 647 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:counter_load\' (cost = 3):
\Pump_AL:BUART:counter_load\ <= ((not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_bitclk\)
	OR (not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_state_0\ and not \Pump_AL:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Pump_AL:BUART:tx_counter_tc\' (cost = 0):
\Pump_AL:BUART:tx_counter_tc\ <= (not \Pump_AL:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Pump_AL:BUART:rx_addressmatch\' (cost = 0):
\Pump_AL:BUART:rx_addressmatch\ <= (\Pump_AL:BUART:rx_addressmatch2\
	OR \Pump_AL:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Pump_AL:BUART:rx_bitclk_pre\' (cost = 1):
\Pump_AL:BUART:rx_bitclk_pre\ <= ((not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and not \Pump_AL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Pump_AL:BUART:rx_bitclk_pre16x\' (cost = 0):
\Pump_AL:BUART:rx_bitclk_pre16x\ <= ((not \Pump_AL:BUART:rx_count_2\ and \Pump_AL:BUART:rx_count_1\ and \Pump_AL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Pump_AL:BUART:rx_poll_bit1\' (cost = 1):
\Pump_AL:BUART:rx_poll_bit1\ <= ((not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and \Pump_AL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Pump_AL:BUART:rx_poll_bit2\' (cost = 1):
\Pump_AL:BUART:rx_poll_bit2\ <= ((not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and not \Pump_AL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Pump_AL:BUART:pollingrange\' (cost = 4):
\Pump_AL:BUART:pollingrange\ <= ((not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 4):
\Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LCD1:BUART:counter_load\' (cost = 3):
\LCD1:BUART:counter_load\ <= ((not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_0\ and not \LCD1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\LCD1:BUART:tx_counter_tc\' (cost = 0):
\LCD1:BUART:tx_counter_tc\ <= (not \LCD1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\LCD1:BUART:rx_addressmatch\' (cost = 0):
\LCD1:BUART:rx_addressmatch\ <= (\LCD1:BUART:rx_addressmatch2\
	OR \LCD1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD1:BUART:rx_bitclk_pre\' (cost = 1):
\LCD1:BUART:rx_bitclk_pre\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not \LCD1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD1:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD1:BUART:rx_bitclk_pre16x\ <= ((not \LCD1:BUART:rx_count_2\ and \LCD1:BUART:rx_count_1\ and \LCD1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD1:BUART:rx_poll_bit1\' (cost = 1):
\LCD1:BUART:rx_poll_bit1\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and \LCD1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD1:BUART:rx_poll_bit2\' (cost = 1):
\LCD1:BUART:rx_poll_bit2\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not \LCD1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD1:BUART:pollingrange\' (cost = 4):
\LCD1:BUART:pollingrange\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\LCD1:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\LCD1:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Code_Bar:BUART:counter_load\' (cost = 3):
\Code_Bar:BUART:counter_load\ <= ((not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_bitclk\)
	OR (not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_state_0\ and not \Code_Bar:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Code_Bar:BUART:tx_counter_tc\' (cost = 0):
\Code_Bar:BUART:tx_counter_tc\ <= (not \Code_Bar:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Code_Bar:BUART:rx_addressmatch\' (cost = 0):
\Code_Bar:BUART:rx_addressmatch\ <= (\Code_Bar:BUART:rx_addressmatch2\
	OR \Code_Bar:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Code_Bar:BUART:rx_bitclk_pre\' (cost = 1):
\Code_Bar:BUART:rx_bitclk_pre\ <= ((not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and not \Code_Bar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Code_Bar:BUART:rx_bitclk_pre16x\' (cost = 0):
\Code_Bar:BUART:rx_bitclk_pre16x\ <= ((not \Code_Bar:BUART:rx_count_2\ and \Code_Bar:BUART:rx_count_1\ and \Code_Bar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Code_Bar:BUART:rx_poll_bit1\' (cost = 1):
\Code_Bar:BUART:rx_poll_bit1\ <= ((not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and \Code_Bar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Code_Bar:BUART:rx_poll_bit2\' (cost = 1):
\Code_Bar:BUART:rx_poll_bit2\ <= ((not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and not \Code_Bar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Code_Bar:BUART:pollingrange\' (cost = 4):
\Code_Bar:BUART:pollingrange\ <= ((not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\LCD2:BUART:counter_load\' (cost = 3):
\LCD2:BUART:counter_load\ <= ((not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_0\ and not \LCD2:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\LCD2:BUART:tx_counter_tc\' (cost = 0):
\LCD2:BUART:tx_counter_tc\ <= (not \LCD2:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\LCD2:BUART:rx_addressmatch\' (cost = 0):
\LCD2:BUART:rx_addressmatch\ <= (\LCD2:BUART:rx_addressmatch2\
	OR \LCD2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD2:BUART:rx_bitclk_pre\' (cost = 1):
\LCD2:BUART:rx_bitclk_pre\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not \LCD2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD2:BUART:rx_bitclk_pre16x\ <= ((not \LCD2:BUART:rx_count_2\ and \LCD2:BUART:rx_count_1\ and \LCD2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_poll_bit1\' (cost = 1):
\LCD2:BUART:rx_poll_bit1\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and \LCD2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_poll_bit2\' (cost = 1):
\LCD2:BUART:rx_poll_bit2\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not \LCD2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD2:BUART:pollingrange\' (cost = 4):
\LCD2:BUART:pollingrange\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\LCD2:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\LCD2:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Beagle:BUART:counter_load\' (cost = 3):
\Beagle:BUART:counter_load\ <= ((not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_bitclk\)
	OR (not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_state_0\ and not \Beagle:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Beagle:BUART:tx_counter_tc\' (cost = 0):
\Beagle:BUART:tx_counter_tc\ <= (not \Beagle:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Beagle:BUART:rx_addressmatch\' (cost = 0):
\Beagle:BUART:rx_addressmatch\ <= (\Beagle:BUART:rx_addressmatch2\
	OR \Beagle:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Beagle:BUART:rx_bitclk_pre\' (cost = 1):
\Beagle:BUART:rx_bitclk_pre\ <= ((not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and not \Beagle:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Beagle:BUART:rx_bitclk_pre16x\' (cost = 0):
\Beagle:BUART:rx_bitclk_pre16x\ <= ((not \Beagle:BUART:rx_count_2\ and \Beagle:BUART:rx_count_1\ and \Beagle:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Beagle:BUART:rx_poll_bit1\' (cost = 1):
\Beagle:BUART:rx_poll_bit1\ <= ((not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and \Beagle:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Beagle:BUART:rx_poll_bit2\' (cost = 1):
\Beagle:BUART:rx_poll_bit2\ <= ((not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and not \Beagle:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Beagle:BUART:pollingrange\' (cost = 4):
\Beagle:BUART:pollingrange\ <= ((not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN17_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_21_0' (cost = 0):
add_vv_vv_MODGEN_21_0 <= (not MODIN17_0);

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (MODIN17_1);

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not MODIN17_1);

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\Beagle:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\Beagle:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\Tag:BUART:counter_load\' (cost = 3):
\Tag:BUART:counter_load\ <= ((not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_bitclk\)
	OR (not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_state_0\ and not \Tag:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Tag:BUART:tx_counter_tc\' (cost = 0):
\Tag:BUART:tx_counter_tc\ <= (not \Tag:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Tag:BUART:rx_addressmatch\' (cost = 0):
\Tag:BUART:rx_addressmatch\ <= (\Tag:BUART:rx_addressmatch2\
	OR \Tag:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Tag:BUART:rx_bitclk_pre\' (cost = 1):
\Tag:BUART:rx_bitclk_pre\ <= ((not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and not \Tag:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Tag:BUART:rx_bitclk_pre16x\' (cost = 0):
\Tag:BUART:rx_bitclk_pre16x\ <= ((not \Tag:BUART:rx_count_2\ and \Tag:BUART:rx_count_1\ and \Tag:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Tag:BUART:rx_poll_bit1\' (cost = 1):
\Tag:BUART:rx_poll_bit1\ <= ((not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and \Tag:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Tag:BUART:rx_poll_bit2\' (cost = 1):
\Tag:BUART:rx_poll_bit2\ <= ((not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and not \Tag:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Tag:BUART:pollingrange\' (cost = 4):
\Tag:BUART:pollingrange\ <= ((not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Tag:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\' (cost = 0):
\Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\ <= (not \Tag:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\' (cost = 0):
\Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\' (cost = 0):
\Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\ <= (\Tag:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\' (cost = 0):
\Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\ <= (not \Tag:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\' (cost = 0):
\Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:lta_6\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:gta_6\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:lta_5\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:gta_5\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:lta_4\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:gta_4\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:lta_3\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:gta_3\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:gta_3\ <= (\Tag:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:lta_2\' (cost = 1):
\Tag:BUART:sRX:MODULE_29:g2:a0:lta_2\ <= ((not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:gta_2\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:gta_2\ <= (\Tag:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:lta_1\' (cost = 2):
\Tag:BUART:sRX:MODULE_29:g2:a0:lta_1\ <= ((not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_4\)
	OR (not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:gta_1\' (cost = 0):
\Tag:BUART:sRX:MODULE_29:g2:a0:gta_1\ <= (\Tag:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_29:g2:a0:lta_0\' (cost = 8):
\Tag:BUART:sRX:MODULE_29:g2:a0:lta_0\ <= ((not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_4\)
	OR (not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not MODIN17_1 and not MODIN17_0));

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not MODIN17_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_21_1' (cost = 2):
add_vv_vv_MODGEN_21_1 <= ((not MODIN17_0 and MODIN17_1)
	OR (not MODIN17_1 and MODIN17_0));

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\' (cost = 4):
\Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\ <= ((not \Tag:BUART:pollcount_1\ and not \Tag:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\' (cost = 0):
\Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\ <= (not \Tag:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\' (cost = 2):
\Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\ <= ((not \Tag:BUART:pollcount_0\ and \Tag:BUART:pollcount_1\)
	OR (not \Tag:BUART:pollcount_1\ and \Tag:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \Pump_AL:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Pump_AL:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_1854 and MODIN1_0));

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \Pump_AL:BUART:rx_postpoll\ and not \Pump_AL:BUART:rx_parity_bit\)
	OR (\Pump_AL:BUART:rx_postpoll\ and \Pump_AL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \Pump_AL:BUART:rx_postpoll\ and not \Pump_AL:BUART:rx_parity_bit\)
	OR (\Pump_AL:BUART:rx_postpoll\ and \Pump_AL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Pump_AL:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 2):
\Pump_AL:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Pump_AL:BUART:rx_parity_bit\ and \Pump_AL:BUART:rx_postpoll\)
	OR (not \Pump_AL:BUART:rx_postpoll\ and \Pump_AL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD1:BUART:rx_postpoll\' (cost = 72):
\LCD1:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_1829 and MODIN5_0));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1829 and not MODIN5_1 and not \LCD1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \LCD1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \LCD1:BUART:rx_parity_bit\)
	OR (Net_1829 and MODIN5_0 and \LCD1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1829 and not MODIN5_1 and not \LCD1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \LCD1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \LCD1:BUART:rx_parity_bit\)
	OR (Net_1829 and MODIN5_0 and \LCD1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Code_Bar:BUART:rx_postpoll\' (cost = 72):
\Code_Bar:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_1842 and MODIN9_0));

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1842 and not MODIN9_1 and not \Code_Bar:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \Code_Bar:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \Code_Bar:BUART:rx_parity_bit\)
	OR (Net_1842 and MODIN9_0 and \Code_Bar:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1842 and not MODIN9_1 and not \Code_Bar:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \Code_Bar:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \Code_Bar:BUART:rx_parity_bit\)
	OR (Net_1842 and MODIN9_0 and \Code_Bar:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD2:BUART:rx_postpoll\' (cost = 72):
\LCD2:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_1816 and MODIN13_0));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1816 and not MODIN13_1 and not \LCD2:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \LCD2:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \LCD2:BUART:rx_parity_bit\)
	OR (Net_1816 and MODIN13_0 and \LCD2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1816 and not MODIN13_1 and not \LCD2:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \LCD2:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \LCD2:BUART:rx_parity_bit\)
	OR (Net_1816 and MODIN13_0 and \LCD2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Beagle:BUART:rx_postpoll\' (cost = 72):
\Beagle:BUART:rx_postpoll\ <= (MODIN17_1
	OR (Net_1769 and MODIN17_0));

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1769 and not MODIN17_1 and not \Beagle:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \Beagle:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \Beagle:BUART:rx_parity_bit\)
	OR (Net_1769 and MODIN17_0 and \Beagle:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1769 and not MODIN17_1 and not \Beagle:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \Beagle:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \Beagle:BUART:rx_parity_bit\)
	OR (Net_1769 and MODIN17_0 and \Beagle:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Tag:BUART:rx_postpoll\' (cost = 72):
\Tag:BUART:rx_postpoll\ <= (\Tag:BUART:pollcount_1\
	OR (Net_1751 and \Tag:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\ <= ((not \Tag:BUART:pollcount_1\ and not Net_1751 and not \Tag:BUART:rx_parity_bit\)
	OR (not \Tag:BUART:pollcount_1\ and not \Tag:BUART:pollcount_0\ and not \Tag:BUART:rx_parity_bit\)
	OR (\Tag:BUART:pollcount_1\ and \Tag:BUART:rx_parity_bit\)
	OR (Net_1751 and \Tag:BUART:pollcount_0\ and \Tag:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\ <= ((not \Tag:BUART:pollcount_1\ and not Net_1751 and not \Tag:BUART:rx_parity_bit\)
	OR (not \Tag:BUART:pollcount_1\ and not \Tag:BUART:pollcount_0\ and not \Tag:BUART:rx_parity_bit\)
	OR (\Tag:BUART:pollcount_1\ and \Tag:BUART:rx_parity_bit\)
	OR (Net_1751 and \Tag:BUART:pollcount_0\ and \Tag:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 200 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Pump_AL:BUART:rx_status_0\ to zero
Aliasing \Pump_AL:BUART:rx_status_6\ to zero
Aliasing \LCD1:BUART:rx_status_0\ to zero
Aliasing \LCD1:BUART:rx_status_6\ to zero
Aliasing \Code_Bar:BUART:rx_status_0\ to zero
Aliasing \Code_Bar:BUART:rx_status_6\ to zero
Aliasing \LCD2:BUART:rx_status_0\ to zero
Aliasing \LCD2:BUART:rx_status_6\ to zero
Aliasing \Beagle:BUART:rx_status_0\ to zero
Aliasing \Beagle:BUART:rx_status_6\ to zero
Aliasing \Tag:BUART:rx_status_0\ to zero
Aliasing \Tag:BUART:rx_status_6\ to zero
Aliasing \Pump_AL:BUART:rx_markspace_status\\D\ to zero
Aliasing \Pump_AL:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LCD1:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Code_Bar:BUART:rx_markspace_status\\D\ to zero
Aliasing \Code_Bar:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Code_Bar:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LCD2:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Beagle:BUART:rx_markspace_status\\D\ to zero
Aliasing \Beagle:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Beagle:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Tag:BUART:rx_markspace_status\\D\ to zero
Aliasing \Tag:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Tag:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Pump_AL:BUART:rx_bitclk_enable\[95] = \Pump_AL:BUART:rx_bitclk\[143]
Removing Lhs of wire \Pump_AL:BUART:rx_status_0\[194] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:rx_status_6\[203] = zero[28]
Removing Rhs of wire \LCD1:BUART:rx_bitclk_enable\[396] = \LCD1:BUART:rx_bitclk\[444]
Removing Lhs of wire \LCD1:BUART:rx_status_0\[495] = zero[28]
Removing Lhs of wire \LCD1:BUART:rx_status_6\[504] = zero[28]
Removing Rhs of wire \Code_Bar:BUART:rx_bitclk_enable\[686] = \Code_Bar:BUART:rx_bitclk\[734]
Removing Lhs of wire \Code_Bar:BUART:rx_status_0\[785] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:rx_status_6\[794] = zero[28]
Removing Rhs of wire \LCD2:BUART:rx_bitclk_enable\[998] = \LCD2:BUART:rx_bitclk\[1046]
Removing Lhs of wire \LCD2:BUART:rx_status_0\[1097] = zero[28]
Removing Lhs of wire \LCD2:BUART:rx_status_6\[1106] = zero[28]
Removing Rhs of wire \Beagle:BUART:rx_bitclk_enable\[1436] = \Beagle:BUART:rx_bitclk\[1484]
Removing Lhs of wire \Beagle:BUART:rx_status_0\[1534] = zero[28]
Removing Lhs of wire \Beagle:BUART:rx_status_6\[1543] = zero[28]
Removing Rhs of wire \Tag:BUART:rx_bitclk_enable\[1725] = \Tag:BUART:rx_bitclk\[1773]
Removing Lhs of wire \Tag:BUART:rx_status_0\[1824] = zero[28]
Removing Lhs of wire \Tag:BUART:rx_status_6\[1833] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:tx_ctrl_mark_last\\D\[1969] = \Pump_AL:BUART:tx_ctrl_mark_last\[86]
Removing Lhs of wire \Pump_AL:BUART:rx_markspace_status\\D\[1981] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:rx_addr_match_status\\D\[1984] = zero[28]
Removing Lhs of wire \Pump_AL:BUART:rx_markspace_pre\\D\[1985] = \Pump_AL:BUART:rx_markspace_pre\[207]
Removing Lhs of wire \LCD1:BUART:tx_ctrl_mark_last\\D\[1998] = \LCD1:BUART:tx_ctrl_mark_last\[387]
Removing Lhs of wire \LCD1:BUART:rx_markspace_status\\D\[2010] = zero[28]
Removing Lhs of wire \LCD1:BUART:rx_parity_error_status\\D\[2011] = zero[28]
Removing Lhs of wire \LCD1:BUART:rx_addr_match_status\\D\[2013] = zero[28]
Removing Lhs of wire \LCD1:BUART:rx_markspace_pre\\D\[2014] = \LCD1:BUART:rx_markspace_pre\[508]
Removing Lhs of wire \LCD1:BUART:rx_parity_bit\\D\[2019] = \LCD1:BUART:rx_parity_bit\[514]
Removing Lhs of wire \Code_Bar:BUART:tx_ctrl_mark_last\\D\[2027] = \Code_Bar:BUART:tx_ctrl_mark_last\[677]
Removing Lhs of wire \Code_Bar:BUART:rx_markspace_status\\D\[2039] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:rx_parity_error_status\\D\[2040] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:rx_addr_match_status\\D\[2042] = zero[28]
Removing Lhs of wire \Code_Bar:BUART:rx_markspace_pre\\D\[2043] = \Code_Bar:BUART:rx_markspace_pre\[798]
Removing Lhs of wire \Code_Bar:BUART:rx_parity_bit\\D\[2048] = \Code_Bar:BUART:rx_parity_bit\[804]
Removing Lhs of wire \LCD2:BUART:tx_ctrl_mark_last\\D\[2056] = \LCD2:BUART:tx_ctrl_mark_last\[989]
Removing Lhs of wire \LCD2:BUART:rx_markspace_status\\D\[2068] = zero[28]
Removing Lhs of wire \LCD2:BUART:rx_parity_error_status\\D\[2069] = zero[28]
Removing Lhs of wire \LCD2:BUART:rx_addr_match_status\\D\[2071] = zero[28]
Removing Lhs of wire \LCD2:BUART:rx_markspace_pre\\D\[2072] = \LCD2:BUART:rx_markspace_pre\[1110]
Removing Lhs of wire \LCD2:BUART:rx_parity_bit\\D\[2077] = \LCD2:BUART:rx_parity_bit\[1116]
Removing Lhs of wire \Beagle:BUART:tx_ctrl_mark_last\\D\[2085] = \Beagle:BUART:tx_ctrl_mark_last\[1427]
Removing Lhs of wire \Beagle:BUART:rx_markspace_status\\D\[2097] = zero[28]
Removing Lhs of wire \Beagle:BUART:rx_parity_error_status\\D\[2098] = zero[28]
Removing Lhs of wire \Beagle:BUART:rx_addr_match_status\\D\[2100] = zero[28]
Removing Lhs of wire \Beagle:BUART:rx_markspace_pre\\D\[2101] = \Beagle:BUART:rx_markspace_pre\[1547]
Removing Lhs of wire \Beagle:BUART:rx_parity_bit\\D\[2106] = \Beagle:BUART:rx_parity_bit\[1553]
Removing Lhs of wire \Tag:BUART:tx_ctrl_mark_last\\D\[2114] = \Tag:BUART:tx_ctrl_mark_last\[1716]
Removing Lhs of wire \Tag:BUART:rx_markspace_status\\D\[2126] = zero[28]
Removing Lhs of wire \Tag:BUART:rx_parity_error_status\\D\[2127] = zero[28]
Removing Lhs of wire \Tag:BUART:rx_addr_match_status\\D\[2129] = zero[28]
Removing Lhs of wire \Tag:BUART:rx_markspace_pre\\D\[2130] = \Tag:BUART:rx_markspace_pre\[1837]
Removing Lhs of wire \Tag:BUART:rx_parity_bit\\D\[2135] = \Tag:BUART:rx_parity_bit\[1843]

------------------------------------------------------
Aliased 0 equations, 52 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\LCD1:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \LCD1:BUART:rx_parity_bit\ and Net_1829 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \LCD1:BUART:rx_parity_bit\)
	OR (not Net_1829 and not MODIN5_1 and \LCD1:BUART:rx_parity_bit\)
	OR (not \LCD1:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\Code_Bar:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \Code_Bar:BUART:rx_parity_bit\ and Net_1842 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \Code_Bar:BUART:rx_parity_bit\)
	OR (not Net_1842 and not MODIN9_1 and \Code_Bar:BUART:rx_parity_bit\)
	OR (not \Code_Bar:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\LCD2:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \LCD2:BUART:rx_parity_bit\ and Net_1816 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \LCD2:BUART:rx_parity_bit\)
	OR (not Net_1816 and not MODIN13_1 and \LCD2:BUART:rx_parity_bit\)
	OR (not \LCD2:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\Beagle:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \Beagle:BUART:rx_parity_bit\ and Net_1769 and MODIN17_0)
	OR (not MODIN17_1 and not MODIN17_0 and \Beagle:BUART:rx_parity_bit\)
	OR (not Net_1769 and not MODIN17_1 and \Beagle:BUART:rx_parity_bit\)
	OR (not \Beagle:BUART:rx_parity_bit\ and MODIN17_1));

Note:  Deleted unused equation:
\Tag:BUART:sRX:MODULE_30:g1:a0:xneq\ <= ((not \Tag:BUART:rx_parity_bit\ and Net_1751 and \Tag:BUART:pollcount_0\)
	OR (not \Tag:BUART:pollcount_1\ and not \Tag:BUART:pollcount_0\ and \Tag:BUART:rx_parity_bit\)
	OR (not \Tag:BUART:pollcount_1\ and not Net_1751 and \Tag:BUART:rx_parity_bit\)
	OR (not \Tag:BUART:rx_parity_bit\ and \Tag:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cyprj" -dcpsoc3 MuxAdvance.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.106ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Friday, 12 May 2017 13:22:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\Gnesys\Hardware\Software Mux\Mux Advance Encore\Mux-Advance-Encore\MuxAdvance.cydsn\MuxAdvance.cyprj -d CY8C5868AXI-LP035 MuxAdvance.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Pump_AL:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1857 from registered to combinatorial
    Converted constant MacroCell: \Pump_AL:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Pump_AL:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Pump_AL:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1832 from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Code_Bar:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1889 from registered to combinatorial
    Converted constant MacroCell: \Code_Bar:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Code_Bar:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Code_Bar:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Code_Bar:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1819 from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Beagle:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1766 from registered to combinatorial
    Converted constant MacroCell: \Beagle:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Beagle:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Beagle:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Beagle:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Tag:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1754 from registered to combinatorial
    Converted constant MacroCell: \Tag:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Tag:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Tag:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Tag:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Beagle_IntClock'. Fanout=1, Signal=\Beagle:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'LCD1_IntClock'. Fanout=1, Signal=\LCD1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Tag_IntClock'. Fanout=1, Signal=\Tag:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'LCD2_IntClock'. Fanout=1, Signal=\LCD2:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Code_Bar_IntClock'. Fanout=1, Signal=\Code_Bar:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1878
    Digital Clock 6: Automatic-assigning  clock 'timer_clock_1'. Fanout=4, Signal=Net_1410
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Pump_AL:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \LCD1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Code_Bar:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Code_Bar_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Code_Bar_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \LCD2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Beagle:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Beagle_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Beagle_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Tag:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Tag_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Tag_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Tag:BUART:rx_parity_bit\, Duplicate of \Tag:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tag:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:rx_parity_bit\ (fanout=0)

    Removing \Tag:BUART:rx_address_detected\, Duplicate of \Tag:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tag:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:rx_address_detected\ (fanout=0)

    Removing \Tag:BUART:rx_parity_error_pre\, Duplicate of \Tag:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tag:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Tag:BUART:rx_markspace_pre\, Duplicate of \Tag:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tag:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Tag:BUART:rx_state_1\, Duplicate of \Tag:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tag:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:rx_state_1\ (fanout=8)

    Removing \Tag:BUART:tx_parity_bit\, Duplicate of \Tag:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tag:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:tx_parity_bit\ (fanout=0)

    Removing \Tag:BUART:tx_mark\, Duplicate of \Tag:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tag:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:tx_mark\ (fanout=0)

    Removing \Beagle:BUART:rx_parity_bit\, Duplicate of \Beagle:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Beagle:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:rx_parity_bit\ (fanout=0)

    Removing \Beagle:BUART:rx_address_detected\, Duplicate of \Beagle:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Beagle:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:rx_address_detected\ (fanout=0)

    Removing \Beagle:BUART:rx_parity_error_pre\, Duplicate of \Beagle:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Beagle:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Beagle:BUART:rx_markspace_pre\, Duplicate of \Beagle:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Beagle:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Beagle:BUART:rx_state_1\, Duplicate of \Beagle:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Beagle:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:rx_state_1\ (fanout=8)

    Removing \Beagle:BUART:tx_parity_bit\, Duplicate of \Beagle:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Beagle:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:tx_parity_bit\ (fanout=0)

    Removing \Beagle:BUART:tx_mark\, Duplicate of \Beagle:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Beagle:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:tx_mark\ (fanout=0)

    Removing \LCD2:BUART:rx_parity_bit\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD2:BUART:rx_address_detected\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD2:BUART:rx_parity_error_pre\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD2:BUART:rx_markspace_pre\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD2:BUART:rx_state_1\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:rx_state_1\ (fanout=8)

    Removing \LCD2:BUART:tx_parity_bit\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD2:BUART:tx_mark\, Duplicate of \LCD2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:tx_mark\ (fanout=0)

    Removing \Code_Bar:BUART:rx_parity_bit\, Duplicate of \Code_Bar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Code_Bar:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:rx_parity_bit\ (fanout=0)

    Removing \Code_Bar:BUART:rx_address_detected\, Duplicate of \Code_Bar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Code_Bar:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:rx_address_detected\ (fanout=0)

    Removing \Code_Bar:BUART:rx_parity_error_pre\, Duplicate of \Code_Bar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Code_Bar:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Code_Bar:BUART:rx_markspace_pre\, Duplicate of \Code_Bar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Code_Bar:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Code_Bar:BUART:rx_state_1\, Duplicate of \Code_Bar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Code_Bar:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:rx_state_1\ (fanout=8)

    Removing \Code_Bar:BUART:tx_parity_bit\, Duplicate of \Code_Bar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Code_Bar:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:tx_parity_bit\ (fanout=0)

    Removing \Code_Bar:BUART:tx_mark\, Duplicate of \Code_Bar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Code_Bar:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:tx_mark\ (fanout=0)

    Removing \LCD1:BUART:rx_parity_bit\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD1:BUART:rx_address_detected\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD1:BUART:rx_parity_error_pre\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD1:BUART:rx_markspace_pre\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD1:BUART:rx_state_1\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:rx_state_1\ (fanout=8)

    Removing \LCD1:BUART:tx_parity_bit\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD1:BUART:tx_mark\, Duplicate of \LCD1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:tx_mark\ (fanout=0)

    Removing \Pump_AL:BUART:rx_address_detected\, Duplicate of \Pump_AL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Pump_AL:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump_AL:BUART:rx_address_detected\ (fanout=0)

    Removing \Pump_AL:BUART:rx_markspace_pre\, Duplicate of \Pump_AL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Pump_AL:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump_AL:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Pump_AL:BUART:rx_state_1\, Duplicate of \Pump_AL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Pump_AL:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump_AL:BUART:rx_state_1\ (fanout=11)

    Removing \Pump_AL:BUART:tx_mark\, Duplicate of \Pump_AL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Pump_AL:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump_AL:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_TW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_TW(0)__PA ,
            fb => Net_1854 ,
            pad => Rx_TW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_TW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_TW(0)__PA ,
            input => Net_1853 ,
            pad => Tx_TW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_PL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_PL(0)__PA ,
            fb => Net_1842 ,
            pad => Rx_PL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_PL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_PL(0)__PA ,
            input => Net_1841 ,
            pad => Tx_PL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD1(0)__PA ,
            fb => Net_1829 ,
            pad => Rx_LCD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD1(0)__PA ,
            input => Net_1828 ,
            pad => Tx_LCD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD2(0)__PA ,
            input => Net_1815 ,
            pad => Tx_LCD2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD2(0)__PA ,
            fb => Net_1816 ,
            pad => Rx_LCD2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB1(0)__PA ,
            pad => IB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IB2(0)__PA ,
            pad => IB2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_B1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_B1(0)__PA ,
            pad => Pin_B1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_B4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_B4(0)__PA ,
            pad => Pin_B4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_B2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_B2(0)__PA ,
            pad => Pin_B2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_B3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_B3(0)__PA ,
            pad => Pin_B3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Beagle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Beagle(0)__PA ,
            fb => Net_1769 ,
            pad => Rx_Beagle(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Beagle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Beagle(0)__PA ,
            input => Net_1764 ,
            pad => Tx_Beagle(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Tag(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Tag(0)__PA ,
            fb => Net_1751 ,
            pad => Rx_Tag(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Tag(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Tag(0)__PA ,
            input => Net_1750 ,
            pad => Tx_Tag(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rs1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rs1(0)__PA ,
            pad => Rs1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rs2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rs2(0)__PA ,
            pad => Rs2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rs3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rs3(0)__PA ,
            pad => Rs3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rs4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rs4(0)__PA ,
            pad => Rs4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rs5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rs5(0)__PA ,
            pad => Rs5(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1853, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:txn\
        );
        Output = Net_1853 (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_state_2\
            + !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_bitclk_dp\
        );
        Output = \Pump_AL:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_fifo_empty\ * \Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_fifo_notfull\
        );
        Output = \Pump_AL:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * !\Pump_AL:BUART:rx_state_3\ * 
              !\Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_1854_SYNCOUT
        );
        Output = \Pump_AL:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Pump_AL:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pump_AL:BUART:rx_load_fifo\ * \Pump_AL:BUART:rx_fifofull\
        );
        Output = \Pump_AL:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pump_AL:BUART:rx_fifonotempty\ * 
              \Pump_AL:BUART:rx_state_stop1_reg\
        );
        Output = \Pump_AL:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1828, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:txn\
        );
        Output = Net_1828 (fanout=1)

    MacroCell: Name=\LCD1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_bitclk_dp\
        );
        Output = \LCD1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_fifo_empty\ * \LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_fifo_notfull\
        );
        Output = \LCD1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\
        );
        Output = \LCD1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_1829_SYNCOUT
        );
        Output = \LCD1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD1:BUART:rx_load_fifo\ * \LCD1:BUART:rx_fifofull\
        );
        Output = \LCD1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD1:BUART:rx_fifonotempty\ * \LCD1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1841, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:txn\
        );
        Output = Net_1841 (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_state_2\
            + !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_bitclk\
        );
        Output = \Code_Bar:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_bitclk_dp\
        );
        Output = \Code_Bar:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_fifo_empty\ * \Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\
        );
        Output = \Code_Bar:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_fifo_notfull\
        );
        Output = \Code_Bar:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\
        );
        Output = \Code_Bar:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_1842_SYNCOUT
        );
        Output = \Code_Bar:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Code_Bar:BUART:rx_load_fifo\ * \Code_Bar:BUART:rx_fifofull\
        );
        Output = \Code_Bar:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Code_Bar:BUART:rx_fifonotempty\ * 
              \Code_Bar:BUART:rx_state_stop1_reg\
        );
        Output = \Code_Bar:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1815, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:txn\
        );
        Output = Net_1815 (fanout=1)

    MacroCell: Name=\LCD2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_bitclk_dp\
        );
        Output = \LCD2:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_fifo_empty\ * \LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_fifo_notfull\
        );
        Output = \LCD2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\
        );
        Output = \LCD2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN13_1
            + MODIN13_0 * Net_1816_SYNCOUT
        );
        Output = \LCD2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD2:BUART:rx_load_fifo\ * \LCD2:BUART:rx_fifofull\
        );
        Output = \LCD2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD2:BUART:rx_fifonotempty\ * \LCD2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1764, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:txn\
        );
        Output = Net_1764 (fanout=1)

    MacroCell: Name=\Beagle:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_state_2\
            + !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_bitclk\
        );
        Output = \Beagle:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_bitclk_dp\
        );
        Output = \Beagle:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_fifo_empty\ * \Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\
        );
        Output = \Beagle:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_fifo_notfull\
        );
        Output = \Beagle:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\
        );
        Output = \Beagle:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN17_1
            + MODIN17_0 * Net_1769_SYNCOUT
        );
        Output = \Beagle:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Beagle:BUART:rx_load_fifo\ * \Beagle:BUART:rx_fifofull\
        );
        Output = \Beagle:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Beagle:BUART:rx_fifonotempty\ * 
              \Beagle:BUART:rx_state_stop1_reg\
        );
        Output = \Beagle:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1750, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:txn\
        );
        Output = Net_1750 (fanout=1)

    MacroCell: Name=\Tag:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_state_2\
            + !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_bitclk\
        );
        Output = \Tag:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Tag:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_bitclk_dp\
        );
        Output = \Tag:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Tag:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_fifo_empty\ * \Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\
        );
        Output = \Tag:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Tag:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_fifo_notfull\
        );
        Output = \Tag:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Tag:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\
        );
        Output = \Tag:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Tag:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Tag:BUART:pollcount_1\
            + \Tag:BUART:pollcount_0\ * Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Tag:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tag:BUART:rx_load_fifo\ * \Tag:BUART:rx_fifofull\
        );
        Output = \Tag:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Tag:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tag:BUART:rx_fifonotempty\ * \Tag:BUART:rx_state_stop1_reg\
        );
        Output = \Tag:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\Pump_AL:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_1\ * 
              !\Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\ * !\Pump_AL:BUART:tx_counter_dp\ * 
              \Pump_AL:BUART:tx_parity_bit\
            + \Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_1\ * 
              !\Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_counter_dp\ * 
              !\Pump_AL:BUART:tx_parity_bit\
            + \Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_1\ * 
              !\Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_2\
            + !\Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_shift_out\ * !\Pump_AL:BUART:tx_state_2\
            + !\Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_state_2\ * !\Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_shift_out\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\ * \Pump_AL:BUART:tx_counter_dp\
        );
        Output = \Pump_AL:BUART:txn\ (fanout=3)

    MacroCell: Name=\Pump_AL:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Pump_AL:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_fifo_empty\ * !\Pump_AL:BUART:tx_state_2\
            + !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_fifo_empty\ * \Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_fifo_empty\ * \Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\ * !\Pump_AL:BUART:tx_counter_dp\
            + \Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Pump_AL:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_state_2\ * \Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Pump_AL:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_bitclk_dp\
        );
        Output = \Pump_AL:BUART:tx_bitclk\ (fanout=7)

    MacroCell: Name=\Pump_AL:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump_AL:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\Pump_AL:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_1\ * 
              !\Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\
            + !\Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_state_2\ * \Pump_AL:BUART:tx_bitclk\ * 
              \Pump_AL:BUART:tx_parity_bit\
        );
        Output = \Pump_AL:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\Pump_AL:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * !\Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \Pump_AL:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\Pump_AL:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Pump_AL:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_3\ * \Pump_AL:BUART:rx_state_2\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \Pump_AL:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\Pump_AL:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_3\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_2\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * !\Pump_AL:BUART:rx_state_3\ * 
              !\Pump_AL:BUART:rx_state_2\ * \Pump_AL:BUART:rx_last\ * 
              !Net_1854_SYNCOUT
        );
        Output = \Pump_AL:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\Pump_AL:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              !\Pump_AL:BUART:rx_count_0\
        );
        Output = \Pump_AL:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\Pump_AL:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_1854_SYNCOUT
            + !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_1854_SYNCOUT
        );
        Output = MODIN1_1 (fanout=2)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_1854_SYNCOUT
            + !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_1854_SYNCOUT
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\Pump_AL:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_3\ * \Pump_AL:BUART:rx_state_2\ * 
              \Pump_AL:BUART:rx_parity_error_pre\
        );
        Output = \Pump_AL:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * \Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * !\Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\ * 
              \Pump_AL:BUART:rx_parity_error_pre\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * \Pump_AL:BUART:rx_state_3\ * 
              !\Pump_AL:BUART:rx_state_2\ * 
              !\Pump_AL:BUART:rx_parity_error_pre\ * 
              \Pump_AL:BUART:rx_parity_bit\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_postpoll\ * \Pump_AL:BUART:rx_state_3\ * 
              !\Pump_AL:BUART:rx_state_2\ * 
              !\Pump_AL:BUART:rx_parity_error_pre\ * 
              !\Pump_AL:BUART:rx_parity_bit\
        );
        Output = \Pump_AL:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\Pump_AL:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1854_SYNCOUT
        );
        Output = \Pump_AL:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Pump_AL:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * !\Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\ * \Pump_AL:BUART:rx_parity_bit\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              \Pump_AL:BUART:rx_bitclk_enable\ * \Pump_AL:BUART:rx_postpoll\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\LCD1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD1:BUART:txn\ * \LCD1:BUART:tx_state_1\ * 
              !\LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:txn\ * \LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_shift_out\ * !\LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\ * !\LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_shift_out\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\ * \LCD1:BUART:tx_counter_dp\
        );
        Output = \LCD1:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\ * !\LCD1:BUART:tx_counter_dp\
            + \LCD1:BUART:tx_state_0\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\LCD1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_fifo_empty\ * !\LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_fifo_empty\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_fifo_empty\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_0\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\LCD1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_state_2\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\ * !\LCD1:BUART:tx_counter_dp\
        );
        Output = \LCD1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\LCD1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_bitclk_dp\
        );
        Output = \LCD1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\LCD1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * !\LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * !\LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN5_1 * !Net_1829_SYNCOUT
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              !\LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * 
              \LCD1:BUART:rx_last\ * !Net_1829_SYNCOUT
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * 
              !\LCD1:BUART:rx_count_0\
        );
        Output = \LCD1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_state_3\ * \LCD1:BUART:rx_state_2\
        );
        Output = \LCD1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * !MODIN5_1 * 
              MODIN5_0 * Net_1829_SYNCOUT
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN5_1 * 
              !Net_1829_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * !MODIN5_0 * 
              Net_1829_SYNCOUT
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN5_0 * 
              !Net_1829_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\LCD1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN5_1 * !Net_1829_SYNCOUT
        );
        Output = \LCD1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1829_SYNCOUT
        );
        Output = \LCD1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Code_Bar:BUART:txn\ * \Code_Bar:BUART:tx_state_1\ * 
              !\Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:txn\ * \Code_Bar:BUART:tx_state_2\
            + !\Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_shift_out\ * !\Code_Bar:BUART:tx_state_2\
            + !\Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_state_2\ * !\Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_shift_out\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\ * \Code_Bar:BUART:tx_counter_dp\
        );
        Output = \Code_Bar:BUART:txn\ (fanout=2)

    MacroCell: Name=\Code_Bar:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\ * !\Code_Bar:BUART:tx_counter_dp\
            + \Code_Bar:BUART:tx_state_0\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\
        );
        Output = \Code_Bar:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\Code_Bar:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_fifo_empty\ * !\Code_Bar:BUART:tx_state_2\
            + !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_fifo_empty\ * \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_fifo_empty\ * \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_0\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\
        );
        Output = \Code_Bar:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\Code_Bar:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_state_2\ * \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\ * !\Code_Bar:BUART:tx_counter_dp\
        );
        Output = \Code_Bar:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\Code_Bar:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_bitclk_dp\
        );
        Output = \Code_Bar:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\Code_Bar:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Code_Bar:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * 
              !\Code_Bar:BUART:rx_state_3\ * \Code_Bar:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * 
              !\Code_Bar:BUART:rx_state_3\ * \Code_Bar:BUART:rx_state_2\ * 
              !MODIN9_1 * !Net_1842_SYNCOUT
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Code_Bar:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Code_Bar:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Code_Bar:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Code_Bar:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\ * 
              \Code_Bar:BUART:rx_state_2\
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Code_Bar:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Code_Bar:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_2\
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * \Code_Bar:BUART:rx_last\ * 
              !Net_1842_SYNCOUT
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Code_Bar:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Code_Bar:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              !\Code_Bar:BUART:rx_count_0\
        );
        Output = \Code_Bar:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Code_Bar:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * \Code_Bar:BUART:rx_state_3\ * 
              \Code_Bar:BUART:rx_state_2\
        );
        Output = \Code_Bar:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              !MODIN9_1 * MODIN9_0 * Net_1842_SYNCOUT
            + !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
            + !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              MODIN9_1 * !Net_1842_SYNCOUT
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              !MODIN9_0 * Net_1842_SYNCOUT
            + !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              MODIN9_0 * !Net_1842_SYNCOUT
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\Code_Bar:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\ * 
              \Code_Bar:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\ * 
              \Code_Bar:BUART:rx_state_2\ * !MODIN9_1 * !Net_1842_SYNCOUT
        );
        Output = \Code_Bar:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Code_Bar:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1842_SYNCOUT
        );
        Output = \Code_Bar:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD2:BUART:txn\ * \LCD2:BUART:tx_state_1\ * 
              !\LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:txn\ * \LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_shift_out\ * !\LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\ * !\LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_shift_out\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\ * \LCD2:BUART:tx_counter_dp\
        );
        Output = \LCD2:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\ * !\LCD2:BUART:tx_counter_dp\
            + \LCD2:BUART:tx_state_0\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\LCD2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_fifo_empty\ * !\LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_fifo_empty\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_fifo_empty\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_0\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\LCD2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_state_2\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\ * !\LCD2:BUART:tx_counter_dp\
        );
        Output = \LCD2:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\LCD2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_bitclk_dp\
        );
        Output = \LCD2:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\LCD2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * !\LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * !\LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN13_1 * !Net_1816_SYNCOUT
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              !\LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              \LCD2:BUART:rx_last\ * !Net_1816_SYNCOUT
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * 
              !\LCD2:BUART:rx_count_0\
        );
        Output = \LCD2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_state_3\ * \LCD2:BUART:rx_state_2\
        );
        Output = \LCD2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * 
              !MODIN13_1 * MODIN13_0 * Net_1816_SYNCOUT
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN13_1 * 
              !MODIN13_0
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN13_1 * 
              !Net_1816_SYNCOUT
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * 
              !MODIN13_0 * Net_1816_SYNCOUT
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN13_0 * 
              !Net_1816_SYNCOUT
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\LCD2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN13_1 * !Net_1816_SYNCOUT
        );
        Output = \LCD2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1816_SYNCOUT
        );
        Output = \LCD2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Beagle:BUART:txn\ * \Beagle:BUART:tx_state_1\ * 
              !\Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:txn\ * \Beagle:BUART:tx_state_2\
            + !\Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_shift_out\ * !\Beagle:BUART:tx_state_2\
            + !\Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_state_2\ * !\Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_shift_out\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\ * \Beagle:BUART:tx_counter_dp\
        );
        Output = \Beagle:BUART:txn\ (fanout=2)

    MacroCell: Name=\Beagle:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\ * !\Beagle:BUART:tx_counter_dp\
            + \Beagle:BUART:tx_state_0\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\
        );
        Output = \Beagle:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\Beagle:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_fifo_empty\ * !\Beagle:BUART:tx_state_2\
            + !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_fifo_empty\ * \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_fifo_empty\ * \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_0\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\
        );
        Output = \Beagle:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\Beagle:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_state_2\ * \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\ * !\Beagle:BUART:tx_counter_dp\
        );
        Output = \Beagle:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\Beagle:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_bitclk_dp\
        );
        Output = \Beagle:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\Beagle:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Beagle:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * !\Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * !\Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\ * !MODIN17_1 * !Net_1769_SYNCOUT
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \Beagle:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Beagle:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\ * 
              !\Beagle:BUART:rx_state_2\
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \Beagle:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Beagle:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \Beagle:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Beagle:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\
            + !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_2\
            + !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              \Beagle:BUART:rx_last\ * !Net_1769_SYNCOUT
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \Beagle:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Beagle:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              !\Beagle:BUART:rx_count_0\
        );
        Output = \Beagle:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Beagle:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_state_3\ * \Beagle:BUART:rx_state_2\
        );
        Output = \Beagle:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN17_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              !MODIN17_1 * MODIN17_0 * Net_1769_SYNCOUT
            + !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              MODIN17_1 * !MODIN17_0
            + !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              MODIN17_1 * !Net_1769_SYNCOUT
        );
        Output = MODIN17_1 (fanout=4)

    MacroCell: Name=MODIN17_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              !MODIN17_0 * Net_1769_SYNCOUT
            + !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              MODIN17_0 * !Net_1769_SYNCOUT
        );
        Output = MODIN17_0 (fanout=5)

    MacroCell: Name=\Beagle:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\ * !MODIN17_1 * !Net_1769_SYNCOUT
        );
        Output = \Beagle:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Beagle:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1769_SYNCOUT
        );
        Output = \Beagle:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Tag:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Tag:BUART:txn\ * \Tag:BUART:tx_state_1\ * 
              !\Tag:BUART:tx_bitclk\
            + \Tag:BUART:txn\ * \Tag:BUART:tx_state_2\
            + !\Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_shift_out\ * !\Tag:BUART:tx_state_2\
            + !\Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_state_2\ * !\Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_shift_out\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\ * \Tag:BUART:tx_counter_dp\
        );
        Output = \Tag:BUART:txn\ (fanout=2)

    MacroCell: Name=\Tag:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\ * !\Tag:BUART:tx_counter_dp\
            + \Tag:BUART:tx_state_0\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\
        );
        Output = \Tag:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\Tag:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_fifo_empty\ * !\Tag:BUART:tx_state_2\
            + !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_fifo_empty\ * \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_fifo_empty\ * \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_0\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\
        );
        Output = \Tag:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\Tag:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_state_2\ * \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\ * !\Tag:BUART:tx_counter_dp\
        );
        Output = \Tag:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\Tag:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_bitclk_dp\
        );
        Output = \Tag:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\Tag:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Tag:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * !\Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\ * !\Tag:BUART:pollcount_1\ * 
              !\Tag:BUART:pollcount_0\
            + !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * !\Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\ * !\Tag:BUART:pollcount_1\ * 
              !Net_1751_SYNCOUT
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_5\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_4\
        );
        Output = \Tag:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Tag:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\ * 
              !\Tag:BUART:rx_state_2\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_5\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_4\
        );
        Output = \Tag:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Tag:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_5\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_4\
        );
        Output = \Tag:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Tag:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\
            + !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_2\
            + !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              \Tag:BUART:rx_last\ * !Net_1751_SYNCOUT
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_5\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_4\
        );
        Output = \Tag:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Tag:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              !\Tag:BUART:rx_count_0\
        );
        Output = \Tag:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Tag:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_state_3\ * \Tag:BUART:rx_state_2\
        );
        Output = \Tag:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Tag:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              !\Tag:BUART:pollcount_1\ * \Tag:BUART:pollcount_0\ * 
              Net_1751_SYNCOUT
            + !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              \Tag:BUART:pollcount_1\ * !\Tag:BUART:pollcount_0\
            + !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              \Tag:BUART:pollcount_1\ * !Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Tag:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              !\Tag:BUART:pollcount_0\ * Net_1751_SYNCOUT
            + !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              \Tag:BUART:pollcount_0\ * !Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Tag:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\ * !\Tag:BUART:pollcount_1\ * 
              !\Tag:BUART:pollcount_0\
            + !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\ * !\Tag:BUART:pollcount_1\ * 
              !Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Tag:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Pump_AL:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1878 ,
            cs_addr_2 => \Pump_AL:BUART:tx_state_1\ ,
            cs_addr_1 => \Pump_AL:BUART:tx_state_0\ ,
            cs_addr_0 => \Pump_AL:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Pump_AL:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Pump_AL:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Pump_AL:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1878 ,
            cs_addr_0 => \Pump_AL:BUART:counter_load_not\ ,
            cl0_comb => \Pump_AL:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Pump_AL:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Pump_AL:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1878 ,
            cs_addr_2 => \Pump_AL:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Pump_AL:BUART:rx_state_0\ ,
            cs_addr_0 => \Pump_AL:BUART:rx_bitclk_enable\ ,
            route_si => \Pump_AL:BUART:rx_postpoll\ ,
            f0_load => \Pump_AL:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Pump_AL:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Pump_AL:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            cs_addr_2 => \LCD1:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD1:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            cs_addr_0 => \LCD1:BUART:counter_load_not\ ,
            cl0_comb => \LCD1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \LCD1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            cs_addr_2 => \LCD1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD1:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD1:BUART:rx_bitclk_enable\ ,
            route_si => \LCD1:BUART:rx_postpoll\ ,
            f0_load => \LCD1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Code_Bar:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Code_Bar:Net_9\ ,
            cs_addr_2 => \Code_Bar:BUART:tx_state_1\ ,
            cs_addr_1 => \Code_Bar:BUART:tx_state_0\ ,
            cs_addr_0 => \Code_Bar:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Code_Bar:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Code_Bar:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Code_Bar:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Code_Bar:Net_9\ ,
            cs_addr_0 => \Code_Bar:BUART:counter_load_not\ ,
            cl0_comb => \Code_Bar:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Code_Bar:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Code_Bar:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Code_Bar:Net_9\ ,
            cs_addr_2 => \Code_Bar:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Code_Bar:BUART:rx_state_0\ ,
            cs_addr_0 => \Code_Bar:BUART:rx_bitclk_enable\ ,
            route_si => \Code_Bar:BUART:rx_postpoll\ ,
            f0_load => \Code_Bar:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Code_Bar:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Code_Bar:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            cs_addr_2 => \LCD2:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD2:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            cs_addr_0 => \LCD2:BUART:counter_load_not\ ,
            cl0_comb => \LCD2:BUART:tx_bitclk_dp\ ,
            cl1_comb => \LCD2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            cs_addr_2 => \LCD2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD2:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD2:BUART:rx_bitclk_enable\ ,
            route_si => \LCD2:BUART:rx_postpoll\ ,
            f0_load => \LCD2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Beagle:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Beagle:Net_9\ ,
            cs_addr_2 => \Beagle:BUART:tx_state_1\ ,
            cs_addr_1 => \Beagle:BUART:tx_state_0\ ,
            cs_addr_0 => \Beagle:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Beagle:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Beagle:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Beagle:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Beagle:Net_9\ ,
            cs_addr_0 => \Beagle:BUART:counter_load_not\ ,
            cl0_comb => \Beagle:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Beagle:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Beagle:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Beagle:Net_9\ ,
            cs_addr_2 => \Beagle:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Beagle:BUART:rx_state_0\ ,
            cs_addr_0 => \Beagle:BUART:rx_bitclk_enable\ ,
            route_si => \Beagle:BUART:rx_postpoll\ ,
            f0_load => \Beagle:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Beagle:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Beagle:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Tag:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Tag:Net_9\ ,
            cs_addr_2 => \Tag:BUART:tx_state_1\ ,
            cs_addr_1 => \Tag:BUART:tx_state_0\ ,
            cs_addr_0 => \Tag:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Tag:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Tag:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Tag:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Tag:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Tag:Net_9\ ,
            cs_addr_0 => \Tag:BUART:counter_load_not\ ,
            cl0_comb => \Tag:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Tag:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Tag:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Tag:Net_9\ ,
            cs_addr_2 => \Tag:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Tag:BUART:rx_state_0\ ,
            cs_addr_0 => \Tag:BUART:rx_bitclk_enable\ ,
            route_si => \Tag:BUART:rx_postpoll\ ,
            f0_load => \Tag:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Tag:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Tag:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Pump_AL:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1878 ,
            status_3 => \Pump_AL:BUART:tx_fifo_notfull\ ,
            status_2 => \Pump_AL:BUART:tx_status_2\ ,
            status_1 => \Pump_AL:BUART:tx_fifo_empty\ ,
            status_0 => \Pump_AL:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Pump_AL:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1878 ,
            status_5 => \Pump_AL:BUART:rx_status_5\ ,
            status_4 => \Pump_AL:BUART:rx_status_4\ ,
            status_3 => \Pump_AL:BUART:rx_status_3\ ,
            status_2 => \Pump_AL:BUART:rx_status_2\ ,
            interrupt => Net_1860 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            status_3 => \LCD1:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD1:BUART:tx_status_2\ ,
            status_1 => \LCD1:BUART:tx_fifo_empty\ ,
            status_0 => \LCD1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            status_5 => \LCD1:BUART:rx_status_5\ ,
            status_4 => \LCD1:BUART:rx_status_4\ ,
            status_3 => \LCD1:BUART:rx_status_3\ ,
            interrupt => Net_1836 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Code_Bar:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Code_Bar:Net_9\ ,
            status_3 => \Code_Bar:BUART:tx_fifo_notfull\ ,
            status_2 => \Code_Bar:BUART:tx_status_2\ ,
            status_1 => \Code_Bar:BUART:tx_fifo_empty\ ,
            status_0 => \Code_Bar:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Code_Bar:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Code_Bar:Net_9\ ,
            status_5 => \Code_Bar:BUART:rx_status_5\ ,
            status_4 => \Code_Bar:BUART:rx_status_4\ ,
            status_3 => \Code_Bar:BUART:rx_status_3\ ,
            interrupt => Net_1893 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            status_3 => \LCD2:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD2:BUART:tx_status_2\ ,
            status_1 => \LCD2:BUART:tx_fifo_empty\ ,
            status_0 => \LCD2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            status_5 => \LCD2:BUART:rx_status_5\ ,
            status_4 => \LCD2:BUART:rx_status_4\ ,
            status_3 => \LCD2:BUART:rx_status_3\ ,
            interrupt => Net_1823 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Beagle:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Beagle:Net_9\ ,
            status_3 => \Beagle:BUART:tx_fifo_notfull\ ,
            status_2 => \Beagle:BUART:tx_status_2\ ,
            status_1 => \Beagle:BUART:tx_fifo_empty\ ,
            status_0 => \Beagle:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Beagle:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Beagle:Net_9\ ,
            status_5 => \Beagle:BUART:rx_status_5\ ,
            status_4 => \Beagle:BUART:rx_status_4\ ,
            status_3 => \Beagle:BUART:rx_status_3\ ,
            interrupt => Net_1771 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Tag:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Tag:Net_9\ ,
            status_3 => \Tag:BUART:tx_fifo_notfull\ ,
            status_2 => \Tag:BUART:tx_status_2\ ,
            status_1 => \Tag:BUART:tx_fifo_empty\ ,
            status_0 => \Tag:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Tag:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Tag:Net_9\ ,
            status_5 => \Tag:BUART:rx_status_5\ ,
            status_4 => \Tag:BUART:rx_status_4\ ,
            status_3 => \Tag:BUART:rx_status_3\ ,
            interrupt => Net_1758 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_Tag(0)_SYNC
        PORT MAP (
            in => Net_1751 ,
            out => Net_1751_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_Beagle(0)_SYNC
        PORT MAP (
            in => Net_1769 ,
            out => Net_1769_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL(0)_SYNC
        PORT MAP (
            in => \I2C_1:Net_1109_0\ ,
            out => \I2C_1:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA(0)_SYNC
        PORT MAP (
            in => \I2C_1:Net_1109_1\ ,
            out => \I2C_1:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_LCD2(0)_SYNC
        PORT MAP (
            in => Net_1816 ,
            out => Net_1816_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_LCD1(0)_SYNC
        PORT MAP (
            in => Net_1829 ,
            out => Net_1829_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_PL(0)_SYNC
        PORT MAP (
            in => Net_1842 ,
            out => Net_1842_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_TW(0)_SYNC
        PORT MAP (
            in => Net_1854 ,
            out => Net_1854_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Pump_AL:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1878 ,
            load => \Pump_AL:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Pump_AL:BUART:rx_count_2\ ,
            count_1 => \Pump_AL:BUART:rx_count_1\ ,
            count_0 => \Pump_AL:BUART:rx_count_0\ ,
            tc => \Pump_AL:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LCD1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD1:Net_9\ ,
            load => \LCD1:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \LCD1:BUART:rx_count_2\ ,
            count_1 => \LCD1:BUART:rx_count_1\ ,
            count_0 => \LCD1:BUART:rx_count_0\ ,
            tc => \LCD1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Code_Bar:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Code_Bar:Net_9\ ,
            load => \Code_Bar:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \Code_Bar:BUART:rx_count_2\ ,
            count_1 => \Code_Bar:BUART:rx_count_1\ ,
            count_0 => \Code_Bar:BUART:rx_count_0\ ,
            tc => \Code_Bar:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LCD2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD2:Net_9\ ,
            load => \LCD2:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \LCD2:BUART:rx_count_2\ ,
            count_1 => \LCD2:BUART:rx_count_1\ ,
            count_0 => \LCD2:BUART:rx_count_0\ ,
            tc => \LCD2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Beagle:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Beagle:Net_9\ ,
            load => \Beagle:BUART:rx_counter_load\ ,
            count_6 => MODIN20_6 ,
            count_5 => MODIN20_5 ,
            count_4 => MODIN20_4 ,
            count_3 => MODIN20_3 ,
            count_2 => \Beagle:BUART:rx_count_2\ ,
            count_1 => \Beagle:BUART:rx_count_1\ ,
            count_0 => \Beagle:BUART:rx_count_0\ ,
            tc => \Beagle:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Tag:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Tag:Net_9\ ,
            load => \Tag:BUART:rx_counter_load\ ,
            count_6 => \Tag:BUART:rx_count_6\ ,
            count_5 => \Tag:BUART:rx_count_5\ ,
            count_4 => \Tag:BUART:rx_count_4\ ,
            count_3 => \Tag:BUART:rx_count_3\ ,
            count_2 => \Tag:BUART:rx_count_2\ ,
            count_1 => \Tag:BUART:rx_count_1\ ,
            count_0 => \Tag:BUART:rx_count_0\ ,
            tc => \Tag:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Pump_AL:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1860 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LCD1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1836 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Code_Bar:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1893 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LCD2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1823 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1807 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_1777 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_1791 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_1776 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Beagle:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1771 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Tag:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1758 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   28 :   44 :   72 : 38.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  155 :   37 :  192 : 80.73 %
  Unique P-terms              :  260 :  124 :  384 : 67.71 %
  Total P-terms               :  315 :      :      :        
  Datapath Cells              :   18 :    6 :   24 : 75.00 %
  Status Cells                :   20 :    4 :   24 : 83.33 %
    StatusI Registers         :   12 :      :      :        
    Sync Cells (x8)           :    2 :      :      :        
    Routed Count7 Load/Enable :    6 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Count7 Cells              :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.514ms
Tech mapping phase: Elapsed time ==> 0s.811ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(5)][IoId=(7)] : IB1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IB2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_B1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_B2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_B3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_B4(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Rs1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Rs2(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Rs3(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Rs4(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Rs5(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Rx_Beagle(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Rx_LCD1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Rx_LCD2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Rx_PL(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Rx_TW(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Rx_Tag(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Tx_Beagle(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Tx_LCD1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Tx_LCD2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Tx_PL(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_TW(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Tx_Tag(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.91
                   Pterms :            6.39
               Macrocells :            3.52
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1473, final cost is 1473 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      13.05 :       7.05
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_1\ * 
              !\Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\ * !\Pump_AL:BUART:tx_counter_dp\ * 
              \Pump_AL:BUART:tx_parity_bit\
            + \Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_1\ * 
              !\Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_counter_dp\ * 
              !\Pump_AL:BUART:tx_parity_bit\
            + \Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_1\ * 
              !\Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_2\
            + !\Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_shift_out\ * !\Pump_AL:BUART:tx_state_2\
            + !\Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_state_2\ * !\Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_shift_out\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\ * \Pump_AL:BUART:tx_counter_dp\
        );
        Output = \Pump_AL:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump_AL:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_fifo_empty\ * \Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump_AL:BUART:txn\ * \Pump_AL:BUART:tx_state_1\ * 
              !\Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\
            + !\Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_state_2\ * \Pump_AL:BUART:tx_bitclk\ * 
              \Pump_AL:BUART:tx_parity_bit\
        );
        Output = \Pump_AL:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump_AL:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_state_2\ * \Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1750, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:txn\
        );
        Output = Net_1750 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump_AL:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pump_AL:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1878 ,
        cs_addr_2 => \Pump_AL:BUART:tx_state_1\ ,
        cs_addr_1 => \Pump_AL:BUART:tx_state_0\ ,
        cs_addr_0 => \Pump_AL:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Pump_AL:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Pump_AL:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Pump_AL:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Pump_AL:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1878 ,
        status_3 => \Pump_AL:BUART:tx_fifo_notfull\ ,
        status_2 => \Pump_AL:BUART:tx_status_2\ ,
        status_1 => \Pump_AL:BUART:tx_fifo_empty\ ,
        status_0 => \Pump_AL:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1841, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:txn\
        );
        Output = Net_1841 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Code_Bar:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_state_2\
            + !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_bitclk\
        );
        Output = \Code_Bar:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Beagle:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_bitclk_dp\
        );
        Output = \Beagle:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Beagle:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_bitclk_dp\
        );
        Output = \Beagle:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_fifo_notfull\
        );
        Output = \Pump_AL:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Pump_AL:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Pump_AL:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Code_Bar:Net_9\ ,
        cs_addr_0 => \Code_Bar:BUART:counter_load_not\ ,
        cl0_comb => \Code_Bar:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Code_Bar:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\LCD2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        load => \LCD2:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \LCD2:BUART:rx_count_2\ ,
        count_1 => \LCD2:BUART:rx_count_1\ ,
        count_0 => \LCD2:BUART:rx_count_0\ ,
        tc => \LCD2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Code_Bar:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_fifo_empty\ * !\Code_Bar:BUART:tx_state_2\
            + !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_fifo_empty\ * \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_fifo_empty\ * \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_0\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\
        );
        Output = \Code_Bar:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Code_Bar:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\ * !\Code_Bar:BUART:tx_counter_dp\
            + \Code_Bar:BUART:tx_state_0\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\
        );
        Output = \Code_Bar:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Code_Bar:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_fifo_empty\ * \Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\
        );
        Output = \Code_Bar:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Code_Bar:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_bitclk_dp\
        );
        Output = \Code_Bar:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Code_Bar:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Code_Bar:BUART:txn\ * \Code_Bar:BUART:tx_state_1\ * 
              !\Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:txn\ * \Code_Bar:BUART:tx_state_2\
            + !\Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_shift_out\ * !\Code_Bar:BUART:tx_state_2\
            + !\Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_state_2\ * !\Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              !\Code_Bar:BUART:tx_shift_out\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\ * \Code_Bar:BUART:tx_counter_dp\
        );
        Output = \Code_Bar:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Code_Bar:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_state_2\ * \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * \Code_Bar:BUART:tx_state_0\ * 
              \Code_Bar:BUART:tx_bitclk\
            + \Code_Bar:BUART:tx_state_1\ * !\Code_Bar:BUART:tx_state_2\ * 
              \Code_Bar:BUART:tx_bitclk\ * !\Code_Bar:BUART:tx_counter_dp\
        );
        Output = \Code_Bar:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Code_Bar:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Code_Bar:Net_9\ ,
        cs_addr_2 => \Code_Bar:BUART:tx_state_1\ ,
        cs_addr_1 => \Code_Bar:BUART:tx_state_0\ ,
        cs_addr_0 => \Code_Bar:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Code_Bar:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Code_Bar:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Code_Bar:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_LCD2(0)_SYNC
    PORT MAP (
        in => Net_1816 ,
        out => Net_1816_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA(0)_SYNC
    PORT MAP (
        in => \I2C_1:Net_1109_1\ ,
        out => \I2C_1:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL(0)_SYNC
    PORT MAP (
        in => \I2C_1:Net_1109_0\ ,
        out => \I2C_1:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD2:BUART:txn\ * \LCD2:BUART:tx_state_1\ * 
              !\LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:txn\ * \LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_shift_out\ * !\LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\ * !\LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_shift_out\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\ * \LCD2:BUART:tx_counter_dp\
        );
        Output = \LCD2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\ * !\LCD2:BUART:tx_counter_dp\
            + \LCD2:BUART:tx_state_0\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_fifo_empty\ * !\Pump_AL:BUART:tx_state_2\
            + !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_fifo_empty\ * \Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_1\ * \Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_fifo_empty\ * \Pump_AL:BUART:tx_bitclk\
            + \Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\ * !\Pump_AL:BUART:tx_counter_dp\
            + \Pump_AL:BUART:tx_state_0\ * !\Pump_AL:BUART:tx_state_2\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1853, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:txn\
        );
        Output = Net_1853 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        cs_addr_0 => \LCD2:BUART:counter_load_not\ ,
        cl0_comb => \LCD2:BUART:tx_bitclk_dp\ ,
        cl1_comb => \LCD2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Code_Bar:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Code_Bar:Net_9\ ,
        status_3 => \Code_Bar:BUART:tx_fifo_notfull\ ,
        status_2 => \Code_Bar:BUART:tx_status_2\ ,
        status_1 => \Code_Bar:BUART:tx_fifo_empty\ ,
        status_0 => \Code_Bar:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_fifo_notfull\
        );
        Output = \LCD1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_fifo_notfull\
        );
        Output = \LCD2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1815, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:txn\
        );
        Output = Net_1815 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_fifo_empty\ * !\LCD2:BUART:tx_state_2\
            + !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              !\LCD2:BUART:tx_fifo_empty\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_fifo_empty\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_0\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_fifo_empty\ * \LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\
        );
        Output = \LCD2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_state_2\ * \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * \LCD2:BUART:tx_state_0\ * 
              \LCD2:BUART:tx_bitclk\
            + \LCD2:BUART:tx_state_1\ * !\LCD2:BUART:tx_state_2\ * 
              \LCD2:BUART:tx_bitclk\ * !\LCD2:BUART:tx_counter_dp\
        );
        Output = \LCD2:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        cs_addr_2 => \LCD2:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD2:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        status_3 => \LCD2:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD2:BUART:tx_status_2\ ,
        status_1 => \LCD2:BUART:tx_fifo_empty\ ,
        status_0 => \LCD2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Beagle:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_fifo_empty\ * !\Beagle:BUART:tx_state_2\
            + !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_fifo_empty\ * \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_fifo_empty\ * \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_0\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\
        );
        Output = \Beagle:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Beagle:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\ * !\Beagle:BUART:tx_counter_dp\
            + \Beagle:BUART:tx_state_0\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\
        );
        Output = \Beagle:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Beagle:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_state_2\ * \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\ * !\Beagle:BUART:tx_counter_dp\
        );
        Output = \Beagle:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Tag:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_fifo_notfull\
        );
        Output = \Tag:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * 
              !MODIN13_1 * MODIN13_0 * Net_1816_SYNCOUT
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN13_1 * 
              !MODIN13_0
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN13_1 * 
              !Net_1816_SYNCOUT
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * 
              !MODIN13_0 * Net_1816_SYNCOUT
            + !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * MODIN13_0 * 
              !Net_1816_SYNCOUT
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN13_1
            + MODIN13_0 * Net_1816_SYNCOUT
        );
        Output = \LCD2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:rx_count_2\ * !\LCD2:BUART:rx_count_1\ * 
              !\LCD2:BUART:rx_count_0\
        );
        Output = \LCD2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        cs_addr_2 => \LCD2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD2:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD2:BUART:rx_bitclk_enable\ ,
        route_si => \LCD2:BUART:rx_postpoll\ ,
        f0_load => \LCD2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Tag:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Tag:Net_9\ ,
        status_3 => \Tag:BUART:tx_fifo_notfull\ ,
        status_2 => \Tag:BUART:tx_status_2\ ,
        status_1 => \Tag:BUART:tx_fifo_empty\ ,
        status_0 => \Tag:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * !\LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * !\LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN13_1 * !Net_1816_SYNCOUT
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              \LCD2:BUART:rx_last\ * !Net_1816_SYNCOUT
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              \LCD2:BUART:rx_state_2\ * !MODIN13_1 * !Net_1816_SYNCOUT
        );
        Output = \LCD2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_state_3\ * \LCD2:BUART:rx_state_2\
        );
        Output = \LCD2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              \LCD2:BUART:rx_bitclk_enable\ * \LCD2:BUART:rx_state_3\ * 
              !\LCD2:BUART:rx_state_2\
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD2:BUART:tx_ctrl_mark_last\ * \LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_ctrl_mark_last\ * !\LCD2:BUART:rx_state_0\ * 
              !\LCD2:BUART:rx_state_3\ * !\LCD2:BUART:rx_state_2\
        );
        Output = \LCD2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Beagle:Net_9\ ,
        cs_addr_0 => \Beagle:BUART:counter_load_not\ ,
        cl0_comb => \Beagle:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Beagle:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD2:Net_9\ ,
        status_5 => \LCD2:BUART:rx_status_5\ ,
        status_4 => \LCD2:BUART:rx_status_4\ ,
        status_3 => \LCD2:BUART:rx_status_3\ ,
        interrupt => Net_1823 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Beagle:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_state_2\
            + !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_bitclk\
        );
        Output = \Beagle:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD2:BUART:rx_load_fifo\ * \LCD2:BUART:rx_fifofull\
        );
        Output = \LCD2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * !MODIN5_0 * 
              Net_1829_SYNCOUT
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN5_0 * 
              !Net_1829_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_bitclk_dp\
        );
        Output = \Pump_AL:BUART:tx_bitclk\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump_AL:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_bitclk_dp\
        );
        Output = \Pump_AL:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD2:BUART:rx_fifonotempty\ * \LCD2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump_AL:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              !\Pump_AL:BUART:tx_state_2\
            + !\Pump_AL:BUART:tx_state_1\ * !\Pump_AL:BUART:tx_state_0\ * 
              \Pump_AL:BUART:tx_bitclk\
        );
        Output = \Pump_AL:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1878 ,
        cs_addr_0 => \Pump_AL:BUART:counter_load_not\ ,
        cl0_comb => \Pump_AL:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Pump_AL:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        status_5 => \LCD1:BUART:rx_status_5\ ,
        status_4 => \LCD1:BUART:rx_status_4\ ,
        status_3 => \LCD1:BUART:rx_status_3\ ,
        interrupt => Net_1836 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LCD2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_bitclk_dp\
        );
        Output = \LCD2:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD2:BUART:tx_bitclk_dp\
        );
        Output = \LCD2:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Beagle:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_fifo_notfull\
        );
        Output = \Beagle:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1816_SYNCOUT
        );
        Output = \LCD2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Code_Bar:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_bitclk_dp\
        );
        Output = \Code_Bar:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Beagle:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              \Beagle:BUART:tx_fifo_empty\ * \Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\
        );
        Output = \Beagle:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Beagle:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Beagle:BUART:txn\ * \Beagle:BUART:tx_state_1\ * 
              !\Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:txn\ * \Beagle:BUART:tx_state_2\
            + !\Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_shift_out\ * !\Beagle:BUART:tx_state_2\
            + !\Beagle:BUART:tx_state_1\ * \Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_state_2\ * !\Beagle:BUART:tx_bitclk\
            + \Beagle:BUART:tx_state_1\ * !\Beagle:BUART:tx_state_0\ * 
              !\Beagle:BUART:tx_shift_out\ * !\Beagle:BUART:tx_state_2\ * 
              \Beagle:BUART:tx_bitclk\ * \Beagle:BUART:tx_counter_dp\
        );
        Output = \Beagle:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1764, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:txn\
        );
        Output = Net_1764 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Beagle:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Beagle:Net_9\ ,
        cs_addr_2 => \Beagle:BUART:tx_state_1\ ,
        cs_addr_1 => \Beagle:BUART:tx_state_0\ ,
        cs_addr_0 => \Beagle:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Beagle:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Beagle:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Beagle:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Beagle:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Beagle:Net_9\ ,
        status_3 => \Beagle:BUART:tx_fifo_notfull\ ,
        status_2 => \Beagle:BUART:tx_status_2\ ,
        status_1 => \Beagle:BUART:tx_fifo_empty\ ,
        status_0 => \Beagle:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_fifo_empty\ * !\LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_fifo_empty\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_fifo_empty\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_0\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\ * !\LCD1:BUART:tx_counter_dp\
            + \LCD1:BUART:tx_state_0\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_fifo_empty\ * \LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\
        );
        Output = \LCD1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_state_2\ * \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              \LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\ * !\LCD1:BUART:tx_counter_dp\
        );
        Output = \LCD1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD1:BUART:txn\ * \LCD1:BUART:tx_state_1\ * 
              !\LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:txn\ * \LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_shift_out\ * !\LCD1:BUART:tx_state_2\
            + !\LCD1:BUART:tx_state_1\ * \LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_state_2\ * !\LCD1:BUART:tx_bitclk\
            + \LCD1:BUART:tx_state_1\ * !\LCD1:BUART:tx_state_0\ * 
              !\LCD1:BUART:tx_shift_out\ * !\LCD1:BUART:tx_state_2\ * 
              \LCD1:BUART:tx_bitclk\ * \LCD1:BUART:tx_counter_dp\
        );
        Output = \LCD1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1828, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:txn\
        );
        Output = Net_1828 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_bitclk_dp\
        );
        Output = \LCD1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_bitclk_dp\
        );
        Output = \LCD1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        cs_addr_2 => \LCD1:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD1:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        status_3 => \LCD1:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD1:BUART:tx_status_2\ ,
        status_1 => \LCD1:BUART:tx_fifo_empty\ ,
        status_0 => \LCD1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Tag:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_state_2\ * \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\ * !\Tag:BUART:tx_counter_dp\
        );
        Output = \Tag:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tag:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Tag:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              !\Tag:BUART:pollcount_1\ * \Tag:BUART:pollcount_0\ * 
              Net_1751_SYNCOUT
            + !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              \Tag:BUART:pollcount_1\ * !\Tag:BUART:pollcount_0\
            + !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              \Tag:BUART:pollcount_1\ * !Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Tag:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Tag:BUART:txn\ * \Tag:BUART:tx_state_1\ * 
              !\Tag:BUART:tx_bitclk\
            + \Tag:BUART:txn\ * \Tag:BUART:tx_state_2\
            + !\Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_shift_out\ * !\Tag:BUART:tx_state_2\
            + !\Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_state_2\ * !\Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_shift_out\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\ * \Tag:BUART:tx_counter_dp\
        );
        Output = \Tag:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tag:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\ * !\Tag:BUART:tx_counter_dp\
            + \Tag:BUART:tx_state_0\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\
        );
        Output = \Tag:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Tag:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Tag:Net_9\ ,
        cs_addr_2 => \Tag:BUART:tx_state_1\ ,
        cs_addr_1 => \Tag:BUART:tx_state_0\ ,
        cs_addr_0 => \Tag:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Tag:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Tag:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Tag:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Pump_AL:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1878 ,
        status_5 => \Pump_AL:BUART:rx_status_5\ ,
        status_4 => \Pump_AL:BUART:rx_status_4\ ,
        status_3 => \Pump_AL:BUART:rx_status_3\ ,
        status_2 => \Pump_AL:BUART:rx_status_2\ ,
        interrupt => Net_1860 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Tag:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_bitclk_dp\
        );
        Output = \Tag:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Tag:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tag:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump_AL:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pump_AL:BUART:rx_fifonotempty\ * 
              \Pump_AL:BUART:rx_state_stop1_reg\
        );
        Output = \Pump_AL:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * !\Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\ * 
              \Pump_AL:BUART:rx_parity_error_pre\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * \Pump_AL:BUART:rx_state_3\ * 
              !\Pump_AL:BUART:rx_state_2\ * 
              !\Pump_AL:BUART:rx_parity_error_pre\ * 
              \Pump_AL:BUART:rx_parity_bit\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_postpoll\ * \Pump_AL:BUART:rx_state_3\ * 
              !\Pump_AL:BUART:rx_state_2\ * 
              !\Pump_AL:BUART:rx_parity_error_pre\ * 
              !\Pump_AL:BUART:rx_parity_bit\
        );
        Output = \Pump_AL:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump_AL:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_3\ * \Pump_AL:BUART:rx_state_2\ * 
              \Pump_AL:BUART:rx_parity_error_pre\
        );
        Output = \Pump_AL:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump_AL:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * \Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump_AL:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * !\Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\ * \Pump_AL:BUART:rx_parity_bit\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              \Pump_AL:BUART:rx_bitclk_enable\ * \Pump_AL:BUART:rx_postpoll\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =Rx_Tag(0)_SYNC
    PORT MAP (
        in => Net_1751 ,
        out => Net_1751_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_PL(0)_SYNC
    PORT MAP (
        in => Net_1842 ,
        out => Net_1842_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Tag:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              !\Tag:BUART:pollcount_0\ * Net_1751_SYNCOUT
            + !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              \Tag:BUART:pollcount_0\ * !Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tag:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\ * !\Tag:BUART:pollcount_1\ * 
              !\Tag:BUART:pollcount_0\
            + !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\ * !\Tag:BUART:pollcount_1\ * 
              !Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Tag:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Tag:BUART:pollcount_1\
            + \Tag:BUART:pollcount_0\ * Net_1751_SYNCOUT
        );
        Output = \Tag:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Tag:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:rx_count_2\ * !\Tag:BUART:rx_count_1\ * 
              !\Tag:BUART:rx_count_0\
        );
        Output = \Tag:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Code_Bar:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1842_SYNCOUT
        );
        Output = \Code_Bar:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Code_Bar:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_1842_SYNCOUT
        );
        Output = \Code_Bar:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              !MODIN9_1 * MODIN9_0 * Net_1842_SYNCOUT
            + !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
            + !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              MODIN9_1 * !Net_1842_SYNCOUT
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              !MODIN9_0 * Net_1842_SYNCOUT
            + !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              MODIN9_0 * !Net_1842_SYNCOUT
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Code_Bar:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Code_Bar:Net_9\ ,
        cs_addr_2 => \Code_Bar:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Code_Bar:BUART:rx_state_0\ ,
        cs_addr_0 => \Code_Bar:BUART:rx_bitclk_enable\ ,
        route_si => \Code_Bar:BUART:rx_postpoll\ ,
        f0_load => \Code_Bar:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Code_Bar:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Code_Bar:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_LCD1(0)_SYNC
    PORT MAP (
        in => Net_1829 ,
        out => Net_1829_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_TW(0)_SYNC
    PORT MAP (
        in => Net_1854 ,
        out => Net_1854_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Tag:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * !\Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\ * !\Tag:BUART:pollcount_1\ * 
              !\Tag:BUART:pollcount_0\
            + !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * !\Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\ * !\Tag:BUART:pollcount_1\ * 
              !Net_1751_SYNCOUT
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_5\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_4\
        );
        Output = \Tag:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tag:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\
            + !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_2\
            + !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              \Tag:BUART:rx_last\ * !Net_1751_SYNCOUT
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_5\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_4\
        );
        Output = \Tag:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Tag:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_state_3\ * \Tag:BUART:rx_state_2\
        );
        Output = \Tag:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Code_Bar:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\ * 
              \Code_Bar:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\ * 
              \Code_Bar:BUART:rx_state_2\ * !MODIN9_1 * !Net_1842_SYNCOUT
        );
        Output = \Code_Bar:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Code_Bar:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * \Code_Bar:BUART:rx_state_3\ * 
              \Code_Bar:BUART:rx_state_2\
        );
        Output = \Code_Bar:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Code_Bar:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * 
              !\Code_Bar:BUART:rx_state_3\ * \Code_Bar:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * 
              !\Code_Bar:BUART:rx_state_3\ * \Code_Bar:BUART:rx_state_2\ * 
              !MODIN9_1 * !Net_1842_SYNCOUT
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Code_Bar:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Code_Bar:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\
        );
        Output = \Code_Bar:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Tag:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Tag:Net_9\ ,
        cs_addr_2 => \Tag:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Tag:BUART:rx_state_0\ ,
        cs_addr_0 => \Tag:BUART:rx_bitclk_enable\ ,
        route_si => \Tag:BUART:rx_postpoll\ ,
        f0_load => \Tag:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Tag:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Tag:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Tag:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Tag:Net_9\ ,
        load => \Tag:BUART:rx_counter_load\ ,
        count_6 => \Tag:BUART:rx_count_6\ ,
        count_5 => \Tag:BUART:rx_count_5\ ,
        count_4 => \Tag:BUART:rx_count_4\ ,
        count_3 => \Tag:BUART:rx_count_3\ ,
        count_2 => \Tag:BUART:rx_count_2\ ,
        count_1 => \Tag:BUART:rx_count_1\ ,
        count_0 => \Tag:BUART:rx_count_0\ ,
        tc => \Tag:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Tag:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tag:BUART:rx_load_fifo\ * \Tag:BUART:rx_fifofull\
        );
        Output = \Tag:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Tag:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tag:BUART:rx_fifonotempty\ * \Tag:BUART:rx_state_stop1_reg\
        );
        Output = \Tag:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Tag:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_bitclk_dp\
        );
        Output = \Tag:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Code_Bar:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:rx_count_2\ * !\Code_Bar:BUART:rx_count_1\ * 
              !\Code_Bar:BUART:rx_count_0\
        );
        Output = \Code_Bar:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Beagle:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN17_1
            + MODIN17_0 * Net_1769_SYNCOUT
        );
        Output = \Beagle:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Code_Bar:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Code_Bar:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        cs_addr_0 => \LCD1:BUART:counter_load_not\ ,
        cl0_comb => \LCD1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \LCD1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Tag:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Tag:Net_9\ ,
        status_5 => \Tag:BUART:rx_status_5\ ,
        status_4 => \Tag:BUART:rx_status_4\ ,
        status_3 => \Tag:BUART:rx_status_3\ ,
        interrupt => Net_1758 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Code_Bar:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Code_Bar:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Code_Bar:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_2\
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * \Code_Bar:BUART:rx_last\ * 
              !Net_1842_SYNCOUT
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Code_Bar:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Code_Bar:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Code_Bar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              !\Code_Bar:BUART:rx_state_0\ * 
              \Code_Bar:BUART:rx_bitclk_enable\ * \Code_Bar:BUART:rx_state_3\ * 
              \Code_Bar:BUART:rx_state_2\
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Code_Bar:BUART:tx_ctrl_mark_last\ * 
              \Code_Bar:BUART:rx_state_0\ * !\Code_Bar:BUART:rx_state_3\ * 
              !\Code_Bar:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Code_Bar:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Beagle:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              !\Beagle:BUART:rx_count_0\
        );
        Output = \Beagle:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN17_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              !MODIN17_1 * MODIN17_0 * Net_1769_SYNCOUT
            + !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              MODIN17_1 * !MODIN17_0
            + !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              MODIN17_1 * !Net_1769_SYNCOUT
        );
        Output = MODIN17_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN17_0, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              !MODIN17_0 * Net_1769_SYNCOUT
            + !\Beagle:BUART:rx_count_2\ * !\Beagle:BUART:rx_count_1\ * 
              MODIN17_0 * !Net_1769_SYNCOUT
        );
        Output = MODIN17_0 (fanout=5)
        Properties               : 
        {
        }
}

count7cell: Name =\Code_Bar:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Code_Bar:Net_9\ ,
        load => \Code_Bar:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \Code_Bar:BUART:rx_count_2\ ,
        count_1 => \Code_Bar:BUART:rx_count_1\ ,
        count_0 => \Code_Bar:BUART:rx_count_0\ ,
        tc => \Code_Bar:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1829_SYNCOUT
        );
        Output = \LCD1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * 
              !\LCD1:BUART:rx_count_0\
        );
        Output = \LCD1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * !MODIN5_1 * 
              MODIN5_0 * Net_1829_SYNCOUT
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
            + !\LCD1:BUART:rx_count_2\ * !\LCD1:BUART:rx_count_1\ * MODIN5_1 * 
              !Net_1829_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pump_AL:BUART:rx_load_fifo\ * \Pump_AL:BUART:rx_fifofull\
        );
        Output = \Pump_AL:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tag:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_fifo_empty\ * !\Tag:BUART:tx_state_2\
            + !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_fifo_empty\ * \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_1\ * \Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_fifo_empty\ * \Tag:BUART:tx_bitclk\
            + \Tag:BUART:tx_state_0\ * !\Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\
        );
        Output = \Tag:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Tag:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_fifo_empty\ * \Tag:BUART:tx_state_2\ * 
              \Tag:BUART:tx_bitclk\
        );
        Output = \Tag:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Tag:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              !\Tag:BUART:tx_state_2\
            + !\Tag:BUART:tx_state_1\ * !\Tag:BUART:tx_state_0\ * 
              \Tag:BUART:tx_bitclk\
        );
        Output = \Tag:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\Pump_AL:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1878 ,
        load => \Pump_AL:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Pump_AL:BUART:rx_count_2\ ,
        count_1 => \Pump_AL:BUART:rx_count_1\ ,
        count_0 => \Pump_AL:BUART:rx_count_0\ ,
        tc => \Pump_AL:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              !\Pump_AL:BUART:rx_postpoll\ * !\Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \Pump_AL:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump_AL:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_3\ * \Pump_AL:BUART:rx_state_2\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * \Pump_AL:BUART:rx_state_0\ * 
              !\Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \Pump_AL:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump_AL:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_3\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_2\
            + !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * !\Pump_AL:BUART:rx_state_3\ * 
              !\Pump_AL:BUART:rx_state_2\ * \Pump_AL:BUART:rx_last\ * 
              !Net_1854_SYNCOUT
        );
        Output = \Pump_AL:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump_AL:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_bitclk_enable\ * 
              \Pump_AL:BUART:rx_state_3\ * !\Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Pump_AL:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * \Pump_AL:BUART:rx_state_3\ * 
              \Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump_AL:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:tx_ctrl_mark_last\ * 
              !\Pump_AL:BUART:rx_state_0\ * !\Pump_AL:BUART:rx_state_3\ * 
              !\Pump_AL:BUART:rx_state_2\
        );
        Output = \Pump_AL:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_1854_SYNCOUT
            + !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_1854_SYNCOUT
        );
        Output = MODIN1_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pump_AL:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_1854_SYNCOUT
        );
        Output = \Pump_AL:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }
}

datapathcell: Name =\Pump_AL:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1878 ,
        cs_addr_2 => \Pump_AL:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Pump_AL:BUART:rx_state_0\ ,
        cs_addr_0 => \Pump_AL:BUART:rx_bitclk_enable\ ,
        route_si => \Pump_AL:BUART:rx_postpoll\ ,
        f0_load => \Pump_AL:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Pump_AL:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Pump_AL:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Beagle:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Beagle:Net_9\ ,
        status_5 => \Beagle:BUART:rx_status_5\ ,
        status_4 => \Beagle:BUART:rx_status_4\ ,
        status_3 => \Beagle:BUART:rx_status_3\ ,
        interrupt => Net_1771 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD1:BUART:rx_load_fifo\ * \LCD1:BUART:rx_fifofull\
        );
        Output = \LCD1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Code_Bar:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Code_Bar:BUART:rx_fifonotempty\ * 
              \Code_Bar:BUART:rx_state_stop1_reg\
        );
        Output = \Code_Bar:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Beagle:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Beagle:BUART:rx_load_fifo\ * \Beagle:BUART:rx_fifofull\
        );
        Output = \Beagle:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Beagle:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Beagle:BUART:rx_fifonotempty\ * 
              \Beagle:BUART:rx_state_stop1_reg\
        );
        Output = \Beagle:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Beagle:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1769_SYNCOUT
        );
        Output = \Beagle:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD1:BUART:rx_fifonotempty\ * \LCD1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Code_Bar:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Code_Bar:BUART:tx_fifo_notfull\
        );
        Output = \Code_Bar:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Code_Bar:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Code_Bar:BUART:rx_load_fifo\ * \Code_Bar:BUART:rx_fifofull\
        );
        Output = \Code_Bar:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Tag:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Tag:Net_9\ ,
        cs_addr_0 => \Tag:BUART:counter_load_not\ ,
        cl0_comb => \Tag:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Tag:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Code_Bar:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Code_Bar:Net_9\ ,
        status_5 => \Code_Bar:BUART:rx_status_5\ ,
        status_4 => \Code_Bar:BUART:rx_status_4\ ,
        status_3 => \Code_Bar:BUART:rx_status_3\ ,
        interrupt => Net_1893 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_1854_SYNCOUT
            + !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_1854_SYNCOUT
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pump_AL:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pump_AL:BUART:rx_count_2\ * !\Pump_AL:BUART:rx_count_1\ * 
              !\Pump_AL:BUART:rx_count_0\
        );
        Output = \Pump_AL:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pump_AL:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1878) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1854_SYNCOUT
        );
        Output = \Pump_AL:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_1829_SYNCOUT
        );
        Output = \LCD1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Tag:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\ * 
              \Tag:BUART:rx_state_2\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_5\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_4\
        );
        Output = \Tag:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Tag:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\
        );
        Output = \Tag:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Tag:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tag:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Tag:BUART:tx_ctrl_mark_last\ * !\Tag:BUART:rx_state_0\ * 
              \Tag:BUART:rx_bitclk_enable\ * \Tag:BUART:rx_state_3\ * 
              !\Tag:BUART:rx_state_2\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_5\
            + !\Tag:BUART:tx_ctrl_mark_last\ * \Tag:BUART:rx_state_0\ * 
              !\Tag:BUART:rx_state_3\ * !\Tag:BUART:rx_state_2\ * 
              !\Tag:BUART:rx_count_6\ * !\Tag:BUART:rx_count_4\
        );
        Output = \Tag:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        cs_addr_2 => \LCD1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD1:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD1:BUART:rx_bitclk_enable\ ,
        route_si => \LCD1:BUART:rx_postpoll\ ,
        f0_load => \LCD1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_Beagle(0)_SYNC
    PORT MAP (
        in => Net_1769 ,
        out => Net_1769_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\
        );
        Output = \LCD1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * 
              \LCD1:BUART:rx_last\ * !Net_1829_SYNCOUT
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_state_3\ * \LCD1:BUART:rx_state_2\
        );
        Output = \LCD1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN5_1 * !Net_1829_SYNCOUT
        );
        Output = \LCD1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              !\LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * \LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * !\LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD1:BUART:tx_ctrl_mark_last\ * !\LCD1:BUART:rx_state_0\ * 
              \LCD1:BUART:rx_bitclk_enable\ * !\LCD1:BUART:rx_state_3\ * 
              \LCD1:BUART:rx_state_2\ * !MODIN5_1 * !Net_1829_SYNCOUT
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\LCD1:BUART:tx_ctrl_mark_last\ * \LCD1:BUART:rx_state_0\ * 
              !\LCD1:BUART:rx_state_3\ * !\LCD1:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \LCD1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Beagle:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Beagle:Net_9\ ,
        cs_addr_2 => \Beagle:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Beagle:BUART:rx_state_0\ ,
        cs_addr_0 => \Beagle:BUART:rx_bitclk_enable\ ,
        route_si => \Beagle:BUART:rx_postpoll\ ,
        f0_load => \Beagle:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Beagle:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Beagle:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\LCD1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD1:Net_9\ ,
        load => \LCD1:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \LCD1:BUART:rx_count_2\ ,
        count_1 => \LCD1:BUART:rx_count_1\ ,
        count_0 => \LCD1:BUART:rx_count_0\ ,
        tc => \LCD1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Beagle:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * !\Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * !\Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\ * !MODIN17_1 * !Net_1769_SYNCOUT
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \Beagle:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Beagle:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\
            + !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_2\
            + !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              \Beagle:BUART:rx_last\ * !Net_1769_SYNCOUT
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \Beagle:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Beagle:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \Beagle:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Beagle:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Beagle:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Beagle:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\ * 
              \Beagle:BUART:rx_state_2\ * !MODIN17_1 * !Net_1769_SYNCOUT
        );
        Output = \Beagle:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Beagle:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_state_3\ * \Beagle:BUART:rx_state_2\
        );
        Output = \Beagle:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Beagle:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Beagle:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              \Beagle:BUART:rx_bitclk_enable\ * \Beagle:BUART:rx_state_3\ * 
              !\Beagle:BUART:rx_state_2\
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_5
            + !\Beagle:BUART:tx_ctrl_mark_last\ * \Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\ * 
              !MODIN20_6 * !MODIN20_4
        );
        Output = \Beagle:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Beagle:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Beagle:BUART:tx_ctrl_mark_last\ * !\Beagle:BUART:rx_state_0\ * 
              !\Beagle:BUART:rx_state_3\ * !\Beagle:BUART:rx_state_2\
        );
        Output = \Beagle:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\Beagle:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Beagle:Net_9\ ,
        load => \Beagle:BUART:rx_counter_load\ ,
        count_6 => MODIN20_6 ,
        count_5 => MODIN20_5 ,
        count_4 => MODIN20_4 ,
        count_3 => MODIN20_3 ,
        count_2 => \Beagle:BUART:rx_count_2\ ,
        count_1 => \Beagle:BUART:rx_count_1\ ,
        count_0 => \Beagle:BUART:rx_count_0\ ,
        tc => \Beagle:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Beagle:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1771 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\Code_Bar:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1893 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\LCD1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1836 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\LCD2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1823 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\Pump_AL:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1860 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\Tag:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1758 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1807 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_1791 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_1777 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_1776 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = IB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IB2(0)__PA ,
        pad => IB2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_B4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_B4(0)__PA ,
        pad => Pin_B4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_TW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_TW(0)__PA ,
        input => Net_1853 ,
        pad => Tx_TW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_TW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_TW(0)__PA ,
        fb => Net_1854 ,
        pad => Rx_TW(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_B1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_B1(0)__PA ,
        pad => Pin_B1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_B2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_B2(0)__PA ,
        pad => Pin_B2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_B3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_B3(0)__PA ,
        pad => Pin_B3(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_Beagle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Beagle(0)__PA ,
        fb => Net_1769 ,
        pad => Rx_Beagle(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_Beagle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Beagle(0)__PA ,
        input => Net_1764 ,
        pad => Tx_Beagle(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rs1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rs1(0)__PA ,
        pad => Rs1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rs2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rs2(0)__PA ,
        pad => Rs2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rs3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rs3(0)__PA ,
        pad => Rs3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rs4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rs4(0)__PA ,
        pad => Rs4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rs5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rs5(0)__PA ,
        pad => Rs5(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = Rx_Tag(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Tag(0)__PA ,
        fb => Net_1751 ,
        pad => Rx_Tag(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Tx_Tag(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Tag(0)__PA ,
        input => Net_1750 ,
        pad => Tx_Tag(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_PL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_PL(0)__PA ,
        fb => Net_1842 ,
        pad => Rx_PL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_PL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_PL(0)__PA ,
        input => Net_1841 ,
        pad => Tx_PL(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB1(0)__PA ,
        pad => IB1(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = Rx_LCD2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD2(0)__PA ,
        fb => Net_1816 ,
        pad => Rx_LCD2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Tx_LCD2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD2(0)__PA ,
        input => Net_1815 ,
        pad => Tx_LCD2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tx_LCD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD1(0)__PA ,
        input => Net_1828 ,
        pad => Tx_LCD1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_LCD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD1(0)__PA ,
        fb => Net_1829 ,
        pad => Rx_LCD1(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Beagle:Net_9\ ,
            dclk_0 => \Beagle:Net_9_local\ ,
            dclk_glb_1 => \LCD1:Net_9\ ,
            dclk_1 => \LCD1:Net_9_local\ ,
            dclk_glb_2 => \Tag:Net_9\ ,
            dclk_2 => \Tag:Net_9_local\ ,
            dclk_glb_3 => \LCD2:Net_9\ ,
            dclk_3 => \LCD2:Net_9_local\ ,
            dclk_glb_4 => \Code_Bar:Net_9\ ,
            dclk_4 => \Code_Bar:Net_9_local\ ,
            dclk_glb_5 => Net_1878 ,
            dclk_5 => Net_1878_local ,
            dclk_glb_6 => Net_1410 ,
            dclk_6 => Net_1410_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Waitable_1:TimerHW\
        PORT MAP (
            clock => Net_1410 ,
            enable => __ONE__ ,
            tc => \Waitable_1:Net_51\ ,
            cmp => \Waitable_1:Net_261\ ,
            irq => Net_1807 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Waitable_2:TimerHW\
        PORT MAP (
            clock => Net_1410 ,
            enable => __ONE__ ,
            tc => \Waitable_2:Net_51\ ,
            cmp => \Waitable_2:Net_261\ ,
            irq => Net_1791 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Waitable_3:TimerHW\
        PORT MAP (
            clock => Net_1410 ,
            enable => __ONE__ ,
            tc => \Waitable_3:Net_51\ ,
            cmp => \Waitable_3:Net_261\ ,
            irq => Net_1777 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\Waitable_4:TimerHW\
        PORT MAP (
            clock => Net_1410 ,
            enable => __ONE__ ,
            tc => \Waitable_4:Net_51\ ,
            cmp => \Waitable_4:Net_261\ ,
            irq => Net_1776 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |       IB2(0) | 
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |    Pin_B4(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     Tx_TW(0) | In(Net_1853)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     Rx_TW(0) | FB(Net_1854)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |    Pin_B1(0) | 
     |   6 |     * |      NONE | RES_PULL_UP_DOWN |    Pin_B2(0) | 
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |    Pin_B3(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL | Rx_Beagle(0) | FB(Net_1769)
     |   1 |     * |      NONE |         CMOS_OUT | Tx_Beagle(0) | In(Net_1764)
     |   2 |     * |      NONE |         CMOS_OUT |       Rs1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       Rs2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |       Rs3(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |       Rs4(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       Rs5(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   5 |   1 |     * |      NONE |     HI_Z_DIGITAL |    Rx_Tag(0) | FB(Net_1751)
     |   2 |     * |      NONE |         CMOS_OUT |    Tx_Tag(0) | In(Net_1750)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     Rx_PL(0) | FB(Net_1842)
     |   5 |     * |      NONE |         CMOS_OUT |     Tx_PL(0) | In(Net_1841)
     |   7 |     * |      NONE |      RES_PULL_UP |       IB1(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
   6 |   1 |     * |      NONE |     HI_Z_DIGITAL |   Rx_LCD2(0) | FB(Net_1816)
     |   2 |     * |      NONE |         CMOS_OUT |   Tx_LCD2(0) | In(Net_1815)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |       SCL(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |       SDA(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |   Tx_LCD1(0) | In(Net_1828)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |   Rx_LCD1(0) | FB(Net_1829)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.031ms
Digital Placement phase: Elapsed time ==> 6s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.318ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.686ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in MuxAdvance_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.170ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.327ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.333ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 16s.411ms
API generation phase: Elapsed time ==> 5s.460ms
Dependency generation phase: Elapsed time ==> 0s.093ms
Cleanup phase: Elapsed time ==> 0s.031ms
