ARM GAS  /tmp/cc8X2qG8.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc8X2qG8.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 70 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 70 3 view .LVU3
  44 0008 0C4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/cc8X2qG8.s 			page 3


  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 70 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 70 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 71 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 71 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 71 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 71 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 71 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 73 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 80 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE130:
  88              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_I2C_MspInit
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
ARM GAS  /tmp/cc8X2qG8.s 			page 4


  95              	HAL_I2C_MspInit:
  96              	.LVL1:
  97              	.LFB131:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 89 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 32
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 89 1 is_stmt 0 view .LVU16
 103 0000 30B5     		push	{r4, r5, lr}
 104              		.cfi_def_cfa_offset 12
 105              		.cfi_offset 4, -12
 106              		.cfi_offset 5, -8
 107              		.cfi_offset 14, -4
 108 0002 89B0     		sub	sp, sp, #36
 109              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 90 3 is_stmt 1 view .LVU17
 111              		.loc 1 90 20 is_stmt 0 view .LVU18
 112 0004 0023     		movs	r3, #0
 113 0006 0393     		str	r3, [sp, #12]
 114 0008 0493     		str	r3, [sp, #16]
 115 000a 0593     		str	r3, [sp, #20]
 116 000c 0693     		str	r3, [sp, #24]
 117 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 118              		.loc 1 91 3 is_stmt 1 view .LVU19
 119              		.loc 1 91 10 is_stmt 0 view .LVU20
 120 0010 0268     		ldr	r2, [r0]
 121              		.loc 1 91 5 view .LVU21
 122 0012 144B     		ldr	r3, .L9
 123 0014 9A42     		cmp	r2, r3
 124 0016 01D0     		beq	.L8
 125              	.LVL2:
 126              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 100:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/cc8X2qG8.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c ****   }
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 116 1 view .LVU22
 128 0018 09B0     		add	sp, sp, #36
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 12
 131              		@ sp needed
 132 001a 30BD     		pop	{r4, r5, pc}
 133              	.LVL3:
 134              	.L8:
 135              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 136              		.loc 1 97 5 is_stmt 1 view .LVU23
 137              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 138              		.loc 1 97 5 view .LVU24
 139 001c 0025     		movs	r5, #0
 140 001e 0195     		str	r5, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 141              		.loc 1 97 5 view .LVU25
 142 0020 114C     		ldr	r4, .L9+4
 143 0022 236B     		ldr	r3, [r4, #48]
 144 0024 43F00203 		orr	r3, r3, #2
 145 0028 2363     		str	r3, [r4, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 146              		.loc 1 97 5 view .LVU26
 147 002a 236B     		ldr	r3, [r4, #48]
 148 002c 03F00203 		and	r3, r3, #2
 149 0030 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 97 5 view .LVU27
 151 0032 019B     		ldr	r3, [sp, #4]
 152              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 97 5 view .LVU28
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 154              		.loc 1 102 5 view .LVU29
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 155              		.loc 1 102 25 is_stmt 0 view .LVU30
 156 0034 4FF41073 		mov	r3, #576
 157 0038 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 158              		.loc 1 103 5 is_stmt 1 view .LVU31
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 159              		.loc 1 103 26 is_stmt 0 view .LVU32
 160 003a 1223     		movs	r3, #18
 161 003c 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/cc8X2qG8.s 			page 6


 162              		.loc 1 104 5 is_stmt 1 view .LVU33
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 163              		.loc 1 104 26 is_stmt 0 view .LVU34
 164 003e 0123     		movs	r3, #1
 165 0040 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 166              		.loc 1 105 5 is_stmt 1 view .LVU35
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 167              		.loc 1 106 5 view .LVU36
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168              		.loc 1 106 31 is_stmt 0 view .LVU37
 169 0042 0423     		movs	r3, #4
 170 0044 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 171              		.loc 1 107 5 is_stmt 1 view .LVU38
 172 0046 03A9     		add	r1, sp, #12
 173 0048 0848     		ldr	r0, .L9+8
 174              	.LVL4:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 107 5 is_stmt 0 view .LVU39
 176 004a FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL5:
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 178              		.loc 1 110 5 is_stmt 1 view .LVU40
 179              	.LBB5:
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 110 5 view .LVU41
 181 004e 0295     		str	r5, [sp, #8]
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 182              		.loc 1 110 5 view .LVU42
 183 0050 236C     		ldr	r3, [r4, #64]
 184 0052 43F40013 		orr	r3, r3, #2097152
 185 0056 2364     		str	r3, [r4, #64]
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 110 5 view .LVU43
 187 0058 236C     		ldr	r3, [r4, #64]
 188 005a 03F40013 		and	r3, r3, #2097152
 189 005e 0293     		str	r3, [sp, #8]
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 190              		.loc 1 110 5 view .LVU44
 191 0060 029B     		ldr	r3, [sp, #8]
 192              	.LBE5:
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 110 5 discriminator 1 view .LVU45
 194              		.loc 1 116 1 is_stmt 0 view .LVU46
 195 0062 D9E7     		b	.L5
 196              	.L10:
 197              		.align	2
 198              	.L9:
 199 0064 00540040 		.word	1073763328
 200 0068 00380240 		.word	1073887232
 201 006c 00040240 		.word	1073873920
 202              		.cfi_endproc
 203              	.LFE131:
 205              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_I2C_MspDeInit
ARM GAS  /tmp/cc8X2qG8.s 			page 7


 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_I2C_MspDeInit:
 213              	.LVL6:
 214              	.LFB132:
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** /**
 119:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 120:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 122:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f4xx_hal_msp.c **** */
 124:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 125:Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 125 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 126:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 219              		.loc 1 126 3 view .LVU48
 220              		.loc 1 126 10 is_stmt 0 view .LVU49
 221 0000 0268     		ldr	r2, [r0]
 222              		.loc 1 126 5 view .LVU50
 223 0002 0A4B     		ldr	r3, .L18
 224 0004 9A42     		cmp	r2, r3
 225 0006 00D0     		beq	.L17
 226 0008 7047     		bx	lr
 227              	.L17:
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 228              		.loc 1 125 1 view .LVU51
 229 000a 10B5     		push	{r4, lr}
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 4, -8
 232              		.cfi_offset 14, -4
 127:Core/Src/stm32f4xx_hal_msp.c ****   {
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 233              		.loc 1 132 5 is_stmt 1 view .LVU52
 234 000c 084A     		ldr	r2, .L18+4
 235 000e 136C     		ldr	r3, [r2, #64]
 236 0010 23F40013 		bic	r3, r3, #2097152
 237 0014 1364     		str	r3, [r2, #64]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 136:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 137:Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 238              		.loc 1 138 5 view .LVU53
 239 0016 074C     		ldr	r4, .L18+8
 240 0018 4021     		movs	r1, #64
 241 001a 2046     		mov	r0, r4
 242              	.LVL7:
ARM GAS  /tmp/cc8X2qG8.s 			page 8


 243              		.loc 1 138 5 is_stmt 0 view .LVU54
 244 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL8:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 246              		.loc 1 140 5 is_stmt 1 view .LVU55
 247 0020 4FF40071 		mov	r1, #512
 248 0024 2046     		mov	r0, r4
 249 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 250              	.LVL9:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 145:Core/Src/stm32f4xx_hal_msp.c ****   }
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** }
 251              		.loc 1 147 1 is_stmt 0 view .LVU56
 252 002a 10BD     		pop	{r4, pc}
 253              	.L19:
 254              		.align	2
 255              	.L18:
 256 002c 00540040 		.word	1073763328
 257 0030 00380240 		.word	1073887232
 258 0034 00040240 		.word	1073873920
 259              		.cfi_endproc
 260              	.LFE132:
 262              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 263              		.align	1
 264              		.global	HAL_I2S_MspInit
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	HAL_I2S_MspInit:
 270              	.LVL10:
 271              	.LFB133:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c **** /**
 150:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP Initialization
 151:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 153:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f4xx_hal_msp.c **** */
 155:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
 156:Core/Src/stm32f4xx_hal_msp.c **** {
 272              		.loc 1 156 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 48
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		.loc 1 156 1 is_stmt 0 view .LVU58
 277 0000 70B5     		push	{r4, r5, r6, lr}
 278              		.cfi_def_cfa_offset 16
 279              		.cfi_offset 4, -16
 280              		.cfi_offset 5, -12
 281              		.cfi_offset 6, -8
 282              		.cfi_offset 14, -4
 283 0002 8CB0     		sub	sp, sp, #48
ARM GAS  /tmp/cc8X2qG8.s 			page 9


 284              		.cfi_def_cfa_offset 64
 157:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 285              		.loc 1 157 3 is_stmt 1 view .LVU59
 286              		.loc 1 157 20 is_stmt 0 view .LVU60
 287 0004 0023     		movs	r3, #0
 288 0006 0793     		str	r3, [sp, #28]
 289 0008 0893     		str	r3, [sp, #32]
 290 000a 0993     		str	r3, [sp, #36]
 291 000c 0A93     		str	r3, [sp, #40]
 292 000e 0B93     		str	r3, [sp, #44]
 158:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 293              		.loc 1 158 3 is_stmt 1 view .LVU61
 294              		.loc 1 158 28 is_stmt 0 view .LVU62
 295 0010 0393     		str	r3, [sp, #12]
 296 0012 0493     		str	r3, [sp, #16]
 297 0014 0593     		str	r3, [sp, #20]
 298 0016 0693     		str	r3, [sp, #24]
 159:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 299              		.loc 1 159 3 is_stmt 1 view .LVU63
 300              		.loc 1 159 10 is_stmt 0 view .LVU64
 301 0018 0268     		ldr	r2, [r0]
 302              		.loc 1 159 5 view .LVU65
 303 001a 254B     		ldr	r3, .L26
 304 001c 9A42     		cmp	r2, r3
 305 001e 01D0     		beq	.L24
 306              	.LVL11:
 307              	.L20:
 160:Core/Src/stm32f4xx_hal_msp.c ****   {
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 166:Core/Src/stm32f4xx_hal_msp.c ****   */
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 169:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 170:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 172:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 173:Core/Src/stm32f4xx_hal_msp.c ****     }
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 176:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 181:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 182:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 183:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 184:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 185:Core/Src/stm32f4xx_hal_msp.c ****     */
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/cc8X2qG8.s 			page 10


 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 203:Core/Src/stm32f4xx_hal_msp.c ****   }
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c **** }
 308              		.loc 1 205 1 view .LVU66
 309 0020 0CB0     		add	sp, sp, #48
 310              		.cfi_remember_state
 311              		.cfi_def_cfa_offset 16
 312              		@ sp needed
 313 0022 70BD     		pop	{r4, r5, r6, pc}
 314              	.LVL12:
 315              	.L24:
 316              		.cfi_restore_state
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 317              		.loc 1 167 5 is_stmt 1 view .LVU67
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 318              		.loc 1 167 46 is_stmt 0 view .LVU68
 319 0024 0123     		movs	r3, #1
 320 0026 0393     		str	r3, [sp, #12]
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 321              		.loc 1 168 5 is_stmt 1 view .LVU69
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 322              		.loc 1 168 40 is_stmt 0 view .LVU70
 323 0028 C023     		movs	r3, #192
 324 002a 0493     		str	r3, [sp, #16]
 169:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 325              		.loc 1 169 5 is_stmt 1 view .LVU71
 169:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 326              		.loc 1 169 40 is_stmt 0 view .LVU72
 327 002c 0223     		movs	r3, #2
 328 002e 0593     		str	r3, [sp, #20]
 170:Core/Src/stm32f4xx_hal_msp.c ****     {
 329              		.loc 1 170 5 is_stmt 1 view .LVU73
 170:Core/Src/stm32f4xx_hal_msp.c ****     {
 330              		.loc 1 170 9 is_stmt 0 view .LVU74
 331 0030 03A8     		add	r0, sp, #12
 332              	.LVL13:
 170:Core/Src/stm32f4xx_hal_msp.c ****     {
 333              		.loc 1 170 9 view .LVU75
 334 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 335              	.LVL14:
 170:Core/Src/stm32f4xx_hal_msp.c ****     {
 336              		.loc 1 170 8 discriminator 1 view .LVU76
 337 0036 0028     		cmp	r0, #0
 338 0038 37D1     		bne	.L25
ARM GAS  /tmp/cc8X2qG8.s 			page 11


 339              	.L22:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 340              		.loc 1 176 5 is_stmt 1 view .LVU77
 341              	.LBB6:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 342              		.loc 1 176 5 view .LVU78
 343 003a 0024     		movs	r4, #0
 344 003c 0094     		str	r4, [sp]
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 345              		.loc 1 176 5 view .LVU79
 346 003e 1D4B     		ldr	r3, .L26+4
 347 0040 1A6C     		ldr	r2, [r3, #64]
 348 0042 42F40042 		orr	r2, r2, #32768
 349 0046 1A64     		str	r2, [r3, #64]
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 176 5 view .LVU80
 351 0048 1A6C     		ldr	r2, [r3, #64]
 352 004a 02F40042 		and	r2, r2, #32768
 353 004e 0092     		str	r2, [sp]
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 354              		.loc 1 176 5 view .LVU81
 355 0050 009A     		ldr	r2, [sp]
 356              	.LBE6:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 357              		.loc 1 176 5 view .LVU82
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 358              		.loc 1 178 5 view .LVU83
 359              	.LBB7:
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 360              		.loc 1 178 5 view .LVU84
 361 0052 0194     		str	r4, [sp, #4]
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 362              		.loc 1 178 5 view .LVU85
 363 0054 1A6B     		ldr	r2, [r3, #48]
 364 0056 42F00102 		orr	r2, r2, #1
 365 005a 1A63     		str	r2, [r3, #48]
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 366              		.loc 1 178 5 view .LVU86
 367 005c 1A6B     		ldr	r2, [r3, #48]
 368 005e 02F00102 		and	r2, r2, #1
 369 0062 0192     		str	r2, [sp, #4]
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 370              		.loc 1 178 5 view .LVU87
 371 0064 019A     		ldr	r2, [sp, #4]
 372              	.LBE7:
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 373              		.loc 1 178 5 view .LVU88
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 374              		.loc 1 179 5 view .LVU89
 375              	.LBB8:
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 376              		.loc 1 179 5 view .LVU90
 377 0066 0294     		str	r4, [sp, #8]
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 378              		.loc 1 179 5 view .LVU91
 379 0068 1A6B     		ldr	r2, [r3, #48]
 380 006a 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/cc8X2qG8.s 			page 12


 381 006e 1A63     		str	r2, [r3, #48]
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 382              		.loc 1 179 5 view .LVU92
 383 0070 1B6B     		ldr	r3, [r3, #48]
 384 0072 03F00403 		and	r3, r3, #4
 385 0076 0293     		str	r3, [sp, #8]
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 386              		.loc 1 179 5 view .LVU93
 387 0078 029B     		ldr	r3, [sp, #8]
 388              	.LBE8:
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 389              		.loc 1 179 5 view .LVU94
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 390              		.loc 1 186 5 view .LVU95
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 391              		.loc 1 186 25 is_stmt 0 view .LVU96
 392 007a 1023     		movs	r3, #16
 393 007c 0793     		str	r3, [sp, #28]
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 394              		.loc 1 187 5 is_stmt 1 view .LVU97
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 395              		.loc 1 187 26 is_stmt 0 view .LVU98
 396 007e 0226     		movs	r6, #2
 397 0080 0896     		str	r6, [sp, #32]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 398              		.loc 1 188 5 is_stmt 1 view .LVU99
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 399              		.loc 1 188 26 is_stmt 0 view .LVU100
 400 0082 0994     		str	r4, [sp, #36]
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 401              		.loc 1 189 5 is_stmt 1 view .LVU101
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 402              		.loc 1 189 27 is_stmt 0 view .LVU102
 403 0084 0A94     		str	r4, [sp, #40]
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 404              		.loc 1 190 5 is_stmt 1 view .LVU103
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 405              		.loc 1 190 31 is_stmt 0 view .LVU104
 406 0086 0625     		movs	r5, #6
 407 0088 0B95     		str	r5, [sp, #44]
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 408              		.loc 1 191 5 is_stmt 1 view .LVU105
 409 008a 07A9     		add	r1, sp, #28
 410 008c 0A48     		ldr	r0, .L26+8
 411 008e FFF7FEFF 		bl	HAL_GPIO_Init
 412              	.LVL15:
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 413              		.loc 1 193 5 view .LVU106
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 414              		.loc 1 193 25 is_stmt 0 view .LVU107
 415 0092 4FF4A453 		mov	r3, #5248
 416 0096 0793     		str	r3, [sp, #28]
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 417              		.loc 1 194 5 is_stmt 1 view .LVU108
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 418              		.loc 1 194 26 is_stmt 0 view .LVU109
 419 0098 0896     		str	r6, [sp, #32]
ARM GAS  /tmp/cc8X2qG8.s 			page 13


 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 420              		.loc 1 195 5 is_stmt 1 view .LVU110
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421              		.loc 1 195 26 is_stmt 0 view .LVU111
 422 009a 0994     		str	r4, [sp, #36]
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 423              		.loc 1 196 5 is_stmt 1 view .LVU112
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 424              		.loc 1 196 27 is_stmt 0 view .LVU113
 425 009c 0A94     		str	r4, [sp, #40]
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 426              		.loc 1 197 5 is_stmt 1 view .LVU114
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 427              		.loc 1 197 31 is_stmt 0 view .LVU115
 428 009e 0B95     		str	r5, [sp, #44]
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 429              		.loc 1 198 5 is_stmt 1 view .LVU116
 430 00a0 07A9     		add	r1, sp, #28
 431 00a2 0648     		ldr	r0, .L26+12
 432 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 433              	.LVL16:
 434              		.loc 1 205 1 is_stmt 0 view .LVU117
 435 00a8 BAE7     		b	.L20
 436              	.L25:
 172:Core/Src/stm32f4xx_hal_msp.c ****     }
 437              		.loc 1 172 7 is_stmt 1 view .LVU118
 438 00aa FFF7FEFF 		bl	Error_Handler
 439              	.LVL17:
 440 00ae C4E7     		b	.L22
 441              	.L27:
 442              		.align	2
 443              	.L26:
 444 00b0 003C0040 		.word	1073757184
 445 00b4 00380240 		.word	1073887232
 446 00b8 00000240 		.word	1073872896
 447 00bc 00080240 		.word	1073874944
 448              		.cfi_endproc
 449              	.LFE133:
 451              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 452              		.align	1
 453              		.global	HAL_I2S_MspDeInit
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 458              	HAL_I2S_MspDeInit:
 459              	.LVL18:
 460              	.LFB134:
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c **** /**
 208:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP De-Initialization
 209:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 210:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 211:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 212:Core/Src/stm32f4xx_hal_msp.c **** */
 213:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 214:Core/Src/stm32f4xx_hal_msp.c **** {
 461              		.loc 1 214 1 view -0
ARM GAS  /tmp/cc8X2qG8.s 			page 14


 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              		.loc 1 214 1 is_stmt 0 view .LVU120
 466 0000 08B5     		push	{r3, lr}
 467              		.cfi_def_cfa_offset 8
 468              		.cfi_offset 3, -8
 469              		.cfi_offset 14, -4
 215:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 470              		.loc 1 215 3 is_stmt 1 view .LVU121
 471              		.loc 1 215 10 is_stmt 0 view .LVU122
 472 0002 0268     		ldr	r2, [r0]
 473              		.loc 1 215 5 view .LVU123
 474 0004 094B     		ldr	r3, .L32
 475 0006 9A42     		cmp	r2, r3
 476 0008 00D0     		beq	.L31
 477              	.LVL19:
 478              	.L28:
 216:Core/Src/stm32f4xx_hal_msp.c ****   {
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 221:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 224:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 225:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 226:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 227:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 228:Core/Src/stm32f4xx_hal_msp.c ****     */
 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 236:Core/Src/stm32f4xx_hal_msp.c ****   }
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c **** }
 479              		.loc 1 238 1 view .LVU124
 480 000a 08BD     		pop	{r3, pc}
 481              	.LVL20:
 482              	.L31:
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 483              		.loc 1 221 5 is_stmt 1 view .LVU125
 484 000c 084A     		ldr	r2, .L32+4
 485 000e 136C     		ldr	r3, [r2, #64]
 486 0010 23F40043 		bic	r3, r3, #32768
 487 0014 1364     		str	r3, [r2, #64]
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 488              		.loc 1 229 5 view .LVU126
 489 0016 1021     		movs	r1, #16
 490 0018 0648     		ldr	r0, .L32+8
 491              	.LVL21:
 229:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc8X2qG8.s 			page 15


 492              		.loc 1 229 5 is_stmt 0 view .LVU127
 493 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 494              	.LVL22:
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 495              		.loc 1 231 5 is_stmt 1 view .LVU128
 496 001e 4FF4A451 		mov	r1, #5248
 497 0022 0548     		ldr	r0, .L32+12
 498 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 499              	.LVL23:
 500              		.loc 1 238 1 is_stmt 0 view .LVU129
 501 0028 EFE7     		b	.L28
 502              	.L33:
 503 002a 00BF     		.align	2
 504              	.L32:
 505 002c 003C0040 		.word	1073757184
 506 0030 00380240 		.word	1073887232
 507 0034 00000240 		.word	1073872896
 508 0038 00080240 		.word	1073874944
 509              		.cfi_endproc
 510              	.LFE134:
 512              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 513              		.align	1
 514              		.global	HAL_SPI_MspInit
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 519              	HAL_SPI_MspInit:
 520              	.LVL24:
 521              	.LFB135:
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c **** /**
 241:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 242:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 243:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 244:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 245:Core/Src/stm32f4xx_hal_msp.c **** */
 246:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 247:Core/Src/stm32f4xx_hal_msp.c **** {
 522              		.loc 1 247 1 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 32
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526              		.loc 1 247 1 is_stmt 0 view .LVU131
 527 0000 00B5     		push	{lr}
 528              		.cfi_def_cfa_offset 4
 529              		.cfi_offset 14, -4
 530 0002 89B0     		sub	sp, sp, #36
 531              		.cfi_def_cfa_offset 40
 248:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 532              		.loc 1 248 3 is_stmt 1 view .LVU132
 533              		.loc 1 248 20 is_stmt 0 view .LVU133
 534 0004 0023     		movs	r3, #0
 535 0006 0393     		str	r3, [sp, #12]
 536 0008 0493     		str	r3, [sp, #16]
 537 000a 0593     		str	r3, [sp, #20]
 538 000c 0693     		str	r3, [sp, #24]
 539 000e 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/cc8X2qG8.s 			page 16


 249:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 540              		.loc 1 249 3 is_stmt 1 view .LVU134
 541              		.loc 1 249 10 is_stmt 0 view .LVU135
 542 0010 0268     		ldr	r2, [r0]
 543              		.loc 1 249 5 view .LVU136
 544 0012 144B     		ldr	r3, .L38
 545 0014 9A42     		cmp	r2, r3
 546 0016 02D0     		beq	.L37
 547              	.LVL25:
 548              	.L34:
 250:Core/Src/stm32f4xx_hal_msp.c ****   {
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 254:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 258:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 259:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 260:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 261:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 262:Core/Src/stm32f4xx_hal_msp.c ****     */
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 268:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 273:Core/Src/stm32f4xx_hal_msp.c ****   }
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c **** }
 549              		.loc 1 275 1 view .LVU137
 550 0018 09B0     		add	sp, sp, #36
 551              		.cfi_remember_state
 552              		.cfi_def_cfa_offset 4
 553              		@ sp needed
 554 001a 5DF804FB 		ldr	pc, [sp], #4
 555              	.LVL26:
 556              	.L37:
 557              		.cfi_restore_state
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 558              		.loc 1 255 5 is_stmt 1 view .LVU138
 559              	.LBB9:
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 560              		.loc 1 255 5 view .LVU139
 561 001e 0021     		movs	r1, #0
 562 0020 0191     		str	r1, [sp, #4]
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 563              		.loc 1 255 5 view .LVU140
 564 0022 03F58433 		add	r3, r3, #67584
 565 0026 5A6C     		ldr	r2, [r3, #68]
 566 0028 42F48052 		orr	r2, r2, #4096
ARM GAS  /tmp/cc8X2qG8.s 			page 17


 567 002c 5A64     		str	r2, [r3, #68]
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 568              		.loc 1 255 5 view .LVU141
 569 002e 5A6C     		ldr	r2, [r3, #68]
 570 0030 02F48052 		and	r2, r2, #4096
 571 0034 0192     		str	r2, [sp, #4]
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 572              		.loc 1 255 5 view .LVU142
 573 0036 019A     		ldr	r2, [sp, #4]
 574              	.LBE9:
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 575              		.loc 1 255 5 view .LVU143
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 576              		.loc 1 257 5 view .LVU144
 577              	.LBB10:
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 578              		.loc 1 257 5 view .LVU145
 579 0038 0291     		str	r1, [sp, #8]
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 580              		.loc 1 257 5 view .LVU146
 581 003a 1A6B     		ldr	r2, [r3, #48]
 582 003c 42F00102 		orr	r2, r2, #1
 583 0040 1A63     		str	r2, [r3, #48]
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 584              		.loc 1 257 5 view .LVU147
 585 0042 1B6B     		ldr	r3, [r3, #48]
 586 0044 03F00103 		and	r3, r3, #1
 587 0048 0293     		str	r3, [sp, #8]
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 588              		.loc 1 257 5 view .LVU148
 589 004a 029B     		ldr	r3, [sp, #8]
 590              	.LBE10:
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 591              		.loc 1 257 5 view .LVU149
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 592              		.loc 1 263 5 view .LVU150
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 593              		.loc 1 263 25 is_stmt 0 view .LVU151
 594 004c E023     		movs	r3, #224
 595 004e 0393     		str	r3, [sp, #12]
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 596              		.loc 1 264 5 is_stmt 1 view .LVU152
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 597              		.loc 1 264 26 is_stmt 0 view .LVU153
 598 0050 0223     		movs	r3, #2
 599 0052 0493     		str	r3, [sp, #16]
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 600              		.loc 1 265 5 is_stmt 1 view .LVU154
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 601              		.loc 1 266 5 view .LVU155
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 602              		.loc 1 267 5 view .LVU156
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 603              		.loc 1 267 31 is_stmt 0 view .LVU157
 604 0054 0523     		movs	r3, #5
 605 0056 0793     		str	r3, [sp, #28]
 268:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc8X2qG8.s 			page 18


 606              		.loc 1 268 5 is_stmt 1 view .LVU158
 607 0058 03A9     		add	r1, sp, #12
 608 005a 0348     		ldr	r0, .L38+4
 609              	.LVL27:
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 610              		.loc 1 268 5 is_stmt 0 view .LVU159
 611 005c FFF7FEFF 		bl	HAL_GPIO_Init
 612              	.LVL28:
 613              		.loc 1 275 1 view .LVU160
 614 0060 DAE7     		b	.L34
 615              	.L39:
 616 0062 00BF     		.align	2
 617              	.L38:
 618 0064 00300140 		.word	1073819648
 619 0068 00000240 		.word	1073872896
 620              		.cfi_endproc
 621              	.LFE135:
 623              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 624              		.align	1
 625              		.global	HAL_SPI_MspDeInit
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 630              	HAL_SPI_MspDeInit:
 631              	.LVL29:
 632              	.LFB136:
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c **** /**
 278:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 279:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 280:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 281:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 282:Core/Src/stm32f4xx_hal_msp.c **** */
 283:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 284:Core/Src/stm32f4xx_hal_msp.c **** {
 633              		.loc 1 284 1 is_stmt 1 view -0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 0
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		.loc 1 284 1 is_stmt 0 view .LVU162
 638 0000 08B5     		push	{r3, lr}
 639              		.cfi_def_cfa_offset 8
 640              		.cfi_offset 3, -8
 641              		.cfi_offset 14, -4
 285:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 642              		.loc 1 285 3 is_stmt 1 view .LVU163
 643              		.loc 1 285 10 is_stmt 0 view .LVU164
 644 0002 0268     		ldr	r2, [r0]
 645              		.loc 1 285 5 view .LVU165
 646 0004 064B     		ldr	r3, .L44
 647 0006 9A42     		cmp	r2, r3
 648 0008 00D0     		beq	.L43
 649              	.LVL30:
 650              	.L40:
 286:Core/Src/stm32f4xx_hal_msp.c ****   {
 287:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 288:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc8X2qG8.s 			page 19


 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 290:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 291:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 294:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 295:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 296:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 297:Core/Src/stm32f4xx_hal_msp.c ****     */
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 303:Core/Src/stm32f4xx_hal_msp.c ****   }
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c **** }
 651              		.loc 1 305 1 view .LVU166
 652 000a 08BD     		pop	{r3, pc}
 653              	.LVL31:
 654              	.L43:
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 655              		.loc 1 291 5 is_stmt 1 view .LVU167
 656 000c 054A     		ldr	r2, .L44+4
 657 000e 536C     		ldr	r3, [r2, #68]
 658 0010 23F48053 		bic	r3, r3, #4096
 659 0014 5364     		str	r3, [r2, #68]
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 660              		.loc 1 298 5 view .LVU168
 661 0016 E021     		movs	r1, #224
 662 0018 0348     		ldr	r0, .L44+8
 663              	.LVL32:
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 664              		.loc 1 298 5 is_stmt 0 view .LVU169
 665 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 666              	.LVL33:
 667              		.loc 1 305 1 view .LVU170
 668 001e F4E7     		b	.L40
 669              	.L45:
 670              		.align	2
 671              	.L44:
 672 0020 00300140 		.word	1073819648
 673 0024 00380240 		.word	1073887232
 674 0028 00000240 		.word	1073872896
 675              		.cfi_endproc
 676              	.LFE136:
 678              		.text
 679              	.Letext0:
 680              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 681              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 682              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 683              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 684              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 685              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 686              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 687              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 688              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
ARM GAS  /tmp/cc8X2qG8.s 			page 20


 689              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 690              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 691              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/cc8X2qG8.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/cc8X2qG8.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cc8X2qG8.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cc8X2qG8.s:84     .text.HAL_MspInit:0000003c $d
     /tmp/cc8X2qG8.s:89     .text.HAL_I2C_MspInit:00000000 $t
     /tmp/cc8X2qG8.s:95     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/cc8X2qG8.s:199    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/cc8X2qG8.s:206    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/cc8X2qG8.s:212    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/cc8X2qG8.s:256    .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/cc8X2qG8.s:263    .text.HAL_I2S_MspInit:00000000 $t
     /tmp/cc8X2qG8.s:269    .text.HAL_I2S_MspInit:00000000 HAL_I2S_MspInit
     /tmp/cc8X2qG8.s:444    .text.HAL_I2S_MspInit:000000b0 $d
     /tmp/cc8X2qG8.s:452    .text.HAL_I2S_MspDeInit:00000000 $t
     /tmp/cc8X2qG8.s:458    .text.HAL_I2S_MspDeInit:00000000 HAL_I2S_MspDeInit
     /tmp/cc8X2qG8.s:505    .text.HAL_I2S_MspDeInit:0000002c $d
     /tmp/cc8X2qG8.s:513    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/cc8X2qG8.s:519    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/cc8X2qG8.s:618    .text.HAL_SPI_MspInit:00000064 $d
     /tmp/cc8X2qG8.s:624    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/cc8X2qG8.s:630    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/cc8X2qG8.s:672    .text.HAL_SPI_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
