{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 12 20:07:13 2018 " "Info: Processing started: Sat May 12 20:07:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Reg8bit -c Reg8bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Reg8bit -c Reg8bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Reg8:inst\|STORE\[7\]~latch " "Warning: Node \"Reg8:inst\|STORE\[7\]~latch\" is a latch" {  } { { "Reg8.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg8.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50Hz " "Info: Assuming node \"CLOCK_50Hz\" is an undefined clock" {  } { { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 248 8 176 264 "CLOCK_50Hz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50Hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 128 8 176 144 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst5\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst5\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst5\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50Hz memory newlcd:inst5\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] 144.93 MHz 6.9 ns Internal " "Info: Clock \"CLOCK_50Hz\" has Internal fmax of 144.93 MHz between source memory \"newlcd:inst5\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]\" (period= 6.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.664 ns + Longest memory register " "Info: + Longest memory to register delay is 6.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst5\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y26; Fanout = 8; MEM Node = 'newlcd:inst5\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst5\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[5\] 2 MEM M4K_X52_Y26 4 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y26; Fanout = 4; MEM Node = 'newlcd:inst5\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/db/altsyncram_7f71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.398 ns) 4.096 ns newlcd:inst5\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X51_Y26_N0 13 " "Info: 3: + IC(0.705 ns) + CELL(0.398 ns) = 4.096 ns; Loc. = LCCOMB_X51_Y26_N0; Fanout = 13; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] newlcd:inst5|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.150 ns) 4.532 ns newlcd:inst5\|LCD_Display:inst\|Next_Char\[1\]~3 4 COMB LCCOMB_X51_Y26_N30 1 " "Info: 4: + IC(0.286 ns) + CELL(0.150 ns) = 4.532 ns; Loc. = LCCOMB_X51_Y26_N30; Fanout = 1; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Next_Char\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { newlcd:inst5|LCD_Display:inst|Equal0~0 newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 4.932 ns newlcd:inst5\|LCD_Display:inst\|Next_Char\[1\]~4 5 COMB LCCOMB_X51_Y26_N8 5 " "Info: 5: + IC(0.251 ns) + CELL(0.149 ns) = 4.932 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 5; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Next_Char\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.419 ns) 5.641 ns newlcd:inst5\|LCD_Display:inst\|Selector6~2 6 COMB LCCOMB_X51_Y26_N16 3 " "Info: 6: + IC(0.290 ns) + CELL(0.419 ns) = 5.641 ns; Loc. = LCCOMB_X51_Y26_N16; Fanout = 3; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 newlcd:inst5|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 6.182 ns newlcd:inst5\|LCD_Display:inst\|Selector8~0 7 COMB LCCOMB_X51_Y26_N6 1 " "Info: 7: + IC(0.266 ns) + CELL(0.275 ns) = 6.182 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Selector8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { newlcd:inst5|LCD_Display:inst|Selector6~2 newlcd:inst5|LCD_Display:inst|Selector8~0 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 6.580 ns newlcd:inst5\|LCD_Display:inst\|Selector8~1 8 COMB LCCOMB_X51_Y26_N20 1 " "Info: 8: + IC(0.249 ns) + CELL(0.149 ns) = 6.580 ns; Loc. = LCCOMB_X51_Y26_N20; Fanout = 1; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { newlcd:inst5|LCD_Display:inst|Selector8~0 newlcd:inst5|LCD_Display:inst|Selector8~1 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.664 ns newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] 9 REG LCFF_X51_Y26_N21 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.664 ns; Loc. = LCFF_X51_Y26_N21; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst5|LCD_Display:inst|Selector8~1 newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.617 ns ( 69.28 % ) " "Info: Total cell delay = 4.617 ns ( 69.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.047 ns ( 30.72 % ) " "Info: Total interconnect delay = 2.047 ns ( 30.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] newlcd:inst5|LCD_Display:inst|Equal0~0 newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 newlcd:inst5|LCD_Display:inst|Selector6~2 newlcd:inst5|LCD_Display:inst|Selector8~0 newlcd:inst5|LCD_Display:inst|Selector8~1 newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] {} newlcd:inst5|LCD_Display:inst|Equal0~0 {} newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 {} newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst5|LCD_Display:inst|Selector6~2 {} newlcd:inst5|LCD_Display:inst|Selector8~0 {} newlcd:inst5|LCD_Display:inst|Selector8~1 {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.705ns 0.286ns 0.251ns 0.290ns 0.266ns 0.249ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.149ns 0.419ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.063 ns - Smallest " "Info: - Smallest clock skew is -0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50Hz destination 6.084 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50Hz\" to destination register is 6.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50Hz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50Hz } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 248 8 176 264 "CLOCK_50Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.787 ns) 3.208 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y18_N9 2 " "Info: 2: + IC(1.422 ns) + CELL(0.787 ns) = 3.208 ns; Loc. = LCFF_X33_Y18_N9; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.000 ns) 4.572 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G14 44 " "Info: 3: + IC(1.364 ns) + CELL(0.000 ns) = 4.572 ns; Loc. = CLKCTRL_G14; Fanout = 44; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 6.084 ns newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] 4 REG LCFF_X51_Y26_N21 2 " "Info: 4: + IC(0.975 ns) + CELL(0.537 ns) = 6.084 ns; Loc. = LCFF_X51_Y26_N21; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.18 % ) " "Info: Total cell delay = 2.323 ns ( 38.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 61.82 % ) " "Info: Total interconnect delay = 3.761 ns ( 61.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.975ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50Hz source 6.147 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50Hz\" to source memory is 6.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50Hz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50Hz } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 248 8 176 264 "CLOCK_50Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.787 ns) 3.208 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y18_N9 2 " "Info: 2: + IC(1.422 ns) + CELL(0.787 ns) = 3.208 ns; Loc. = LCFF_X33_Y18_N9; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.000 ns) 4.572 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G14 44 " "Info: 3: + IC(1.364 ns) + CELL(0.000 ns) = 4.572 ns; Loc. = CLKCTRL_G14; Fanout = 44; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.661 ns) 6.147 ns newlcd:inst5\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X52_Y26 8 " "Info: 4: + IC(0.914 ns) + CELL(0.661 ns) = 6.147 ns; Loc. = M4K_X52_Y26; Fanout = 8; MEM Node = 'newlcd:inst5\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 39.81 % ) " "Info: Total cell delay = 2.447 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 60.19 % ) " "Info: Total interconnect delay = 3.700 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.914ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.975ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.914ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] newlcd:inst5|LCD_Display:inst|Equal0~0 newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 newlcd:inst5|LCD_Display:inst|Selector6~2 newlcd:inst5|LCD_Display:inst|Selector8~0 newlcd:inst5|LCD_Display:inst|Selector8~1 newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5] {} newlcd:inst5|LCD_Display:inst|Equal0~0 {} newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 {} newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst5|LCD_Display:inst|Selector6~2 {} newlcd:inst5|LCD_Display:inst|Selector8~0 {} newlcd:inst5|LCD_Display:inst|Selector8~1 {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.705ns 0.286ns 0.251ns 0.290ns 0.266ns 0.249ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.149ns 0.419ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.975ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.914ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] RESET CLOCK_50Hz 2.300 ns register " "Info: tsu for register \"newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]\" (data pin = \"RESET\", clock pin = \"CLOCK_50Hz\") is 2.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.420 ns + Longest pin register " "Info: + Longest pin to register delay is 8.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESET 1 PIN PIN_N26 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 19; PIN Node = 'RESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 144 8 176 160 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.650 ns) + CELL(0.275 ns) 2.924 ns Reg8:inst\|STORE\[7\]~9 2 COMB LCCOMB_X33_Y18_N12 10 " "Info: 2: + IC(1.650 ns) + CELL(0.275 ns) = 2.924 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 10; COMB Node = 'Reg8:inst\|STORE\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { RESET Reg8:inst|STORE[7]~9 } "NODE_NAME" } } { "Reg8.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg8.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.438 ns) 3.689 ns Reg8:inst\|STORE\[5\]~head_lut 3 COMB LCCOMB_X33_Y18_N10 2 " "Info: 3: + IC(0.327 ns) + CELL(0.438 ns) = 3.689 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'Reg8:inst\|STORE\[5\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { Reg8:inst|STORE[7]~9 Reg8:inst|STORE[5]~head_lut } "NODE_NAME" } } { "Reg8.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg8.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.393 ns) 6.288 ns newlcd:inst5\|LCD_Display:inst\|Next_Char\[1\]~3 4 COMB LCCOMB_X51_Y26_N30 1 " "Info: 4: + IC(2.206 ns) + CELL(0.393 ns) = 6.288 ns; Loc. = LCCOMB_X51_Y26_N30; Fanout = 1; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Next_Char\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { Reg8:inst|STORE[5]~head_lut newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 6.688 ns newlcd:inst5\|LCD_Display:inst\|Next_Char\[1\]~4 5 COMB LCCOMB_X51_Y26_N8 5 " "Info: 5: + IC(0.251 ns) + CELL(0.149 ns) = 6.688 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 5; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Next_Char\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.419 ns) 7.397 ns newlcd:inst5\|LCD_Display:inst\|Selector6~2 6 COMB LCCOMB_X51_Y26_N16 3 " "Info: 6: + IC(0.290 ns) + CELL(0.419 ns) = 7.397 ns; Loc. = LCCOMB_X51_Y26_N16; Fanout = 3; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 newlcd:inst5|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 7.938 ns newlcd:inst5\|LCD_Display:inst\|Selector8~0 7 COMB LCCOMB_X51_Y26_N6 1 " "Info: 7: + IC(0.266 ns) + CELL(0.275 ns) = 7.938 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Selector8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { newlcd:inst5|LCD_Display:inst|Selector6~2 newlcd:inst5|LCD_Display:inst|Selector8~0 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 8.336 ns newlcd:inst5\|LCD_Display:inst\|Selector8~1 8 COMB LCCOMB_X51_Y26_N20 1 " "Info: 8: + IC(0.249 ns) + CELL(0.149 ns) = 8.336 ns; Loc. = LCCOMB_X51_Y26_N20; Fanout = 1; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { newlcd:inst5|LCD_Display:inst|Selector8~0 newlcd:inst5|LCD_Display:inst|Selector8~1 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.420 ns newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] 9 REG LCFF_X51_Y26_N21 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 8.420 ns; Loc. = LCFF_X51_Y26_N21; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst5|LCD_Display:inst|Selector8~1 newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.181 ns ( 37.78 % ) " "Info: Total cell delay = 3.181 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.239 ns ( 62.22 % ) " "Info: Total interconnect delay = 5.239 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { RESET Reg8:inst|STORE[7]~9 Reg8:inst|STORE[5]~head_lut newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 newlcd:inst5|LCD_Display:inst|Selector6~2 newlcd:inst5|LCD_Display:inst|Selector8~0 newlcd:inst5|LCD_Display:inst|Selector8~1 newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { RESET {} RESET~combout {} Reg8:inst|STORE[7]~9 {} Reg8:inst|STORE[5]~head_lut {} newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 {} newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst5|LCD_Display:inst|Selector6~2 {} newlcd:inst5|LCD_Display:inst|Selector8~0 {} newlcd:inst5|LCD_Display:inst|Selector8~1 {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.650ns 0.327ns 2.206ns 0.251ns 0.290ns 0.266ns 0.249ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.438ns 0.393ns 0.149ns 0.419ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50Hz destination 6.084 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50Hz\" to destination register is 6.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50Hz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50Hz } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 248 8 176 264 "CLOCK_50Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.787 ns) 3.208 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y18_N9 2 " "Info: 2: + IC(1.422 ns) + CELL(0.787 ns) = 3.208 ns; Loc. = LCFF_X33_Y18_N9; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.000 ns) 4.572 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G14 44 " "Info: 3: + IC(1.364 ns) + CELL(0.000 ns) = 4.572 ns; Loc. = CLKCTRL_G14; Fanout = 44; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 6.084 ns newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\] 4 REG LCFF_X51_Y26_N21 2 " "Info: 4: + IC(0.975 ns) + CELL(0.537 ns) = 6.084 ns; Loc. = LCFF_X51_Y26_N21; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.18 % ) " "Info: Total cell delay = 2.323 ns ( 38.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 61.82 % ) " "Info: Total interconnect delay = 3.761 ns ( 61.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.975ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { RESET Reg8:inst|STORE[7]~9 Reg8:inst|STORE[5]~head_lut newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 newlcd:inst5|LCD_Display:inst|Selector6~2 newlcd:inst5|LCD_Display:inst|Selector8~0 newlcd:inst5|LCD_Display:inst|Selector8~1 newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { RESET {} RESET~combout {} Reg8:inst|STORE[7]~9 {} Reg8:inst|STORE[5]~head_lut {} newlcd:inst5|LCD_Display:inst|Next_Char[1]~3 {} newlcd:inst5|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst5|LCD_Display:inst|Selector6~2 {} newlcd:inst5|LCD_Display:inst|Selector8~0 {} newlcd:inst5|LCD_Display:inst|Selector8~1 {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.650ns 0.327ns 2.206ns 0.251ns 0.290ns 0.266ns 0.249ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.438ns 0.393ns 0.149ns 0.419ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.975ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50Hz DBUS\[5\] newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[5\] 13.340 ns register " "Info: tco from clock \"CLOCK_50Hz\" to destination pin \"DBUS\[5\]\" through register \"newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[5\]\" is 13.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50Hz source 6.083 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50Hz\" to source register is 6.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50Hz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50Hz } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 248 8 176 264 "CLOCK_50Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.787 ns) 3.208 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y18_N9 2 " "Info: 2: + IC(1.422 ns) + CELL(0.787 ns) = 3.208 ns; Loc. = LCFF_X33_Y18_N9; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.000 ns) 4.572 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G14 44 " "Info: 3: + IC(1.364 ns) + CELL(0.000 ns) = 4.572 ns; Loc. = CLKCTRL_G14; Fanout = 44; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.537 ns) 6.083 ns newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[5\] 4 REG LCFF_X50_Y26_N3 1 " "Info: 4: + IC(0.974 ns) + CELL(0.537 ns) = 6.083 ns; Loc. = LCFF_X50_Y26_N3; Fanout = 1; REG Node = 'newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.19 % ) " "Info: Total cell delay = 2.323 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.760 ns ( 61.81 % ) " "Info: Total interconnect delay = 3.760 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.974ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.007 ns + Longest register pin " "Info: + Longest register to pin delay is 7.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[5\] 1 REG LCFF_X50_Y26_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y26_N3; Fanout = 1; REG Node = 'newlcd:inst5\|LCD_Display:inst\|DATA_BUS_VALUE\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.365 ns) + CELL(2.642 ns) 7.007 ns DBUS\[5\] 2 PIN PIN_J3 0 " "Info: 2: + IC(4.365 ns) + CELL(2.642 ns) = 7.007 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'DBUS\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] DBUS[5] } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 248 1296 1472 264 "DBUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 37.71 % ) " "Info: Total cell delay = 2.642 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.365 ns ( 62.29 % ) " "Info: Total interconnect delay = 4.365 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] DBUS[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] {} DBUS[5] {} } { 0.000ns 4.365ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.974ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] DBUS[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { newlcd:inst5|LCD_Display:inst|DATA_BUS_VALUE[5] {} DBUS[5] {} } { 0.000ns 4.365ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RESET Q\[3\] 10.353 ns Longest " "Info: Longest tpd from source pin \"RESET\" to destination pin \"Q\[3\]\" is 10.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESET 1 PIN PIN_N26 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 19; PIN Node = 'RESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 144 8 176 160 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.650 ns) + CELL(0.275 ns) 2.924 ns Reg8:inst\|STORE\[7\]~9 2 COMB LCCOMB_X33_Y18_N12 10 " "Info: 2: + IC(1.650 ns) + CELL(0.275 ns) = 2.924 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 10; COMB Node = 'Reg8:inst\|STORE\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { RESET Reg8:inst|STORE[7]~9 } "NODE_NAME" } } { "Reg8.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg8.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.438 ns) 3.695 ns Reg8:inst\|STORE\[3\]~head_lut 3 COMB LCCOMB_X33_Y18_N18 2 " "Info: 3: + IC(0.333 ns) + CELL(0.438 ns) = 3.695 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 2; COMB Node = 'Reg8:inst\|STORE\[3\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { Reg8:inst|STORE[7]~9 Reg8:inst|STORE[3]~head_lut } "NODE_NAME" } } { "Reg8.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg8.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.870 ns) + CELL(2.788 ns) 10.353 ns Q\[3\] 4 PIN PIN_AC22 0 " "Info: 4: + IC(3.870 ns) + CELL(2.788 ns) = 10.353 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { Reg8:inst|STORE[3]~head_lut Q[3] } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 112 536 712 128 "Q\[7..0\]" "" } { 104 424 536 120 "Q\[7..0\]" "" } { 192 800 912 208 "Q\[7..4\]" "" } { 208 688 912 224 "Q\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 43.47 % ) " "Info: Total cell delay = 4.500 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.853 ns ( 56.53 % ) " "Info: Total interconnect delay = 5.853 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.353 ns" { RESET Reg8:inst|STORE[7]~9 Reg8:inst|STORE[3]~head_lut Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.353 ns" { RESET {} RESET~combout {} Reg8:inst|STORE[7]~9 {} Reg8:inst|STORE[3]~head_lut {} Q[3] {} } { 0.000ns 0.000ns 1.650ns 0.333ns 3.870ns } { 0.000ns 0.999ns 0.275ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "newlcd:inst5\|LCD_Display:inst\|CHAR_COUNT\[0\] RESET CLOCK_50Hz 3.446 ns register " "Info: th for register \"newlcd:inst5\|LCD_Display:inst\|CHAR_COUNT\[0\]\" (data pin = \"RESET\", clock pin = \"CLOCK_50Hz\") is 3.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50Hz destination 6.094 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50Hz\" to destination register is 6.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50Hz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50Hz } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 248 8 176 264 "CLOCK_50Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.787 ns) 3.208 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y18_N9 2 " "Info: 2: + IC(1.422 ns) + CELL(0.787 ns) = 3.208 ns; Loc. = LCFF_X33_Y18_N9; Fanout = 2; REG Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.000 ns) 4.572 ns newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G14 44 " "Info: 3: + IC(1.364 ns) + CELL(0.000 ns) = 4.572 ns; Loc. = CLKCTRL_G14; Fanout = 44; COMB Node = 'newlcd:inst5\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.094 ns newlcd:inst5\|LCD_Display:inst\|CHAR_COUNT\[0\] 4 REG LCFF_X54_Y26_N1 9 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.094 ns; Loc. = LCFF_X54_Y26_N1; Fanout = 9; REG Node = 'newlcd:inst5\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.12 % ) " "Info: Total cell delay = 2.323 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.771 ns ( 61.88 % ) " "Info: Total interconnect delay = 3.771 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.914 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESET 1 PIN PIN_N26 19 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 19; PIN Node = 'RESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "Reg_8bit.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab4/Register/Reg_8bit.bdf" { { 144 8 176 160 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.660 ns) 2.914 ns newlcd:inst5\|LCD_Display:inst\|CHAR_COUNT\[0\] 2 REG LCFF_X54_Y26_N1 9 " "Info: 2: + IC(1.255 ns) + CELL(0.660 ns) = 2.914 ns; Loc. = LCFF_X54_Y26_N1; Fanout = 9; REG Node = 'newlcd:inst5\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { RESET newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 56.93 % ) " "Info: Total cell delay = 1.659 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.255 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { RESET newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { RESET {} RESET~combout {} newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.255ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { CLOCK_50Hz newlcd:inst5|LCD_Display:inst|CLK_400HZ newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { CLOCK_50Hz {} CLOCK_50Hz~combout {} newlcd:inst5|LCD_Display:inst|CLK_400HZ {} newlcd:inst5|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.422ns 1.364ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { RESET newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { RESET {} RESET~combout {} newlcd:inst5|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.255ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 12 20:07:14 2018 " "Info: Processing ended: Sat May 12 20:07:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
