
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 4c89a4e6, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Parsing `top_UI.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: top_UI.v
Parsing Verilog input from `top_UI.v' to AST representation.
Generating RTLIL representation for module `\top_UI'.
top_UI.v:22: Warning: Identifier `\debug' is implicitly declared.
top_UI.v:22: Warning: Range select [2:0] out of bounds on signal `\debug': Setting all 3 result bits to undef.
Successfully finished Verilog frontend.

-- Parsing `UI.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: UI.v
Parsing Verilog input from `UI.v' to AST representation.
Warning: Literal has a width of 2 bit, but value requires 3 bit. (UI.v:393)
Generating RTLIL representation for module `\UI'.
Successfully finished Verilog frontend.

-- Parsing `BinToLCD.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: BinToLCD.v
Parsing Verilog input from `BinToLCD.v' to AST representation.
Generating RTLIL representation for module `\BinToLCD'.
Successfully finished Verilog frontend.

-- Parsing `lcd_defines.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: lcd_defines.v
Parsing Verilog input from `lcd_defines.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `lcd_display.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: lcd_display.v
Parsing Verilog input from `lcd_display.v' to AST representation.
Generating RTLIL representation for module `\lcd'.
Successfully finished Verilog frontend.

-- Parsing `delay_counter.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: delay_counter.v
Parsing Verilog input from `delay_counter.v' to AST representation.
Generating RTLIL representation for module `\delay_counter'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top_UI -json yosysout_UI.json' --

7. Executing SYNTH_ICE40 pass.

7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.2.1. Analyzing design hierarchy..
Top module:  \top_UI
Used module:     \UI
Used module:         \lcd
Used module:             \delay_counter
Used module:         \BinToLCD

7.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\delay_counter'.
Parameter \counter_width = 20
Generating RTLIL representation for module `$paramod\delay_counter\counter_width=20'.

7.2.3. Analyzing design hierarchy..
Top module:  \top_UI
Used module:     \UI
Used module:         \lcd
Used module:             $paramod\delay_counter\counter_width=20
Used module:         \BinToLCD

7.2.4. Analyzing design hierarchy..
Top module:  \top_UI
Used module:     \UI
Used module:         \lcd
Used module:             $paramod\delay_counter\counter_width=20
Used module:         \BinToLCD
Removing unused module `\delay_counter'.
Removed 1 unused modules.
Mapping positional arguments of cell UI.LCD (lcd).
Mapping positional arguments of cell UI.diplay_number (BinToLCD).
Mapping positional arguments of cell top_UI.UI_inst (UI).
Warning: Resizing cell port lcd.ram40_4kinst_physical.WDATA from 8 bits to 16 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.RADDR from 32 bits to 11 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.RDATA from 8 bits to 16 bits.

7.3. Executing PROC pass (convert processes to netlists).

7.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$delay_counter.v:62$274 in module $paramod\delay_counter\counter_width=20.
Marked 1 switch rules as full_case in process $proc$lcd_display.v:434$256 in module lcd.
Marked 4 switch rules as full_case in process $proc$lcd_display.v:218$248 in module lcd.
Removed 1 dead cases from process $proc$BinToLCD.v:36$100 in module BinToLCD.
Marked 20 switch rules as full_case in process $proc$BinToLCD.v:36$100 in module BinToLCD.
Marked 5 switch rules as full_case in process $proc$UI.v:125$28 in module UI.
Removed a total of 1 dead cases.

7.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\lcd.$proc$lcd_display.v:200$270'.
  Set init value: \tx_delay_load = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:199$269'.
  Set init value: \main_delay_load = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:195$268'.
  Set init value: \tx_delay_value = 20'00000000000000000000
Found init rule in `\lcd.$proc$lcd_display.v:194$267'.
  Set init value: \main_delay_value = 20'00000000000000000000
Found init rule in `\lcd.$proc$lcd_display.v:169$266'.
  Set init value: \LCD_E1 = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:168$265'.
  Set init value: \LCD_E0 = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:167$264'.
  Set init value: \SF_D1 = 4'0000
Found init rule in `\lcd.$proc$lcd_display.v:166$263'.
  Set init value: \SF_D0 = 4'0000
Found init rule in `\lcd.$proc$lcd_display.v:105$262'.
  Set init value: \pos = 0
Found init rule in `\lcd.$proc$lcd_display.v:104$261'.
  Set init value: \display_state = 5'00000
Found init rule in `\lcd.$proc$lcd_display.v:76$260'.
  Set init value: \tx_done = 1'0
Found init rule in `\lcd.$proc$lcd_display.v:73$259'.
  Set init value: \tx_state = 3'110
Found init rule in `\BinToLCD.$proc$BinToLCD.v:28$224'.
  Set init value: \dec = 4'0000
Found init rule in `\BinToLCD.$proc$BinToLCD.v:27$223'.
  Set init value: \summand = 0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:27$222'.
  Set init value: \lastacc = 0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:27$221'.
  Set init value: \rest = 0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:26$220'.
  Set init value: \acc = 33'000000000000000000000000000000000
Found init rule in `\BinToLCD.$proc$BinToLCD.v:24$219'.
  Set init value: \pos = 5'00000
Found init rule in `\BinToLCD.$proc$BinToLCD.v:22$218'.
  Set init value: \leadz = 1'0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:22$217'.
  Set init value: \updating = 1'0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:22$216'.
  Set init value: \lastupdate = 1'0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:20$215'.
  Set init value: \we = 1'0
Found init rule in `\BinToLCD.$proc$BinToLCD.v:15$214'.
  Set init value: \dat = 8'00000000
Found init rule in `\UI.$proc$UI.v:67$97'.
  Set init value: \dispdone = 1'0
Found init rule in `\UI.$proc$UI.v:66$96'.
  Set init value: \disppos = 5'00000
Found init rule in `\UI.$proc$UI.v:65$95'.
  Set init value: \repaintS = 1'0
Found init rule in `\UI.$proc$UI.v:65$94'.
  Set init value: \weS = 1'0
Found init rule in `\UI.$proc$UI.v:64$93'.
  Set init value: \datS = 8'00000000
Found init rule in `\UI.$proc$UI.v:63$92'.
  Set init value: \ismagphase = 1'0
Found init rule in `\UI.$proc$UI.v:51$91'.
  Set init value: \state = 4'0000
Found init rule in `\UI.$proc$UI.v:48$90'.
  Set init value: \btnt3 = 1'0
Found init rule in `\UI.$proc$UI.v:48$89'.
  Set init value: \btnt2 = 1'0
Found init rule in `\UI.$proc$UI.v:48$88'.
  Set init value: \btnt1 = 1'0
Found init rule in `\UI.$proc$UI.v:48$87'.
  Set init value: \btnt0 = 1'0
Found init rule in `\UI.$proc$UI.v:47$86'.
  Set init value: \cnt3 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI.v:47$85'.
  Set init value: \cnt2 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI.v:47$84'.
  Set init value: \cnt1 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI.v:47$83'.
  Set init value: \cnt0 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI.v:46$82'.
  Set init value: \BP = 4'0000
Found init rule in `\UI.$proc$UI.v:41$81'.
  Set init value: \update = 1'0
Found init rule in `\UI.$proc$UI.v:39$80'.
  Set init value: \count = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI.v:27$79'.
  Set init value: \refIO = 1'0
Found init rule in `\UI.$proc$UI.v:24$78'.
  Set init value: \refampl = 2'00
Found init rule in `\UI.$proc$UI.v:23$77'.
  Set init value: \reffreq = 3'000
Found init rule in `\UI.$proc$UI.v:22$76'.
  Set init value: \TC = 4'0000
Found init rule in `\UI.$proc$UI.v:21$75'.
  Set init value: \gain = 2'00
Found init rule in `\top_UI.$proc$top_UI.v:31$7'.
  Set init value: \cnt = 5'00000
Found init rule in `\top_UI.$proc$top_UI.v:30$6'.
  Set init value: \rst = 1'1

7.3.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\lcd.$proc$lcd_display.v:434$256'.
Found async reset \reset in `\lcd.$proc$lcd_display.v:218$248'.

7.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\delay_counter\counter_width=20.$proc$delay_counter.v:62$274'.
     1/1: $0\counter[19:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:200$270'.
     1/1: $1\tx_delay_load[0:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:199$269'.
     1/1: $1\main_delay_load[0:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:195$268'.
     1/1: $1\tx_delay_value[19:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:194$267'.
     1/1: $1\main_delay_value[19:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:169$266'.
     1/1: $1\LCD_E1[0:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:168$265'.
     1/1: $1\LCD_E0[0:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:167$264'.
     1/1: $1\SF_D1[3:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:166$263'.
     1/1: $1\SF_D0[3:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:105$262'.
     1/1: $1\pos[31:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:104$261'.
     1/1: $1\display_state[4:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:76$260'.
     1/1: $1\tx_done[0:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:73$259'.
     1/1: $1\tx_state[2:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:434$256'.
     1/6: $0\tx_delay_load[0:0]
     2/6: $0\tx_delay_value[19:0]
     3/6: $0\LCD_E0[0:0]
     4/6: $0\SF_D0[3:0]
     5/6: $0\tx_done[0:0]
     6/6: $0\tx_state[2:0]
Creating decoders for process `\lcd.$proc$lcd_display.v:218$248'.
     1/7: $0\main_delay_load[0:0]
     2/7: $0\main_delay_value[19:0]
     3/7: $0\LCD_E1[0:0]
     4/7: $0\SF_D1[3:0]
     5/7: $0\display_state[4:0]
     6/7: $0\tx_byte[7:0]
     7/7: $0\pos[31:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:28$224'.
     1/1: $1\dec[3:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:27$223'.
     1/1: $1\summand[31:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:27$222'.
     1/1: $1\lastacc[31:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:27$221'.
     1/1: $21\rest[31:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:26$220'.
     1/1: $1\acc[32:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:24$219'.
     1/1: $1\pos[4:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:22$218'.
     1/1: $1\leadz[0:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:22$217'.
     1/1: $1\updating[0:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:22$216'.
     1/1: $1\lastupdate[0:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:20$215'.
     1/1: $1\we[0:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:15$214'.
     1/1: $1\dat[7:0]
Creating decoders for process `\BinToLCD.$proc$BinToLCD.v:36$100'.
     1/31: $20\rest[31:0]
     2/31: $19\rest[31:0]
     3/31: $18\rest[31:0]
     4/31: $17\rest[31:0]
     5/31: $16\rest[31:0]
     6/31: $15\rest[31:0]
     7/31: $14\rest[31:0]
     8/31: $13\rest[31:0]
     9/31: $12\rest[31:0]
    10/31: $11\rest[31:0]
    11/31: $10\rest[31:0]
    12/31: $9\rest[31:0]
    13/31: $8\rest[31:0]
    14/31: $7\rest[31:0]
    15/31: $6\rest[31:0]
    16/31: $5\rest[31:0]
    17/31: $4\rest[31:0]
    18/31: $3\rest[31:0]
    19/31: $2\rest[31:0]
    20/31: $1\rest[31:0]
    21/31: $0\rest[31:0]
    22/31: $0\lastupdate[0:0]
    23/31: $0\dec[3:0]
    24/31: $0\summand[31:0]
    25/31: $0\lastacc[31:0]
    26/31: $0\acc[32:0]
    27/31: $0\pos[4:0]
    28/31: $0\leadz[0:0]
    29/31: $0\updating[0:0]
    30/31: $0\we[0:0]
    31/31: $0\dat[7:0]
Creating decoders for process `\UI.$proc$UI.v:67$97'.
     1/1: $1\dispdone[0:0]
Creating decoders for process `\UI.$proc$UI.v:66$96'.
     1/1: $1\disppos[4:0]
Creating decoders for process `\UI.$proc$UI.v:65$95'.
     1/1: $1\repaintS[0:0]
Creating decoders for process `\UI.$proc$UI.v:65$94'.
     1/1: $1\weS[0:0]
Creating decoders for process `\UI.$proc$UI.v:64$93'.
     1/1: $1\datS[7:0]
Creating decoders for process `\UI.$proc$UI.v:63$92'.
     1/1: $1\ismagphase[0:0]
Creating decoders for process `\UI.$proc$UI.v:51$91'.
     1/1: $1\state[3:0]
Creating decoders for process `\UI.$proc$UI.v:48$90'.
     1/1: $1\btnt3[0:0]
Creating decoders for process `\UI.$proc$UI.v:48$89'.
     1/1: $1\btnt2[0:0]
Creating decoders for process `\UI.$proc$UI.v:48$88'.
     1/1: $1\btnt1[0:0]
Creating decoders for process `\UI.$proc$UI.v:48$87'.
     1/1: $1\btnt0[0:0]
Creating decoders for process `\UI.$proc$UI.v:47$86'.
     1/1: $1\cnt3[23:0]
Creating decoders for process `\UI.$proc$UI.v:47$85'.
     1/1: $1\cnt2[23:0]
Creating decoders for process `\UI.$proc$UI.v:47$84'.
     1/1: $1\cnt1[23:0]
Creating decoders for process `\UI.$proc$UI.v:47$83'.
     1/1: $1\cnt0[23:0]
Creating decoders for process `\UI.$proc$UI.v:46$82'.
     1/1: $1\BP[3:0]
Creating decoders for process `\UI.$proc$UI.v:41$81'.
     1/1: $1\update[0:0]
Creating decoders for process `\UI.$proc$UI.v:39$80'.
     1/1: $1\count[23:0]
Creating decoders for process `\UI.$proc$UI.v:27$79'.
     1/1: $1\refIO[0:0]
Creating decoders for process `\UI.$proc$UI.v:24$78'.
     1/1: $1\refampl[1:0]
Creating decoders for process `\UI.$proc$UI.v:23$77'.
     1/1: $1\reffreq[2:0]
Creating decoders for process `\UI.$proc$UI.v:22$76'.
     1/1: $1\TC[3:0]
Creating decoders for process `\UI.$proc$UI.v:21$75'.
     1/1: $1\gain[1:0]
Creating decoders for process `\UI.$proc$UI.v:125$28'.
     1/14: $0\state[3:0]
     2/14: $0\update[0:0]
     3/14: $0\weS[0:0]
     4/14: $0\repaintS[0:0]
     5/14: $0\count[23:0]
     6/14: $0\dispdone[0:0]
     7/14: $0\disppos[4:0]
     8/14: $0\datS[7:0]
     9/14: $0\ismagphase[0:0]
    10/14: $0\refIO[0:0]
    11/14: $0\refampl[1:0]
    12/14: $0\reffreq[2:0]
    13/14: $0\TC[3:0]
    14/14: $0\gain[1:0]
Creating decoders for process `\UI.$proc$UI.v:72$8'.
     1/12: $0\BP[3:0] [3]
     2/12: $0\BP[3:0] [2]
     3/12: $0\BP[3:0] [1]
     4/12: $0\BP[3:0] [0]
     5/12: $0\btnt3[0:0]
     6/12: $0\btnt2[0:0]
     7/12: $0\btnt1[0:0]
     8/12: $0\btnt0[0:0]
     9/12: $0\cnt3[23:0]
    10/12: $0\cnt2[23:0]
    11/12: $0\cnt1[23:0]
    12/12: $0\cnt0[23:0]
Creating decoders for process `\top_UI.$proc$top_UI.v:31$7'.
     1/1: $1\cnt[4:0]
Creating decoders for process `\top_UI.$proc$top_UI.v:30$6'.
     1/1: $1\rst[0:0]
Creating decoders for process `\top_UI.$proc$top_UI.v:33$2'.
     1/2: $0\cnt[4:0]
     2/2: $0\rst[0:0]

7.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

7.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\delay_counter\counter_width=20.\counter' using process `$paramod\delay_counter\counter_width=20.$proc$delay_counter.v:62$274'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `\lcd.\tx_state' using process `\lcd.$proc$lcd_display.v:434$256'.
  created $adff cell `$procdff$2172' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\tx_done' using process `\lcd.$proc$lcd_display.v:434$256'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `\lcd.\SF_D0' using process `\lcd.$proc$lcd_display.v:434$256'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `\lcd.\LCD_E0' using process `\lcd.$proc$lcd_display.v:434$256'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `\lcd.\tx_delay_value' using process `\lcd.$proc$lcd_display.v:434$256'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `\lcd.\tx_delay_load' using process `\lcd.$proc$lcd_display.v:434$256'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `\lcd.\pos' using process `\lcd.$proc$lcd_display.v:218$248'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `\lcd.\tx_byte' using process `\lcd.$proc$lcd_display.v:218$248'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `\lcd.\display_state' using process `\lcd.$proc$lcd_display.v:218$248'.
  created $adff cell `$procdff$2180' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\SF_D1' using process `\lcd.$proc$lcd_display.v:218$248'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `\lcd.\LCD_E1' using process `\lcd.$proc$lcd_display.v:218$248'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `\lcd.\main_delay_value' using process `\lcd.$proc$lcd_display.v:218$248'.
  created $adff cell `$procdff$2183' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\main_delay_load' using process `\lcd.$proc$lcd_display.v:218$248'.
  created $adff cell `$procdff$2184' with positive edge clock and positive level reset.
Creating register for signal `\BinToLCD.\dat' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `\BinToLCD.\we' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `\BinToLCD.\updating' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `\BinToLCD.\lastupdate' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `\BinToLCD.\leadz' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `\BinToLCD.\pos' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `\BinToLCD.\acc' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `\BinToLCD.\rest' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `\BinToLCD.\lastacc' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `\BinToLCD.\summand' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `\BinToLCD.\dec' using process `\BinToLCD.$proc$BinToLCD.v:36$100'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `\UI.\gain' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `\UI.\TC' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `\UI.\reffreq' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `\UI.\refampl' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `\UI.\refIO' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `\UI.\count' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `\UI.\update' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `\UI.\state' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `\UI.\ismagphase' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `\UI.\datS' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `\UI.\weS' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `\UI.\repaintS' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `\UI.\disppos' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `\UI.\dispdone' using process `\UI.$proc$UI.v:125$28'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `\UI.\BP' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `\UI.\cnt0' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `\UI.\cnt1' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `\UI.\cnt2' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `\UI.\cnt3' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `\UI.\btnt0' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `\UI.\btnt1' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `\UI.\btnt2' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `\UI.\btnt3' using process `\UI.$proc$UI.v:72$8'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `\top_UI.\rst' using process `\top_UI.$proc$top_UI.v:33$2'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `\top_UI.\cnt' using process `\top_UI.$proc$top_UI.v:33$2'.
  created $dff cell `$procdff$2220' with positive edge clock.

7.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\delay_counter\counter_width=20.$proc$delay_counter.v:62$274'.
Removing empty process `$paramod\delay_counter\counter_width=20.$proc$delay_counter.v:62$274'.
Removing empty process `lcd.$proc$lcd_display.v:200$270'.
Removing empty process `lcd.$proc$lcd_display.v:199$269'.
Removing empty process `lcd.$proc$lcd_display.v:195$268'.
Removing empty process `lcd.$proc$lcd_display.v:194$267'.
Removing empty process `lcd.$proc$lcd_display.v:169$266'.
Removing empty process `lcd.$proc$lcd_display.v:168$265'.
Removing empty process `lcd.$proc$lcd_display.v:167$264'.
Removing empty process `lcd.$proc$lcd_display.v:166$263'.
Removing empty process `lcd.$proc$lcd_display.v:105$262'.
Removing empty process `lcd.$proc$lcd_display.v:104$261'.
Removing empty process `lcd.$proc$lcd_display.v:76$260'.
Removing empty process `lcd.$proc$lcd_display.v:73$259'.
Found and cleaned up 8 empty switches in `\lcd.$proc$lcd_display.v:434$256'.
Removing empty process `lcd.$proc$lcd_display.v:434$256'.
Found and cleaned up 22 empty switches in `\lcd.$proc$lcd_display.v:218$248'.
Removing empty process `lcd.$proc$lcd_display.v:218$248'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:28$224'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:27$223'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:27$222'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:27$221'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:26$220'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:24$219'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:22$218'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:22$217'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:22$216'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:20$215'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:15$214'.
Found and cleaned up 63 empty switches in `\BinToLCD.$proc$BinToLCD.v:36$100'.
Removing empty process `BinToLCD.$proc$BinToLCD.v:36$100'.
Removing empty process `UI.$proc$UI.v:67$97'.
Removing empty process `UI.$proc$UI.v:66$96'.
Removing empty process `UI.$proc$UI.v:65$95'.
Removing empty process `UI.$proc$UI.v:65$94'.
Removing empty process `UI.$proc$UI.v:64$93'.
Removing empty process `UI.$proc$UI.v:63$92'.
Removing empty process `UI.$proc$UI.v:51$91'.
Removing empty process `UI.$proc$UI.v:48$90'.
Removing empty process `UI.$proc$UI.v:48$89'.
Removing empty process `UI.$proc$UI.v:48$88'.
Removing empty process `UI.$proc$UI.v:48$87'.
Removing empty process `UI.$proc$UI.v:47$86'.
Removing empty process `UI.$proc$UI.v:47$85'.
Removing empty process `UI.$proc$UI.v:47$84'.
Removing empty process `UI.$proc$UI.v:47$83'.
Removing empty process `UI.$proc$UI.v:46$82'.
Removing empty process `UI.$proc$UI.v:41$81'.
Removing empty process `UI.$proc$UI.v:39$80'.
Removing empty process `UI.$proc$UI.v:27$79'.
Removing empty process `UI.$proc$UI.v:24$78'.
Removing empty process `UI.$proc$UI.v:23$77'.
Removing empty process `UI.$proc$UI.v:22$76'.
Removing empty process `UI.$proc$UI.v:21$75'.
Found and cleaned up 44 empty switches in `\UI.$proc$UI.v:125$28'.
Removing empty process `UI.$proc$UI.v:125$28'.
Found and cleaned up 12 empty switches in `\UI.$proc$UI.v:72$8'.
Removing empty process `UI.$proc$UI.v:72$8'.
Removing empty process `top_UI.$proc$top_UI.v:31$7'.
Removing empty process `top_UI.$proc$top_UI.v:30$6'.
Found and cleaned up 1 empty switch in `\top_UI.$proc$top_UI.v:33$2'.
Removing empty process `top_UI.$proc$top_UI.v:33$2'.
Cleaned up 151 empty switches.

7.4. Executing FLATTEN pass (flatten design).
Using template UI for cells of type UI.
Using template lcd for cells of type lcd.
Using template BinToLCD for cells of type BinToLCD.
Using template $paramod\delay_counter\counter_width=20 for cells of type $paramod\delay_counter\counter_width=20.
<suppressed ~4 debug messages>
No more expansions possible.
Deleting now unused module $paramod\delay_counter\counter_width=20.
Deleting now unused module lcd.
Deleting now unused module BinToLCD.
Deleting now unused module UI.

7.5. Executing TRIBUF pass.

7.6. Executing DEMINOUT pass (demote inout ports to input or output).

7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~85 debug messages>

7.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 1 unused cells and 514 unused wires.
<suppressed ~5 debug messages>

7.9. Executing CHECK pass (checking for obvious problems).
checking module top_UI..
Warning: Wire top_UI.\HC [15] is used but has no driver.
Warning: Wire top_UI.\HC [14] is used but has no driver.
Warning: Wire top_UI.\HC [13] is used but has no driver.
Warning: Wire top_UI.\HC [12] is used but has no driver.
Warning: Wire top_UI.\HC [11] is used but has no driver.
Warning: Wire top_UI.\HC [10] is used but has no driver.
Warning: Wire top_UI.\HC [9] is used but has no driver.
Warning: Wire top_UI.\HC [8] is used but has no driver.
Warning: Wire top_UI.\HC [7] is used but has no driver.
Warning: Wire top_UI.\HC [6] is used but has no driver.
Warning: Wire top_UI.\HC [5] is used but has no driver.
Warning: Wire top_UI.\HC [4] is used but has no driver.
Warning: Wire top_UI.\HC [3] is used but has no driver.
Warning: Wire top_UI.\HC [2] is used but has no driver.
Warning: Wire top_UI.\HC [1] is used but has no driver.
Warning: Wire top_UI.\HC [0] is used but has no driver.
found and reported 16 problems.

7.10. Executing OPT pass (performing simple optimizations).

7.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~1539 debug messages>
Removed a total of 513 cells.

7.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2131: \UI_inst.btnt3 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2129: \UI_inst.btnt3 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2137: \UI_inst.btnt2 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2135: \UI_inst.btnt2 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2143: \UI_inst.btnt1 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2141: \UI_inst.btnt1 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2149: \UI_inst.btnt0 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2147: \UI_inst.btnt0 -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1000.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1040.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$578.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$580.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$591.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$593.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$605.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$607.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$620.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$622.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$636.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$638.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$653.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$655.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$671.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$673.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$690.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$692.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$710.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$712.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$738.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$740.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$767.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$769.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$797.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$799.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$828.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$830.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$860.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$862.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$893.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$895.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$927.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$929.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$962.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$964.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$998.
Removed 37 multiplexer ports.
<suppressed ~58 debug messages>

7.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
    New input vector for $reduce_or cell $techmap\UI_inst.$reduce_or$UI.v:204$44: { \UI_inst.BP [0] \UI_inst.BP [1] \UI_inst.BP [2] \UI_inst.BP [3] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:99$18: { \UI_inst.cnt2 [0] \UI_inst.cnt2 [1] \UI_inst.cnt2 [2] \UI_inst.cnt2 [3] \UI_inst.cnt2 [4] \UI_inst.cnt2 [5] \UI_inst.cnt2 [6] \UI_inst.cnt2 [7] \UI_inst.cnt2 [8] \UI_inst.cnt2 [9] \UI_inst.cnt2 [10] \UI_inst.cnt2 [11] \UI_inst.cnt2 [12] \UI_inst.cnt2 [13] \UI_inst.cnt2 [14] \UI_inst.cnt2 [15] \UI_inst.cnt2 [16] \UI_inst.cnt2 [17] \UI_inst.cnt2 [18] \UI_inst.cnt2 [19] \UI_inst.cnt2 [20] \UI_inst.cnt2 [21] \UI_inst.cnt2 [22] \UI_inst.cnt2 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:89$14: { \UI_inst.cnt1 [0] \UI_inst.cnt1 [1] \UI_inst.cnt1 [2] \UI_inst.cnt1 [3] \UI_inst.cnt1 [4] \UI_inst.cnt1 [5] \UI_inst.cnt1 [6] \UI_inst.cnt1 [7] \UI_inst.cnt1 [8] \UI_inst.cnt1 [9] \UI_inst.cnt1 [10] \UI_inst.cnt1 [11] \UI_inst.cnt1 [12] \UI_inst.cnt1 [13] \UI_inst.cnt1 [14] \UI_inst.cnt1 [15] \UI_inst.cnt1 [16] \UI_inst.cnt1 [17] \UI_inst.cnt1 [18] \UI_inst.cnt1 [19] \UI_inst.cnt1 [20] \UI_inst.cnt1 [21] \UI_inst.cnt1 [22] \UI_inst.cnt1 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:79$10: { \UI_inst.cnt0 [0] \UI_inst.cnt0 [1] \UI_inst.cnt0 [2] \UI_inst.cnt0 [3] \UI_inst.cnt0 [4] \UI_inst.cnt0 [5] \UI_inst.cnt0 [6] \UI_inst.cnt0 [7] \UI_inst.cnt0 [8] \UI_inst.cnt0 [9] \UI_inst.cnt0 [10] \UI_inst.cnt0 [11] \UI_inst.cnt0 [12] \UI_inst.cnt0 [13] \UI_inst.cnt0 [14] \UI_inst.cnt0 [15] \UI_inst.cnt0 [16] \UI_inst.cnt0 [17] \UI_inst.cnt0 [18] \UI_inst.cnt0 [19] \UI_inst.cnt0 [20] \UI_inst.cnt0 [21] \UI_inst.cnt0 [22] \UI_inst.cnt0 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:132$31: { \UI_inst.disppos [0] \UI_inst.disppos [1] \UI_inst.disppos [2] \UI_inst.disppos [3] \UI_inst.disppos [4] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:130$30: { \UI_inst.count [0] \UI_inst.count [1] \UI_inst.count [2] \UI_inst.count [3] \UI_inst.count [4] \UI_inst.count [5] \UI_inst.count [6] \UI_inst.count [7] \UI_inst.count [8] \UI_inst.count [9] \UI_inst.count [10] \UI_inst.count [11] \UI_inst.count [12] \UI_inst.count [13] \UI_inst.count [14] \UI_inst.count [15] \UI_inst.count [16] \UI_inst.count [17] \UI_inst.count [18] \UI_inst.count [19] \UI_inst.count [20] \UI_inst.count [21] \UI_inst.count [22] \UI_inst.count [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI.v:109$22: { \UI_inst.cnt3 [0] \UI_inst.cnt3 [1] \UI_inst.cnt3 [2] \UI_inst.cnt3 [3] \UI_inst.cnt3 [4] \UI_inst.cnt3 [5] \UI_inst.cnt3 [6] \UI_inst.cnt3 [7] \UI_inst.cnt3 [8] \UI_inst.cnt3 [9] \UI_inst.cnt3 [10] \UI_inst.cnt3 [11] \UI_inst.cnt3 [12] \UI_inst.cnt3 [13] \UI_inst.cnt3 [14] \UI_inst.cnt3 [15] \UI_inst.cnt3 [16] \UI_inst.cnt3 [17] \UI_inst.cnt3 [18] \UI_inst.cnt3 [19] \UI_inst.cnt3 [20] \UI_inst.cnt3 [21] \UI_inst.cnt3 [22] \UI_inst.cnt3 [23] }
    New input vector for $reduce_and cell $reduce_and$top_UI.v:35$4: { \cnt [0] \cnt [1] \cnt [2] \cnt [3] \cnt [4] }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2002: { $techmap\UI_inst.$procmux$1954_CMP $techmap\UI_inst.$procmux$1952_CMP $techmap\UI_inst.$procmux$1948_CMP $techmap\UI_inst.$procmux$2015_CMP $techmap\UI_inst.$procmux$2014_CMP $techmap\UI_inst.$procmux$2011_CMP $techmap\UI_inst.$procmux$2008_CMP $auto$opt_reduce.cc:132:opt_mux$2226 $auto$opt_reduce.cc:132:opt_mux$2224 $auto$opt_reduce.cc:132:opt_mux$2222 $techmap\UI_inst.$procmux$1983_CMP $techmap\UI_inst.$procmux$1974_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2047: { $techmap\UI_inst.$procmux$1954_CMP $techmap\UI_inst.$procmux$1953_CMP $techmap\UI_inst.$procmux$1951_CMP $techmap\UI_inst.$procmux$1950_CMP $techmap\UI_inst.$procmux$1949_CMP $techmap\UI_inst.$procmux$1946_CMP $auto$opt_reduce.cc:132:opt_mux$2234 $auto$opt_reduce.cc:132:opt_mux$2232 $techmap\UI_inst.$procmux$1943_CMP $techmap\UI_inst.$procmux$2014_CMP $techmap\UI_inst.$procmux$2011_CMP $techmap\UI_inst.$procmux$2008_CMP $auto$opt_reduce.cc:132:opt_mux$2230 $auto$opt_reduce.cc:132:opt_mux$2228 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2088: $auto$opt_reduce.cc:132:opt_mux$2236
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1003: { $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1034_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1032_CMP $techmap\UI_inst.diplay_number.$procmux$1031_CMP $techmap\UI_inst.diplay_number.$procmux$1030_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1028_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1026_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $techmap\UI_inst.diplay_number.$procmux$1016_CMP $techmap\UI_inst.diplay_number.$procmux$1015_CMP $techmap\UI_inst.diplay_number.$procmux$1014_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1012_CMP $techmap\UI_inst.diplay_number.$procmux$1011_CMP $techmap\UI_inst.diplay_number.$procmux$1010_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1008_CMP $auto$opt_reduce.cc:132:opt_mux$2238 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1051: { $techmap\UI_inst.diplay_number.$procmux$1034_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1032_CMP $techmap\UI_inst.diplay_number.$procmux$1031_CMP $techmap\UI_inst.diplay_number.$procmux$1030_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1028_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1026_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $auto$opt_reduce.cc:132:opt_mux$2240 $techmap\UI_inst.diplay_number.$procmux$1016_CMP $techmap\UI_inst.diplay_number.$procmux$1015_CMP $techmap\UI_inst.diplay_number.$procmux$1014_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1012_CMP $techmap\UI_inst.diplay_number.$procmux$1011_CMP $techmap\UI_inst.diplay_number.$procmux$1010_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1008_CMP $techmap\UI_inst.diplay_number.$procmux$1007_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1141: { $techmap\UI_inst.diplay_number.$procmux$1034_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1032_CMP $techmap\UI_inst.diplay_number.$procmux$1031_CMP $techmap\UI_inst.diplay_number.$procmux$1030_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1028_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1026_CMP $auto$opt_reduce.cc:132:opt_mux$2242 $techmap\UI_inst.diplay_number.$procmux$1016_CMP $techmap\UI_inst.diplay_number.$procmux$1015_CMP $techmap\UI_inst.diplay_number.$procmux$1014_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1012_CMP $techmap\UI_inst.diplay_number.$procmux$1011_CMP $techmap\UI_inst.diplay_number.$procmux$1010_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1008_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1223: { $techmap\UI_inst.diplay_number.$procmux$1034_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1032_CMP $techmap\UI_inst.diplay_number.$procmux$1031_CMP $techmap\UI_inst.diplay_number.$procmux$1030_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1028_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1026_CMP $auto$opt_reduce.cc:132:opt_mux$2244 $techmap\UI_inst.diplay_number.$procmux$1016_CMP $techmap\UI_inst.diplay_number.$procmux$1015_CMP $techmap\UI_inst.diplay_number.$procmux$1014_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1012_CMP $techmap\UI_inst.diplay_number.$procmux$1011_CMP $techmap\UI_inst.diplay_number.$procmux$1010_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1008_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1305: { $techmap\UI_inst.diplay_number.$procmux$1034_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1032_CMP $techmap\UI_inst.diplay_number.$procmux$1031_CMP $techmap\UI_inst.diplay_number.$procmux$1030_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1028_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1026_CMP $auto$opt_reduce.cc:132:opt_mux$2246 $techmap\UI_inst.diplay_number.$procmux$1016_CMP $techmap\UI_inst.diplay_number.$procmux$1015_CMP $techmap\UI_inst.diplay_number.$procmux$1014_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1012_CMP $techmap\UI_inst.diplay_number.$procmux$1011_CMP $techmap\UI_inst.diplay_number.$procmux$1010_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1008_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$320: { $auto$opt_reduce.cc:132:opt_mux$2250 $auto$opt_reduce.cc:132:opt_mux$2248 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1483: { $techmap\UI_inst.diplay_number.$procmux$1034_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1032_CMP $techmap\UI_inst.diplay_number.$procmux$1031_CMP $techmap\UI_inst.diplay_number.$procmux$1030_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1028_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1026_CMP $auto$opt_reduce.cc:132:opt_mux$2252 $techmap\UI_inst.diplay_number.$procmux$1016_CMP $techmap\UI_inst.diplay_number.$procmux$1015_CMP $techmap\UI_inst.diplay_number.$procmux$1014_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1012_CMP $techmap\UI_inst.diplay_number.$procmux$1011_CMP $techmap\UI_inst.diplay_number.$procmux$1010_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1008_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$330: { $auto$opt_reduce.cc:132:opt_mux$2256 $auto$opt_reduce.cc:132:opt_mux$2254 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1599: { $techmap\UI_inst.diplay_number.$procmux$1034_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1032_CMP $techmap\UI_inst.diplay_number.$procmux$1031_CMP $techmap\UI_inst.diplay_number.$procmux$1030_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1028_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1026_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1016_CMP $techmap\UI_inst.diplay_number.$procmux$1015_CMP $techmap\UI_inst.diplay_number.$procmux$1014_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1012_CMP $techmap\UI_inst.diplay_number.$procmux$1011_CMP $techmap\UI_inst.diplay_number.$procmux$1010_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1008_CMP $techmap\UI_inst.diplay_number.$procmux$1007_CMP $auto$opt_reduce.cc:132:opt_mux$2258 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1689: { $techmap\UI_inst.diplay_number.$procmux$1039_CMP $techmap\UI_inst.diplay_number.$procmux$1034_CMP $techmap\UI_inst.diplay_number.$procmux$1033_CMP $techmap\UI_inst.diplay_number.$procmux$1032_CMP $techmap\UI_inst.diplay_number.$procmux$1031_CMP $techmap\UI_inst.diplay_number.$procmux$1030_CMP $techmap\UI_inst.diplay_number.$procmux$1029_CMP $techmap\UI_inst.diplay_number.$procmux$1028_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1026_CMP $techmap\UI_inst.diplay_number.$procmux$1025_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $auto$opt_reduce.cc:132:opt_mux$2262 $techmap\UI_inst.diplay_number.$procmux$1016_CMP $techmap\UI_inst.diplay_number.$procmux$1015_CMP $techmap\UI_inst.diplay_number.$procmux$1014_CMP $techmap\UI_inst.diplay_number.$procmux$1013_CMP $techmap\UI_inst.diplay_number.$procmux$1012_CMP $techmap\UI_inst.diplay_number.$procmux$1011_CMP $techmap\UI_inst.diplay_number.$procmux$1010_CMP $techmap\UI_inst.diplay_number.$procmux$1009_CMP $techmap\UI_inst.diplay_number.$procmux$1008_CMP $techmap\UI_inst.diplay_number.$procmux$1007_CMP $auto$opt_reduce.cc:132:opt_mux$2260 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1929: { $techmap\UI_inst.$procmux$1954_CMP $techmap\UI_inst.$procmux$1953_CMP $techmap\UI_inst.$procmux$1952_CMP $techmap\UI_inst.$procmux$1950_CMP $techmap\UI_inst.$procmux$1949_CMP $techmap\UI_inst.$procmux$1948_CMP $auto$opt_reduce.cc:132:opt_mux$2264 $techmap\UI_inst.$procmux$1946_CMP $techmap\UI_inst.$procmux$1945_CMP $techmap\UI_inst.$procmux$1944_CMP $techmap\UI_inst.$procmux$1943_CMP $techmap\UI_inst.$procmux$1942_CMP $techmap\UI_inst.$procmux$1941_CMP $techmap\UI_inst.$procmux$1938_CMP $techmap\UI_inst.$procmux$1935_CMP $techmap\UI_inst.$procmux$1930_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$445: { $auto$opt_reduce.cc:132:opt_mux$2268 $auto$opt_reduce.cc:132:opt_mux$2266 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$466: { $auto$opt_reduce.cc:132:opt_mux$2270 $techmap\UI_inst.LCD.$procmux$375_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$538: { $techmap\UI_inst.LCD.$eq$lcd_display.v:185$234_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:186$235_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:187$236_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:188$237_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:189$238_Y $techmap\UI_inst.LCD.$eq$lcd_display.v:190$239_Y $auto$opt_reduce.cc:132:opt_mux$2274 $auto$opt_reduce.cc:132:opt_mux$2272 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1958: { $techmap\UI_inst.$procmux$1954_CMP $techmap\UI_inst.$procmux$1953_CMP $techmap\UI_inst.$procmux$1952_CMP $techmap\UI_inst.$procmux$1950_CMP $techmap\UI_inst.$procmux$1948_CMP $auto$opt_reduce.cc:132:opt_mux$2280 $techmap\UI_inst.$procmux$1946_CMP $techmap\UI_inst.$procmux$1945_CMP $auto$opt_reduce.cc:132:opt_mux$2278 $techmap\UI_inst.$procmux$1943_CMP $techmap\UI_inst.$procmux$1942_CMP $techmap\UI_inst.$procmux$1986_CMP $techmap\UI_inst.$procmux$1983_CMP $techmap\UI_inst.$procmux$1974_CMP $techmap\UI_inst.$procmux$1941_CMP $auto$opt_reduce.cc:132:opt_mux$2276 $techmap\UI_inst.$procmux$1930_CMP $techmap\UI_inst.$procmux$1959_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2221: { $techmap\UI_inst.$procmux$1986_CMP $techmap\UI_inst.$procmux$1949_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2225: { $techmap\UI_inst.$procmux$2007_CMP $techmap\UI_inst.$procmux$1953_CMP $techmap\UI_inst.$procmux$1951_CMP $techmap\UI_inst.$procmux$1950_CMP $techmap\UI_inst.$procmux$1947_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2227: { $techmap\UI_inst.$procmux$1959_CMP $techmap\UI_inst.$procmux$1947_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2265: { $techmap\UI_inst.LCD.$procmux$446_CMP $techmap\UI_inst.LCD.$procmux$390_CMP $techmap\UI_inst.LCD.$procmux$384_CMP $techmap\UI_inst.LCD.$procmux$378_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2271: { $techmap\UI_inst.LCD.$procmux$496_CMP $techmap\UI_inst.LCD.$procmux$475_CMP $techmap\UI_inst.LCD.$procmux$397_CMP }
  Optimizing cells in module \top_UI.
Performed a total of 31 changes.

7.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~576 debug messages>
Removed a total of 192 cells.

7.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 742 unused wires.
<suppressed ~1 debug messages>

7.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.10.9. Rerunning OPT passes. (Maybe there is more to do..)

7.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

7.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1870: { $techmap\UI_inst.$eq$UI.v:120$26_Y $auto$opt_reduce.cc:132:opt_mux$2282 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1892: { $techmap\UI_inst.$eq$UI.v:120$26_Y $auto$opt_reduce.cc:132:opt_mux$2284 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$1914: $auto$opt_reduce.cc:132:opt_mux$2286
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$283: { $auto$opt_reduce.cc:132:opt_mux$2288 $techmap\UI_inst.LCD.$procmux$285_CMP $techmap\UI_inst.LCD.$procmux$284_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$303: { $techmap\UI_inst.LCD.$procmux$297_CMP $techmap\UI_inst.LCD.$procmux$294_CMP $auto$opt_reduce.cc:132:opt_mux$2290 $techmap\UI_inst.LCD.$procmux$288_CMP $techmap\UI_inst.LCD.$procmux$284_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$371: { $techmap\UI_inst.LCD.$procmux$397_CMP $auto$opt_reduce.cc:132:opt_mux$2292 $techmap\UI_inst.LCD.$eq$lcd_display.v:188$237_Y }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$407: { $techmap\UI_inst.LCD.$procmux$397_CMP $techmap\UI_inst.LCD.$procmux$393_CMP $techmap\UI_inst.LCD.$procmux$387_CMP $auto$opt_reduce.cc:132:opt_mux$2296 $auto$opt_reduce.cc:132:opt_mux$2294 $techmap\UI_inst.LCD.$eq$lcd_display.v:188$237_Y }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1003: { $techmap\UI_inst.diplay_number.$procmux$1037_CMP $techmap\UI_inst.diplay_number.$procmux$1019_CMP $auto$opt_reduce.cc:132:opt_mux$2298 $auto$opt_reduce.cc:132:opt_mux$2238 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1051: { $auto$opt_reduce.cc:132:opt_mux$2240 $auto$opt_reduce.cc:132:opt_mux$2300 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1141: { $auto$opt_reduce.cc:132:opt_mux$2242 $auto$opt_reduce.cc:132:opt_mux$2318 $auto$opt_reduce.cc:132:opt_mux$2316 $auto$opt_reduce.cc:132:opt_mux$2314 $auto$opt_reduce.cc:132:opt_mux$2312 $auto$opt_reduce.cc:132:opt_mux$2310 $auto$opt_reduce.cc:132:opt_mux$2308 $auto$opt_reduce.cc:132:opt_mux$2306 $auto$opt_reduce.cc:132:opt_mux$2304 $auto$opt_reduce.cc:132:opt_mux$2302 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1223: { $auto$opt_reduce.cc:132:opt_mux$2242 $auto$opt_reduce.cc:132:opt_mux$2320 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1305: { $auto$opt_reduce.cc:132:opt_mux$2242 $auto$opt_reduce.cc:132:opt_mux$2338 $auto$opt_reduce.cc:132:opt_mux$2336 $auto$opt_reduce.cc:132:opt_mux$2334 $auto$opt_reduce.cc:132:opt_mux$2332 $auto$opt_reduce.cc:132:opt_mux$2330 $auto$opt_reduce.cc:132:opt_mux$2328 $auto$opt_reduce.cc:132:opt_mux$2326 $auto$opt_reduce.cc:132:opt_mux$2324 $auto$opt_reduce.cc:132:opt_mux$2322 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1483: { $auto$opt_reduce.cc:132:opt_mux$2242 $auto$opt_reduce.cc:132:opt_mux$2340 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1599: { $auto$opt_reduce.cc:132:opt_mux$2342 $auto$opt_reduce.cc:132:opt_mux$2258 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1689: { $techmap\UI_inst.diplay_number.$procmux$1039_CMP $techmap\UI_inst.diplay_number.$procmux$1021_CMP $auto$opt_reduce.cc:132:opt_mux$2262 $auto$opt_reduce.cc:132:opt_mux$2346 $auto$opt_reduce.cc:132:opt_mux$2344 $auto$opt_reduce.cc:132:opt_mux$2260 }
  Optimizing cells in module \top_UI.
Performed a total of 15 changes.

7.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

7.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

7.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.10.16. Rerunning OPT passes. (Maybe there is more to do..)

7.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

7.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
Performed a total of 0 changes.

7.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.10.23. Finished OPT passes. (There is nothing left to do.)

7.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell top_UI.$add$top_UI.v:34$3 ($add).
Removed top 27 bits (of 32) from port Y of cell top_UI.$add$top_UI.v:34$3 ($add).
Removed top 1 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$2090_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$2060 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$2055 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$2050 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$2031 ($mux).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$2020_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$2015_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$2012 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$2009 ($mux).
Removed top 1 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$2002 ($pmux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1984 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1975 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1966 ($mux).
Removed top 5 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1963 ($mux).
Removed top 4 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1954_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1953_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1952_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1951_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1950_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1949_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1948_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1947_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1946_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1945_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1944_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1943_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.$procmux$1942_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1939 ($mux).
Removed top 4 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1936 ($mux).
Removed top 6 bits (of 8) from mux cell top_UI.$techmap\UI_inst.$procmux$1931 ($mux).
Removed top 3 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1852_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1846_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1840_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1834_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1828_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1826_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_UI.$techmap\UI_inst.$procmux$1825_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$sub$UI.v:406$73 ($sub).
Removed top 30 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$sub$UI.v:406$73 ($sub).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:405$72 ($add).
Removed top 30 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:405$72 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$sub$UI.v:353$66 ($sub).
Removed top 29 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$sub$UI.v:353$66 ($sub).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:352$65 ($add).
Removed top 29 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:352$65 ($add).
Removed top 1 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.$eq$UI.v:333$63 ($eq).
Removed top 1 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.$eq$UI.v:332$62 ($eq).
Removed top 2 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.$eq$UI.v:331$61 ($eq).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$sub$UI.v:241$50 ($sub).
Removed top 30 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$sub$UI.v:241$50 ($sub).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:240$49 ($add).
Removed top 30 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:240$49 ($add).
Removed top 1 bits (of 2) from port B of cell top_UI.$techmap\UI_inst.$eq$UI.v:227$47 ($eq).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$sub$UI.v:201$43 ($sub).
Removed top 28 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$sub$UI.v:201$43 ($sub).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:200$42 ($add).
Removed top 28 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:200$42 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:134$35 ($add).
Removed top 27 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:134$35 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:127$29 ($add).
Removed top 8 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:127$29 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$sub$UI.v:119$25 ($sub).
Removed top 27 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$sub$UI.v:119$25 ($sub).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:108$21 ($add).
Removed top 8 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:108$21 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:98$17 ($add).
Removed top 8 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:98$17 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:88$13 ($add).
Removed top 8 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:88$13 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.$add$UI.v:78$9 ($add).
Removed top 8 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.$add$UI.v:78$9 ($add).
Removed top 1 bits (of 5) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$472 ($mux).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$446_CMP0 ($eq).
Removed top 2 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$427 ($mux).
Removed top 7 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$421 ($mux).
Removed top 16 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$412 ($mux).
Removed top 9 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$409 ($mux).
Removed top 3 bits (of 20) from mux cell top_UI.$techmap\UI_inst.LCD.$procmux$405 ($mux).
Removed top 4 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$396_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$393_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$390_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$387_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$384_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$381_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$378_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$375_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$294_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_UI.$techmap\UI_inst.LCD.$procmux$291_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.LCD.$add$lcd_display.v:398$252 ($add).
Removed top 3 bits (of 7) from port B of cell top_UI.$techmap\UI_inst.LCD.$eq$lcd_display.v:395$251 ($eq).
Removed top 1 bits (of 8) from mux cell top_UI.$techmap\UI_inst.LCD.$ternary$lcd_display.v:120$225 ($mux).
Removed top 4 bits (of 8) from mux cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1817 ($mux).
Removed top 3 bits (of 8) from mux cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1697 ($mux).
Removed top 4 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1038_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1037_CMP0 ($eq).
Removed top 23 bits (of 32) from mux cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1035 ($mux).
Removed top 3 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1034_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1033_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1032_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1031_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1030_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1029_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1028_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1027_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1026_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1025_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1024_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1023_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1022_CMP0 ($eq).
Removed top 15 bits (of 32) from mux cell top_UI.$techmap\UI_inst.diplay_number.$procmux$1017 ($mux).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$add$BinToLCD.v:103$116 ($add).
Removed top 28 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.diplay_number.$add$BinToLCD.v:103$116 ($add).
Removed top 31 bits (of 32) from port B of cell top_UI.$techmap\UI_inst.diplay_number.$sub$BinToLCD.v:34$99 ($sub).
Removed top 27 bits (of 32) from port Y of cell top_UI.$techmap\UI_inst.diplay_number.$sub$BinToLCD.v:34$99 ($sub).
Removed top 8 bits (of 32) from wire top_UI.$techmap\UI_inst.$add$UI.v:108$21_Y.
Removed top 8 bits (of 32) from wire top_UI.$techmap\UI_inst.$add$UI.v:78$9_Y.
Removed top 1 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$2002_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$2009_Y.
Removed top 4 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$2012_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$2031_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$2050_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$2055_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.$procmux$2060_Y.
Removed top 3 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$405_Y.
Removed top 12 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$409_Y.
Removed top 16 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$412_Y.
Removed top 8 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$421_Y.
Removed top 8 bits (of 20) from wire top_UI.$techmap\UI_inst.LCD.$procmux$427_Y.
Removed top 1 bits (of 5) from wire top_UI.$techmap\UI_inst.LCD.$procmux$472_Y.
Removed top 2 bits (of 5) from wire top_UI.$techmap\UI_inst.LCD.$procmux$477_Y.
Removed top 28 bits (of 32) from wire top_UI.$techmap\UI_inst.diplay_number.$add$BinToLCD.v:103$116_Y.
Removed top 15 bits (of 32) from wire top_UI.$techmap\UI_inst.diplay_number.$procmux$1017_Y.
Removed top 23 bits (of 32) from wire top_UI.$techmap\UI_inst.diplay_number.$procmux$1035_Y.
Removed top 3 bits (of 8) from wire top_UI.$techmap\UI_inst.diplay_number.$procmux$1697_Y.
Removed top 4 bits (of 8) from wire top_UI.$techmap\UI_inst.diplay_number.$procmux$1817_Y.
Removed top 1 bits (of 8) from wire top_UI.UI_inst.LCD.ramaddr.

7.12. Executing PEEPOPT pass (run peephole optimizers).

7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

7.14. Executing SHARE pass (SAT-based resource sharing).

7.15. Executing TECHMAP pass (map to technology primitives).

7.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.15.2. Continuing TECHMAP pass.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$3fbee094385d1f2712c8f0e44e105767be1dc65d\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$157b513ca31cf76e38adcf07acb1841cad2cb8bf\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$7fa1695920e37af8dff2ad262bb1ebd99c04ea28\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$428611b5d438e29cebfd18261be0c8e5ae5db6e9\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$437c08cacabb8f43c90c7e15a4cb7435c71945c9\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~986 debug messages>

7.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 96 unused wires.
<suppressed ~1 debug messages>

7.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_UI:
  creating $macc model for $add$top_UI.v:34$3 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:108$21 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:127$29 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:134$35 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:200$42 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:240$49 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:352$65 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:405$72 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:78$9 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:88$13 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI.v:98$17 ($add).
  creating $macc model for $techmap\UI_inst.$sub$UI.v:119$25 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI.v:201$43 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI.v:241$50 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI.v:353$66 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI.v:406$73 ($sub).
  creating $macc model for $techmap\UI_inst.LCD.$add$lcd_display.v:398$252 ($add).
  creating $macc model for $techmap\UI_inst.LCD.delay_counter.$sub$delay_counter.v:66$275 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$add$BinToLCD.v:103$116 ($add).
  creating $macc model for $techmap\UI_inst.diplay_number.$add$BinToLCD.v:42$103 ($add).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:110$121 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:33$98 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:34$99 ($sub).
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:34$99.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:33$98.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:110$121.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$add$BinToLCD.v:42$103.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$add$BinToLCD.v:103$116.
  creating $alu model for $macc $techmap\UI_inst.LCD.delay_counter.$sub$delay_counter.v:66$275.
  creating $alu model for $macc $techmap\UI_inst.LCD.$add$lcd_display.v:398$252.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI.v:406$73.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI.v:353$66.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI.v:241$50.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI.v:201$43.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI.v:119$25.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:98$17.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:88$13.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:78$9.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:405$72.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:352$65.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:240$49.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:200$42.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:134$35.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:127$29.
  creating $alu model for $macc $techmap\UI_inst.$add$UI.v:108$21.
  creating $alu model for $macc $add$top_UI.v:34$3.
  creating $alu cell for $add$top_UI.v:34$3: $auto$alumacc.cc:474:replace_alu$2423
  creating $alu cell for $techmap\UI_inst.$add$UI.v:108$21: $auto$alumacc.cc:474:replace_alu$2426
  creating $alu cell for $techmap\UI_inst.$add$UI.v:127$29: $auto$alumacc.cc:474:replace_alu$2429
  creating $alu cell for $techmap\UI_inst.$add$UI.v:134$35: $auto$alumacc.cc:474:replace_alu$2432
  creating $alu cell for $techmap\UI_inst.$add$UI.v:200$42: $auto$alumacc.cc:474:replace_alu$2435
  creating $alu cell for $techmap\UI_inst.$add$UI.v:240$49: $auto$alumacc.cc:474:replace_alu$2438
  creating $alu cell for $techmap\UI_inst.$add$UI.v:352$65: $auto$alumacc.cc:474:replace_alu$2441
  creating $alu cell for $techmap\UI_inst.$add$UI.v:405$72: $auto$alumacc.cc:474:replace_alu$2444
  creating $alu cell for $techmap\UI_inst.$add$UI.v:78$9: $auto$alumacc.cc:474:replace_alu$2447
  creating $alu cell for $techmap\UI_inst.$add$UI.v:88$13: $auto$alumacc.cc:474:replace_alu$2450
  creating $alu cell for $techmap\UI_inst.$add$UI.v:98$17: $auto$alumacc.cc:474:replace_alu$2453
  creating $alu cell for $techmap\UI_inst.$sub$UI.v:119$25: $auto$alumacc.cc:474:replace_alu$2456
  creating $alu cell for $techmap\UI_inst.$sub$UI.v:201$43: $auto$alumacc.cc:474:replace_alu$2459
  creating $alu cell for $techmap\UI_inst.$sub$UI.v:241$50: $auto$alumacc.cc:474:replace_alu$2462
  creating $alu cell for $techmap\UI_inst.$sub$UI.v:353$66: $auto$alumacc.cc:474:replace_alu$2465
  creating $alu cell for $techmap\UI_inst.$sub$UI.v:406$73: $auto$alumacc.cc:474:replace_alu$2468
  creating $alu cell for $techmap\UI_inst.LCD.$add$lcd_display.v:398$252: $auto$alumacc.cc:474:replace_alu$2471
  creating $alu cell for $techmap\UI_inst.LCD.delay_counter.$sub$delay_counter.v:66$275: $auto$alumacc.cc:474:replace_alu$2474
  creating $alu cell for $techmap\UI_inst.diplay_number.$add$BinToLCD.v:103$116: $auto$alumacc.cc:474:replace_alu$2477
  creating $alu cell for $techmap\UI_inst.diplay_number.$add$BinToLCD.v:42$103: $auto$alumacc.cc:474:replace_alu$2480
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:110$121: $auto$alumacc.cc:474:replace_alu$2483
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:33$98: $auto$alumacc.cc:474:replace_alu$2486
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$BinToLCD.v:34$99: $auto$alumacc.cc:474:replace_alu$2489
  created 23 $alu and 0 $macc cells.

7.19. Executing OPT pass (performing simple optimizations).

7.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

7.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

7.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
Performed a total of 0 changes.

7.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.19.9. Finished OPT passes. (There is nothing left to do.)

7.20. Executing FSM pass (extract and optimize FSM).

7.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top_UI.UI_inst.BP as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.SF_D1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.display_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.main_delay_value as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.tx_delay_value as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.LCD.tx_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.datS as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.diplay_number.pos as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.diplay_number.summand as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_UI.UI_inst.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

7.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.21. Executing OPT pass (performing simple optimizations).

7.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.21.5. Finished fast OPT passes.

7.22. Executing MEMORY pass.

7.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

7.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

7.25. Executing TECHMAP pass (map to technology primitives).

7.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

7.25.2. Continuing TECHMAP pass.
No more expansions possible.

7.26. Executing ICE40_BRAMINIT pass.

7.27. Executing OPT pass (performing simple optimizations).

7.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~24 debug messages>

7.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

7.27.5. Finished fast OPT passes.

7.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

7.29. Executing OPT pass (performing simple optimizations).

7.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

7.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1931:
      Old ports: A=2'00, B=2'11, Y=$techmap\UI_inst.$procmux$1931_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$1931_Y [0]
      New connections: $techmap\UI_inst.$procmux$1931_Y [1] = $techmap\UI_inst.$procmux$1931_Y [0]
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1933:
      Old ports: A={ 6'001100 $techmap\UI_inst.$procmux$1931_Y [1:0] }, B=8'00110101, Y=$techmap\UI_inst.$procmux$1933_Y
      New ports: A={ 1'0 $techmap\UI_inst.$procmux$1931_Y [1:0] }, B=3'101, Y=$techmap\UI_inst.$procmux$1933_Y [2:0]
      New connections: $techmap\UI_inst.$procmux$1933_Y [7:3] = 5'00110
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1936:
      Old ports: A=4'0000, B=4'1110, Y=$techmap\UI_inst.$procmux$1936_Y [3:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$1936_Y [1]
      New connections: { $techmap\UI_inst.$procmux$1936_Y [3:2] $techmap\UI_inst.$procmux$1936_Y [0] } = { $techmap\UI_inst.$procmux$1936_Y [1] $techmap\UI_inst.$procmux$1936_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1939:
      Old ports: A=5'00000, B=5'10001, Y=$techmap\UI_inst.$procmux$1939_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$1939_Y [0]
      New connections: $techmap\UI_inst.$procmux$1939_Y [4:1] = { $techmap\UI_inst.$procmux$1939_Y [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1963:
      Old ports: A=3'000, B=3'101, Y=$techmap\UI_inst.$procmux$1963_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$1963_Y [0]
      New connections: $techmap\UI_inst.$procmux$1963_Y [2:1] = { $techmap\UI_inst.$procmux$1963_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1966:
      Old ports: A=5'10000, B=5'00000, Y=$techmap\UI_inst.$procmux$1966_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$techmap\UI_inst.$procmux$1966_Y [4]
      New connections: $techmap\UI_inst.$procmux$1966_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1968:
      Old ports: A={ 3'001 $techmap\UI_inst.$procmux$1966_Y [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$1968_Y
      New ports: A=$techmap\UI_inst.$procmux$1966_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$1968_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1968_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1975:
      Old ports: A=5'10000, B=5'00000, Y=$techmap\UI_inst.$procmux$1975_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$techmap\UI_inst.$procmux$1975_Y [4]
      New connections: $techmap\UI_inst.$procmux$1975_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1977:
      Old ports: A={ 3'001 $techmap\UI_inst.$procmux$1975_Y [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$1977_Y
      New ports: A=$techmap\UI_inst.$procmux$1975_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$1977_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1977_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1984:
      Old ports: A=5'00000, B=5'10001, Y=$techmap\UI_inst.$procmux$1984_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$1984_Y [0]
      New connections: $techmap\UI_inst.$procmux$1984_Y [4:1] = { $techmap\UI_inst.$procmux$1984_Y [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2009:
      Old ports: A=5'01110, B=5'11000, Y=$auto$wreduce.cc:455:run$2350 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2350 [4] $auto$wreduce.cc:455:run$2350 [1] }
      New connections: { $auto$wreduce.cc:455:run$2350 [3:2] $auto$wreduce.cc:455:run$2350 [0] } = { 1'1 $auto$wreduce.cc:455:run$2350 [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2012:
      Old ports: A=4'1001, B=4'0101, Y=$auto$wreduce.cc:455:run$2351 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$2351 [3:2]
      New connections: $auto$wreduce.cc:455:run$2351 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2031:
      Old ports: A=5'00000, B=5'10110, Y=$auto$wreduce.cc:455:run$2352 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2352 [1]
      New connections: { $auto$wreduce.cc:455:run$2352 [4:2] $auto$wreduce.cc:455:run$2352 [0] } = { $auto$wreduce.cc:455:run$2352 [1] 1'0 $auto$wreduce.cc:455:run$2352 [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2033:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2352 [4:0] }, B=8'00110100, Y=$techmap\UI_inst.$procmux$2033_Y
      New ports: A=$auto$wreduce.cc:455:run$2352 [4:0], B=5'10100, Y=$techmap\UI_inst.$procmux$2033_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2033_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2050:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:455:run$2353 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2353 [4]
      New connections: $auto$wreduce.cc:455:run$2353 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2052:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2353 [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2052_Y
      New ports: A=$auto$wreduce.cc:455:run$2353 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2052_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2052_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2055:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:455:run$2354 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2354 [4]
      New connections: $auto$wreduce.cc:455:run$2354 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2057:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2354 [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2057_Y
      New ports: A=$auto$wreduce.cc:455:run$2354 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2057_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2057_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2060:
      Old ports: A=5'00000, B=5'10001, Y=$auto$wreduce.cc:455:run$2355 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2355 [0]
      New connections: $auto$wreduce.cc:455:run$2355 [4:1] = { $auto$wreduce.cc:455:run$2355 [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$405:
      Old ports: A=17'00000000000000000, B=17'10100000001010000, Y=$auto$wreduce.cc:455:run$2356 [16:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2356 [4]
      New connections: { $auto$wreduce.cc:455:run$2356 [16:5] $auto$wreduce.cc:455:run$2356 [3:0] } = { $auto$wreduce.cc:455:run$2356 [4] 1'0 $auto$wreduce.cc:455:run$2356 [4] 7'0000000 $auto$wreduce.cc:455:run$2356 [4] 5'00000 }
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.LCD.$procmux$407:
      Old ports: A=20'00000000000000000000, B={ 22'1011011100011011000000 $auto$wreduce.cc:455:run$2360 [17:0] 7'0000000 $auto$wreduce.cc:455:run$2359 [12:0] 16'0000000000000000 $auto$wreduce.cc:455:run$2358 [3:0] 9'000000000 $auto$wreduce.cc:455:run$2357 [10:0] 3'000 $auto$wreduce.cc:455:run$2356 [16:0] }, Y=$techmap\UI_inst.LCD.$0\main_delay_value[19:0]
      New ports: A=19'0000000000000000000, B={ 20'11101110001101100000 $auto$wreduce.cc:455:run$2360 [17:0] 6'000000 $auto$wreduce.cc:455:run$2359 [12:0] 15'000000000000000 $auto$wreduce.cc:455:run$2358 [3:0] 8'00000000 $auto$wreduce.cc:455:run$2357 [10:0] 2'00 $auto$wreduce.cc:455:run$2356 [16:0] }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17:0] }
      New connections: $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [18] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$409:
      Old ports: A=11'00000000000, B=11'11111010000, Y=$auto$wreduce.cc:455:run$2357 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2357 [4]
      New connections: { $auto$wreduce.cc:455:run$2357 [10:5] $auto$wreduce.cc:455:run$2357 [3:0] } = { $auto$wreduce.cc:455:run$2357 [4] $auto$wreduce.cc:455:run$2357 [4] $auto$wreduce.cc:455:run$2357 [4] $auto$wreduce.cc:455:run$2357 [4] $auto$wreduce.cc:455:run$2357 [4] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$412:
      Old ports: A=4'0000, B=4'1011, Y=$auto$wreduce.cc:455:run$2358 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2358 [0]
      New connections: $auto$wreduce.cc:455:run$2358 [3:1] = { $auto$wreduce.cc:455:run$2358 [0] 1'0 $auto$wreduce.cc:455:run$2358 [0] }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$421:
      Old ports: A=13'0000000000000, B=13'1001110001000, Y=$auto$wreduce.cc:455:run$2359 [12:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2359 [3]
      New connections: { $auto$wreduce.cc:455:run$2359 [12:4] $auto$wreduce.cc:455:run$2359 [2:0] } = { $auto$wreduce.cc:455:run$2359 [3] 2'00 $auto$wreduce.cc:455:run$2359 [3] $auto$wreduce.cc:455:run$2359 [3] $auto$wreduce.cc:455:run$2359 [3] 6'000000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$427:
      Old ports: A=18'000000000000000000, B=18'110010000011001000, Y=$auto$wreduce.cc:455:run$2360 [17:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2360 [3]
      New connections: { $auto$wreduce.cc:455:run$2360 [17:4] $auto$wreduce.cc:455:run$2360 [2:0] } = { $auto$wreduce.cc:455:run$2360 [3] $auto$wreduce.cc:455:run$2360 [3] 2'00 $auto$wreduce.cc:455:run$2360 [3] 5'00000 $auto$wreduce.cc:455:run$2360 [3] $auto$wreduce.cc:455:run$2360 [3] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$472:
      Old ports: A=4'0010, B=4'1000, Y=$auto$wreduce.cc:455:run$2361 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2361 [3] $auto$wreduce.cc:455:run$2361 [1] }
      New connections: { $auto$wreduce.cc:455:run$2361 [2] $auto$wreduce.cc:455:run$2361 [0] } = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$ternary$lcd_display.v:120$225:
      Old ports: A={ 3'000 \UI_inst.LCD.addr [3:0] }, B={ 3'100 \UI_inst.LCD.addr [3:0] }, Y=\UI_inst.LCD.ramaddr
      New ports: A=1'0, B=1'1, Y=\UI_inst.LCD.ramaddr [6]
      New connections: \UI_inst.LCD.ramaddr [5:0] = { 2'00 \UI_inst.LCD.addr [3:0] }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1017:
      Old ports: A=17'00000000000000000, B=17'10010111111011101, Y=$auto$wreduce.cc:455:run$2364 [16:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2364 [0]
      New connections: $auto$wreduce.cc:455:run$2364 [16:1] = { $auto$wreduce.cc:455:run$2364 [0] 2'00 $auto$wreduce.cc:455:run$2364 [0] 1'0 $auto$wreduce.cc:455:run$2364 [0] $auto$wreduce.cc:455:run$2364 [0] $auto$wreduce.cc:455:run$2364 [0] $auto$wreduce.cc:455:run$2364 [0] $auto$wreduce.cc:455:run$2364 [0] $auto$wreduce.cc:455:run$2364 [0] 1'0 $auto$wreduce.cc:455:run$2364 [0] $auto$wreduce.cc:455:run$2364 [0] $auto$wreduce.cc:455:run$2364 [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1035:
      Old ports: A=9'000000000, B=9'100101100, Y=$auto$wreduce.cc:455:run$2365 [8:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2365 [2]
      New connections: { $auto$wreduce.cc:455:run$2365 [8:3] $auto$wreduce.cc:455:run$2365 [1:0] } = { $auto$wreduce.cc:455:run$2365 [2] 2'00 $auto$wreduce.cc:455:run$2365 [2] 1'0 $auto$wreduce.cc:455:run$2365 [2] 2'00 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1752:
      Old ports: A=8'01011001, B=8'11110010, Y=$techmap\UI_inst.diplay_number.$procmux$1752_Y
      New ports: A=2'01, B=2'10, Y=$techmap\UI_inst.diplay_number.$procmux$1752_Y [1:0]
      New connections: $techmap\UI_inst.diplay_number.$procmux$1752_Y [7:2] = { $techmap\UI_inst.diplay_number.$procmux$1752_Y [1] 1'1 $techmap\UI_inst.diplay_number.$procmux$1752_Y [1] 1'1 $techmap\UI_inst.diplay_number.$procmux$1752_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1817:
      Old ports: A=4'1000, B=4'0010, Y=$auto$wreduce.cc:455:run$2367 [3:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$2367 [3] $auto$wreduce.cc:455:run$2367 [1] }
      New connections: { $auto$wreduce.cc:455:run$2367 [2] $auto$wreduce.cc:455:run$2367 [0] } = 2'00
  Optimizing cells in module \top_UI.
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$1929:
      Old ports: A=8'00100000, B={ 99'011010010110111001110100010100100110010101100110001011100100000101101101011100000110110000111010001 $techmap\UI_inst.$procmux$1939_Y [4:0] 4'0010 $techmap\UI_inst.$procmux$1936_Y [3:0] $techmap\UI_inst.$procmux$1933_Y 8'01010110 }, Y=$techmap\UI_inst.$procmux$1929_Y
      New ports: A=7'0100000, B={ 86'11010011101110111010010100101100101110011001011101000001110110111100001101100011101001 $techmap\UI_inst.$procmux$1939_Y [0] 3'000 $techmap\UI_inst.$procmux$1939_Y [0] 3'010 $techmap\UI_inst.$procmux$1936_Y [1] $techmap\UI_inst.$procmux$1936_Y [1] $techmap\UI_inst.$procmux$1936_Y [1] 5'00110 $techmap\UI_inst.$procmux$1933_Y [2:0] 7'1010110 }, Y=$techmap\UI_inst.$procmux$1929_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$1929_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1968:
      Old ports: A=$techmap\UI_inst.$procmux$1966_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$1968_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$1966_Y [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$1968_Y [4] $techmap\UI_inst.$procmux$1968_Y [0] }
      New connections: $techmap\UI_inst.$procmux$1968_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1970:
      Old ports: A=$techmap\UI_inst.$procmux$1968_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$1970_Y
      New ports: A=$techmap\UI_inst.$procmux$1968_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$1970_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1970_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1977:
      Old ports: A=$techmap\UI_inst.$procmux$1975_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$1977_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$1975_Y [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$1977_Y [4] $techmap\UI_inst.$procmux$1977_Y [0] }
      New connections: $techmap\UI_inst.$procmux$1977_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1979:
      Old ports: A=$techmap\UI_inst.$procmux$1977_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$1979_Y
      New ports: A=$techmap\UI_inst.$procmux$1977_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$1979_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1979_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2033:
      Old ports: A=$auto$wreduce.cc:455:run$2352 [4:0], B=5'10100, Y=$techmap\UI_inst.$procmux$2033_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2352 [1] $auto$wreduce.cc:455:run$2352 [1] }, B=2'10, Y=$techmap\UI_inst.$procmux$2033_Y [2:1]
      New connections: { $techmap\UI_inst.$procmux$2033_Y [4:3] $techmap\UI_inst.$procmux$2033_Y [0] } = { $techmap\UI_inst.$procmux$2033_Y [2] 2'00 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2035:
      Old ports: A=$techmap\UI_inst.$procmux$2033_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$2035_Y
      New ports: A=$techmap\UI_inst.$procmux$2033_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2035_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2035_Y [7:5] = 3'001
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2047:
      Old ports: A=8'00100000, B={ 75'010101000110100101100101010000110110111101100001011011100111010000111010001 $auto$wreduce.cc:455:run$2355 [4:0] $techmap\UI_inst.$procmux$2057_Y $techmap\UI_inst.$procmux$2052_Y 16'0110110101110011 }, Y=$techmap\UI_inst.$procmux$2047_Y
      New ports: A=7'0100000, B={ 65'10101001101001110010110000111101111110000111011101110100011101001 $auto$wreduce.cc:455:run$2355 [0] 3'000 $auto$wreduce.cc:455:run$2355 [0] 2'01 $techmap\UI_inst.$procmux$2057_Y [4:0] 2'01 $techmap\UI_inst.$procmux$2052_Y [4:0] 14'11011011110011 }, Y=$techmap\UI_inst.$procmux$2047_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2047_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2052:
      Old ports: A=$auto$wreduce.cc:455:run$2353 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2052_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2353 [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2052_Y [4] $techmap\UI_inst.$procmux$2052_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2052_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2057:
      Old ports: A=$auto$wreduce.cc:455:run$2354 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2057_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2354 [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2057_Y [4] $techmap\UI_inst.$procmux$2057_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2057_Y [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.LCD.$procmux$407:
      Old ports: A=19'0000000000000000000, B={ 20'11101110001101100000 $auto$wreduce.cc:455:run$2360 [17:0] 6'000000 $auto$wreduce.cc:455:run$2359 [12:0] 15'000000000000000 $auto$wreduce.cc:455:run$2358 [3:0] 8'00000000 $auto$wreduce.cc:455:run$2357 [10:0] 2'00 $auto$wreduce.cc:455:run$2356 [16:0] }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17:0] }
      New ports: A=13'0000000000000, B={ 13'1111001101100 $auto$wreduce.cc:455:run$2360 [3] 1'0 $auto$wreduce.cc:455:run$2360 [3] 4'0000 $auto$wreduce.cc:455:run$2360 [3] $auto$wreduce.cc:455:run$2360 [3] 2'00 $auto$wreduce.cc:455:run$2360 [3] 4'0000 $auto$wreduce.cc:455:run$2359 [3] 1'0 $auto$wreduce.cc:455:run$2359 [3] $auto$wreduce.cc:455:run$2359 [3] $auto$wreduce.cc:455:run$2359 [3] 3'000 $auto$wreduce.cc:455:run$2359 [3] 12'000000000000 $auto$wreduce.cc:455:run$2358 [0] $auto$wreduce.cc:455:run$2358 [0] 4'0000 $auto$wreduce.cc:455:run$2357 [4] $auto$wreduce.cc:455:run$2357 [4] $auto$wreduce.cc:455:run$2357 [4] $auto$wreduce.cc:455:run$2357 [4] $auto$wreduce.cc:455:run$2357 [4] 1'0 $auto$wreduce.cc:455:run$2357 [4] 2'00 $auto$wreduce.cc:455:run$2356 [4] $auto$wreduce.cc:455:run$2356 [4] 6'000000 $auto$wreduce.cc:455:run$2356 [4] 1'0 $auto$wreduce.cc:455:run$2356 [4] 2'00 }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [16] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [14:12] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [10:3] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [0] }
      New connections: { $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [15] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [11] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [2:1] } = { $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [5] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [13] 3'000 $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [0] }
  Optimizing cells in module \top_UI.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1970:
      Old ports: A=$techmap\UI_inst.$procmux$1968_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$1970_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$1968_Y [4] 1'0 $techmap\UI_inst.$procmux$1968_Y [0] }, B=3'110, Y={ $techmap\UI_inst.$procmux$1970_Y [4] $techmap\UI_inst.$procmux$1970_Y [1:0] }
      New connections: $techmap\UI_inst.$procmux$1970_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1972:
      Old ports: A=$techmap\UI_inst.$procmux$1970_Y, B=8'00110101, Y=$techmap\UI_inst.$procmux$1972_Y
      New ports: A=$techmap\UI_inst.$procmux$1970_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$1972_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1972_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1979:
      Old ports: A=$techmap\UI_inst.$procmux$1977_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$1979_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$1977_Y [4] 1'0 $techmap\UI_inst.$procmux$1977_Y [0] }, B=3'110, Y={ $techmap\UI_inst.$procmux$1979_Y [4] $techmap\UI_inst.$procmux$1979_Y [1:0] }
      New connections: $techmap\UI_inst.$procmux$1979_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1981:
      Old ports: A=$techmap\UI_inst.$procmux$1979_Y, B=8'00110101, Y=$techmap\UI_inst.$procmux$1981_Y
      New ports: A=$techmap\UI_inst.$procmux$1979_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$1981_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$1981_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2035:
      Old ports: A=$techmap\UI_inst.$procmux$2033_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2035_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2033_Y [2] $techmap\UI_inst.$procmux$2033_Y [2:1] }, B=3'101, Y={ $techmap\UI_inst.$procmux$2035_Y [4] $techmap\UI_inst.$procmux$2035_Y [2:1] }
      New connections: { $techmap\UI_inst.$procmux$2035_Y [3] $techmap\UI_inst.$procmux$2035_Y [0] } = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2037:
      Old ports: A=$techmap\UI_inst.$procmux$2035_Y, B=8'00100000, Y=$techmap\UI_inst.$procmux$2037_Y
      New ports: A=$techmap\UI_inst.$procmux$2035_Y [4:0], B=5'00000, Y=$techmap\UI_inst.$procmux$2037_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2037_Y [7:5] = 3'001
  Optimizing cells in module \top_UI.
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$1958:
      Old ports: A=8'00100000, B={ 91'0110100101101110011101000101001001100110001011100100011001110010011001010111000100111010001 $techmap\UI_inst.$procmux$1984_Y [0] 3'000 $techmap\UI_inst.$procmux$1984_Y [0] $techmap\UI_inst.$procmux$1981_Y $techmap\UI_inst.$procmux$1972_Y 5'00110 $techmap\UI_inst.$procmux$1963_Y [0] 1'0 $techmap\UI_inst.$procmux$1963_Y [0] 24'001100000100100001111010 }, Y=$techmap\UI_inst.$procmux$1958_Y
      New ports: A=7'0100000, B={ 79'1101001110111011101001010010110011001011101000110111001011001011110001011101001 $techmap\UI_inst.$procmux$1984_Y [0] 3'000 $techmap\UI_inst.$procmux$1984_Y [0] 2'01 $techmap\UI_inst.$procmux$1981_Y [4:0] 2'01 $techmap\UI_inst.$procmux$1972_Y [4:0] 4'0110 $techmap\UI_inst.$procmux$1963_Y [0] 1'0 $techmap\UI_inst.$procmux$1963_Y [0] 21'011000010010001111010 }, Y=$techmap\UI_inst.$procmux$1958_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$1958_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1972:
      Old ports: A=$techmap\UI_inst.$procmux$1970_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$1972_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$1970_Y [4] 1'0 $techmap\UI_inst.$procmux$1970_Y [1:0] }, B=4'1101, Y={ $techmap\UI_inst.$procmux$1972_Y [4] $techmap\UI_inst.$procmux$1972_Y [2:0] }
      New connections: $techmap\UI_inst.$procmux$1972_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$1981:
      Old ports: A=$techmap\UI_inst.$procmux$1979_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$1981_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$1979_Y [4] 1'0 $techmap\UI_inst.$procmux$1979_Y [1:0] }, B=4'1101, Y={ $techmap\UI_inst.$procmux$1981_Y [4] $techmap\UI_inst.$procmux$1981_Y [2:0] }
      New connections: $techmap\UI_inst.$procmux$1981_Y [3] = 1'0
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2027:
      Old ports: A=8'00100000, B={ 40'0100011101100001011010010110111000111010 $techmap\UI_inst.$procmux$2037_Y 24'001100000110010001000010 }, Y=$techmap\UI_inst.$procmux$2027_Y
      New ports: A=7'0100000, B={ 37'1000111110000111010011101110011101001 $techmap\UI_inst.$procmux$2037_Y [4:0] 21'011000011001001000010 }, Y=$techmap\UI_inst.$procmux$2027_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2027_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2037:
      Old ports: A=$techmap\UI_inst.$procmux$2035_Y [4:0], B=5'00000, Y=$techmap\UI_inst.$procmux$2037_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2035_Y [4] $techmap\UI_inst.$procmux$2035_Y [2:1] }, B=3'000, Y={ $techmap\UI_inst.$procmux$2037_Y [4] $techmap\UI_inst.$procmux$2037_Y [2:1] }
      New connections: { $techmap\UI_inst.$procmux$2037_Y [3] $techmap\UI_inst.$procmux$2037_Y [0] } = 2'00
  Optimizing cells in module \top_UI.
Performed a total of 53 changes.

7.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

7.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

7.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.29.9. Rerunning OPT passes. (Maybe there is more to do..)

7.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_UI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

7.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_UI.
Performed a total of 0 changes.

7.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.29.16. Finished OPT passes. (There is nothing left to do.)

7.30. Executing TECHMAP pass (map to technology primitives).

7.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.30.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

7.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=9 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=18 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=16 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=21 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=20\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=32 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=33\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~1829 debug messages>

7.31. Executing ICE40_OPT pass (performing simple optimizations).

7.31.1. Running ICE40 specific optimizations.

7.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~2651 debug messages>

7.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~4233 debug messages>
Removed a total of 1411 cells.

7.31.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:496:simplemap_adff$4515 ($_DFF_PP0_) from module top_UI.
Replaced 1 DFF cells.

7.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 363 unused cells and 2144 unused wires.
<suppressed ~364 debug messages>

7.31.6. Rerunning OPT passes. (Removed registers in this run.)

7.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2423.slice[0].carry: CO=\cnt [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2426.slice[0].carry: CO=\UI_inst.cnt3 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2429.slice[0].carry: CO=\UI_inst.count [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2432.slice[0].carry: CO=\UI_inst.disppos [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2435.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2441.slice[0].carry: CO=\UI_inst.reffreq [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2447.slice[0].carry: CO=\UI_inst.cnt0 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2450.slice[0].carry: CO=\UI_inst.cnt1 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2453.slice[0].carry: CO=\UI_inst.cnt2 [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2456.slice[0].carry: CO=\UI_inst.disppos [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2459.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2465.slice[0].carry: CO=\UI_inst.reffreq [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2471.slice[0].carry: CO=\UI_inst.LCD.pos [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2474.slice[0].carry: CO=\UI_inst.LCD.delay_counter.counter [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2477.slice[0].carry: CO=\UI_inst.diplay_number.dec [0]
Optimized away SB_CARRY cell top_UI.$auto$alumacc.cc:474:replace_alu$2489.slice[0].carry: CO=\UI_inst.diplay_number.pos [0]
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2423.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2426.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2429.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2432.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2435.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2441.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2447.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2450.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2453.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2456.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2459.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2465.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2471.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2474.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2477.slice[1].adder back to logic.
Mapping SB_LUT4 cell top_UI.$auto$alumacc.cc:474:replace_alu$2489.slice[1].adder back to logic.

7.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~235 debug messages>

7.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

7.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

7.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

7.31.12. Rerunning OPT passes. (Removed registers in this run.)

7.31.13. Running ICE40 specific optimizations.

7.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

7.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.31.18. Finished OPT passes. (There is nothing left to do.)

7.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

7.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top_UI:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2553 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [0] -> \UI_inst.cnt3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2554 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [1] -> \UI_inst.cnt3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2555 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [2] -> \UI_inst.cnt3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2556 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [3] -> \UI_inst.cnt3 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2557 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [4] -> \UI_inst.cnt3 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2558 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [5] -> \UI_inst.cnt3 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2559 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [6] -> \UI_inst.cnt3 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2560 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [7] -> \UI_inst.cnt3 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2561 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [8] -> \UI_inst.cnt3 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2562 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [9] -> \UI_inst.cnt3 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2563 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [10] -> \UI_inst.cnt3 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2564 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [11] -> \UI_inst.cnt3 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2565 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [12] -> \UI_inst.cnt3 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2566 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [13] -> \UI_inst.cnt3 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2567 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [14] -> \UI_inst.cnt3 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2568 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [15] -> \UI_inst.cnt3 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2569 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [16] -> \UI_inst.cnt3 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [17] -> \UI_inst.cnt3 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [18] -> \UI_inst.cnt3 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [19] -> \UI_inst.cnt3 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [20] -> \UI_inst.cnt3 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [21] -> \UI_inst.cnt3 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [22] -> \UI_inst.cnt3 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [23] -> \UI_inst.cnt3 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2588 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2590 to $_DFFE_PP_ for $0\cnt[4:0] [1] -> \cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2882 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [0] -> \UI_inst.cnt2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2883 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [1] -> \UI_inst.cnt2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2884 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [2] -> \UI_inst.cnt2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2885 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [3] -> \UI_inst.cnt2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2886 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [4] -> \UI_inst.cnt2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2887 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [5] -> \UI_inst.cnt2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2888 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [6] -> \UI_inst.cnt2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2889 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [7] -> \UI_inst.cnt2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2890 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [8] -> \UI_inst.cnt2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2891 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [9] -> \UI_inst.cnt2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2892 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [10] -> \UI_inst.cnt2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2893 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [11] -> \UI_inst.cnt2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2894 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [12] -> \UI_inst.cnt2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2895 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [13] -> \UI_inst.cnt2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2896 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [14] -> \UI_inst.cnt2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2897 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [15] -> \UI_inst.cnt2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2898 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [16] -> \UI_inst.cnt2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2899 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [17] -> \UI_inst.cnt2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2900 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [18] -> \UI_inst.cnt2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2901 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [19] -> \UI_inst.cnt2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2902 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [20] -> \UI_inst.cnt2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2903 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [21] -> \UI_inst.cnt2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2904 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [22] -> \UI_inst.cnt2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2905 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [23] -> \UI_inst.cnt2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2906 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [0] -> \UI_inst.cnt1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2907 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [1] -> \UI_inst.cnt1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2908 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [2] -> \UI_inst.cnt1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2909 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [3] -> \UI_inst.cnt1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2910 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [4] -> \UI_inst.cnt1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2911 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [5] -> \UI_inst.cnt1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2912 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [6] -> \UI_inst.cnt1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2913 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [7] -> \UI_inst.cnt1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2914 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [8] -> \UI_inst.cnt1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2915 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [9] -> \UI_inst.cnt1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2916 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [10] -> \UI_inst.cnt1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2917 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [11] -> \UI_inst.cnt1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2918 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [12] -> \UI_inst.cnt1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2919 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [13] -> \UI_inst.cnt1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2920 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [14] -> \UI_inst.cnt1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2921 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [15] -> \UI_inst.cnt1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2922 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [16] -> \UI_inst.cnt1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2923 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [17] -> \UI_inst.cnt1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2924 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [18] -> \UI_inst.cnt1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2925 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [19] -> \UI_inst.cnt1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2926 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [20] -> \UI_inst.cnt1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2927 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [21] -> \UI_inst.cnt1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2928 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [22] -> \UI_inst.cnt1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2929 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [23] -> \UI_inst.cnt1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2930 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [0] -> \UI_inst.cnt0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2931 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [1] -> \UI_inst.cnt0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2932 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [2] -> \UI_inst.cnt0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2933 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [3] -> \UI_inst.cnt0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2934 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [4] -> \UI_inst.cnt0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2935 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [5] -> \UI_inst.cnt0 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2936 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [6] -> \UI_inst.cnt0 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2937 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [7] -> \UI_inst.cnt0 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2938 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [8] -> \UI_inst.cnt0 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2939 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [9] -> \UI_inst.cnt0 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2940 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [10] -> \UI_inst.cnt0 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2941 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [11] -> \UI_inst.cnt0 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2942 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [12] -> \UI_inst.cnt0 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2943 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [13] -> \UI_inst.cnt0 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2944 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [14] -> \UI_inst.cnt0 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2945 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [15] -> \UI_inst.cnt0 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2946 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [16] -> \UI_inst.cnt0 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2947 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [17] -> \UI_inst.cnt0 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2948 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [18] -> \UI_inst.cnt0 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2949 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [19] -> \UI_inst.cnt0 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2950 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [20] -> \UI_inst.cnt0 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2951 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [21] -> \UI_inst.cnt0 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2952 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [22] -> \UI_inst.cnt0 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2953 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [23] -> \UI_inst.cnt0 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2966 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1955.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3638_Y [0] -> \UI_inst.datS [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2967 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1955.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3638_Y [1] -> \UI_inst.datS [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2968 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1955.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3638_Y [2] -> \UI_inst.datS [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2969 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1955.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3638_Y [3] -> \UI_inst.datS [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2970 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1955.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3638_Y [4] -> \UI_inst.datS [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2971 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1955.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3638_Y [5] -> \UI_inst.datS [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2972 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1955.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3638_Y [6] -> \UI_inst.datS [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2973 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1955.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3638_Y [7] -> \UI_inst.datS [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2974 to $_DFFE_PP_ for $techmap\UI_inst.$0\ismagphase[0:0] -> \UI_inst.ismagphase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2975 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1827.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3993_Y [0] -> \UI_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2976 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1827.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3993_Y [1] -> \UI_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2977 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1827.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3993_Y [2] -> \UI_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2978 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$1827.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3993_Y [3] -> \UI_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2981 to $_DFFE_PP_ for $auto$simplemap.cc:309:simplemap_lut$14251 -> \UI_inst.count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3004 to $_DFFE_PP_ for $techmap\UI_inst.$0\refIO[0:0] -> \UI_inst.refIO.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3005 to $_DFFE_PP_ for $techmap\UI_inst.$0\refampl[1:0] [0] -> \UI_inst.refampl [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3006 to $_DFFE_PP_ for $techmap\UI_inst.$0\refampl[1:0] [1] -> \UI_inst.refampl [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3007 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [0] -> \UI_inst.reffreq [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3008 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [1] -> \UI_inst.reffreq [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3009 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [2] -> \UI_inst.reffreq [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3010 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [0] -> \UI_inst.TC [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3011 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [1] -> \UI_inst.TC [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3012 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [2] -> \UI_inst.TC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3013 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [3] -> \UI_inst.TC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3014 to $_DFFE_PP_ for $techmap\UI_inst.$0\gain[1:0] [0] -> \UI_inst.gain [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3015 to $_DFFE_PP_ for $techmap\UI_inst.$0\gain[1:0] [1] -> \UI_inst.gain [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4431 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [0] -> \UI_inst.LCD.pos [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4432 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [1] -> \UI_inst.LCD.pos [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4433 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [2] -> \UI_inst.LCD.pos [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4434 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [3] -> \UI_inst.LCD.pos [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4435 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [4] -> \UI_inst.LCD.pos [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4436 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [5] -> \UI_inst.LCD.pos [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4437 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [6] -> \UI_inst.LCD.pos [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4438 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [7] -> \UI_inst.LCD.pos [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4439 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [8] -> \UI_inst.LCD.pos [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4440 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [9] -> \UI_inst.LCD.pos [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4441 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [10] -> \UI_inst.LCD.pos [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4442 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [11] -> \UI_inst.LCD.pos [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4443 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [12] -> \UI_inst.LCD.pos [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4444 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [13] -> \UI_inst.LCD.pos [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4445 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [14] -> \UI_inst.LCD.pos [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4446 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [15] -> \UI_inst.LCD.pos [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4447 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [16] -> \UI_inst.LCD.pos [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4448 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [17] -> \UI_inst.LCD.pos [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4449 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [18] -> \UI_inst.LCD.pos [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4450 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [19] -> \UI_inst.LCD.pos [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4451 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [20] -> \UI_inst.LCD.pos [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4452 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [21] -> \UI_inst.LCD.pos [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4453 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [22] -> \UI_inst.LCD.pos [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4454 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [23] -> \UI_inst.LCD.pos [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4455 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [24] -> \UI_inst.LCD.pos [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4456 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [25] -> \UI_inst.LCD.pos [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4457 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [26] -> \UI_inst.LCD.pos [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4458 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [27] -> \UI_inst.LCD.pos [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4459 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [28] -> \UI_inst.LCD.pos [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4460 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [29] -> \UI_inst.LCD.pos [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4461 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [30] -> \UI_inst.LCD.pos [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4462 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$556.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4694_Y [31] -> \UI_inst.LCD.pos [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4463 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [0] -> \UI_inst.diplay_number.acc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4464 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [1] -> \UI_inst.diplay_number.acc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4465 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [2] -> \UI_inst.diplay_number.acc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4466 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [3] -> \UI_inst.diplay_number.acc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4467 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [4] -> \UI_inst.diplay_number.acc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4468 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [5] -> \UI_inst.diplay_number.acc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4469 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [6] -> \UI_inst.diplay_number.acc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4470 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [7] -> \UI_inst.diplay_number.acc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4471 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [8] -> \UI_inst.diplay_number.acc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4472 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [9] -> \UI_inst.diplay_number.acc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4473 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [10] -> \UI_inst.diplay_number.acc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4474 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [11] -> \UI_inst.diplay_number.acc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4475 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [12] -> \UI_inst.diplay_number.acc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4476 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [13] -> \UI_inst.diplay_number.acc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4477 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [14] -> \UI_inst.diplay_number.acc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4478 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [15] -> \UI_inst.diplay_number.acc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4479 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [16] -> \UI_inst.diplay_number.acc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4480 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [17] -> \UI_inst.diplay_number.acc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4481 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [18] -> \UI_inst.diplay_number.acc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4482 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [19] -> \UI_inst.diplay_number.acc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4483 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [20] -> \UI_inst.diplay_number.acc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4484 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [21] -> \UI_inst.diplay_number.acc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4485 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [22] -> \UI_inst.diplay_number.acc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4486 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [23] -> \UI_inst.diplay_number.acc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4487 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [24] -> \UI_inst.diplay_number.acc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4488 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [25] -> \UI_inst.diplay_number.acc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4489 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [26] -> \UI_inst.diplay_number.acc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4490 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [27] -> \UI_inst.diplay_number.acc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4491 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [28] -> \UI_inst.diplay_number.acc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4492 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [29] -> \UI_inst.diplay_number.acc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4493 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [30] -> \UI_inst.diplay_number.acc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4494 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [31] -> \UI_inst.diplay_number.acc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4495 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [32] -> \UI_inst.diplay_number.acc [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4517 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$445.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3980_Y -> \UI_inst.LCD.LCD_E1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4518 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$466.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3255_Y [0] -> \UI_inst.LCD.SF_D1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4519 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$466.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3255_Y [1] -> \UI_inst.LCD.SF_D1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4520 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$466.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3255_Y [2] -> \UI_inst.LCD.SF_D1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4521 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$466.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3255_Y [3] -> \UI_inst.LCD.SF_D1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4527 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4796_Y [0] -> \UI_inst.LCD.tx_byte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4528 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4796_Y [1] -> \UI_inst.LCD.tx_byte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4529 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4796_Y [2] -> \UI_inst.LCD.tx_byte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4530 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4796_Y [3] -> \UI_inst.LCD.tx_byte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4531 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4796_Y [4] -> \UI_inst.LCD.tx_byte [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4532 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4796_Y [5] -> \UI_inst.LCD.tx_byte [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4533 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4796_Y [6] -> \UI_inst.LCD.tx_byte [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4534 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4796_Y [7] -> \UI_inst.LCD.tx_byte [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4535 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$283.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5227_Y -> \UI_inst.LCD.tx_delay_load.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4536 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [0] -> \UI_inst.LCD.tx_delay_value [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4537 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [1] -> \UI_inst.LCD.tx_delay_value [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4538 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [2] -> \UI_inst.LCD.tx_delay_value [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4539 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [3] -> \UI_inst.LCD.tx_delay_value [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4540 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [4] -> \UI_inst.LCD.tx_delay_value [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4541 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [5] -> \UI_inst.LCD.tx_delay_value [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4542 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [6] -> \UI_inst.LCD.tx_delay_value [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4543 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [7] -> \UI_inst.LCD.tx_delay_value [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4544 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [8] -> \UI_inst.LCD.tx_delay_value [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4545 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [9] -> \UI_inst.LCD.tx_delay_value [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4546 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [10] -> \UI_inst.LCD.tx_delay_value [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4547 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [11] -> \UI_inst.LCD.tx_delay_value [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4548 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [12] -> \UI_inst.LCD.tx_delay_value [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4549 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [13] -> \UI_inst.LCD.tx_delay_value [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4550 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [14] -> \UI_inst.LCD.tx_delay_value [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4551 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [15] -> \UI_inst.LCD.tx_delay_value [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4552 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [16] -> \UI_inst.LCD.tx_delay_value [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4553 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [17] -> \UI_inst.LCD.tx_delay_value [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4554 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [18] -> \UI_inst.LCD.tx_delay_value [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4555 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5347_Y [19] -> \UI_inst.LCD.tx_delay_value [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4556 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$320.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3980_Y -> \UI_inst.LCD.LCD_E0.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4557 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$330.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3255_Y [0] -> \UI_inst.LCD.SF_D0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4558 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$330.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3255_Y [1] -> \UI_inst.LCD.SF_D0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4559 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$330.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3255_Y [2] -> \UI_inst.LCD.SF_D0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4560 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$330.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3255_Y [3] -> \UI_inst.LCD.SF_D0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4561 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$335.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3980_Y -> \UI_inst.LCD.tx_done.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5730 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [0] -> \UI_inst.diplay_number.dec [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5731 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [1] -> \UI_inst.diplay_number.dec [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5732 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [2] -> \UI_inst.diplay_number.dec [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5733 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [3] -> \UI_inst.diplay_number.dec [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5734 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [0] -> \UI_inst.diplay_number.summand [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5735 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [1] -> \UI_inst.diplay_number.summand [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5736 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [2] -> \UI_inst.diplay_number.summand [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5737 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [3] -> \UI_inst.diplay_number.summand [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5738 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [4] -> \UI_inst.diplay_number.summand [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5739 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [5] -> \UI_inst.diplay_number.summand [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5740 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [6] -> \UI_inst.diplay_number.summand [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5741 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [7] -> \UI_inst.diplay_number.summand [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5742 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [8] -> \UI_inst.diplay_number.summand [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5743 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [9] -> \UI_inst.diplay_number.summand [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5744 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [10] -> \UI_inst.diplay_number.summand [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5745 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [11] -> \UI_inst.diplay_number.summand [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5746 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [12] -> \UI_inst.diplay_number.summand [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5747 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [13] -> \UI_inst.diplay_number.summand [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5748 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [14] -> \UI_inst.diplay_number.summand [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5749 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [15] -> \UI_inst.diplay_number.summand [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5750 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [16] -> \UI_inst.diplay_number.summand [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5751 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [17] -> \UI_inst.diplay_number.summand [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5752 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [18] -> \UI_inst.diplay_number.summand [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5753 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [19] -> \UI_inst.diplay_number.summand [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5754 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [20] -> \UI_inst.diplay_number.summand [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5755 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [21] -> \UI_inst.diplay_number.summand [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5756 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [22] -> \UI_inst.diplay_number.summand [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5757 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [23] -> \UI_inst.diplay_number.summand [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5758 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [24] -> \UI_inst.diplay_number.summand [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5759 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [25] -> \UI_inst.diplay_number.summand [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5760 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [26] -> \UI_inst.diplay_number.summand [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5761 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [27] -> \UI_inst.diplay_number.summand [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5762 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [28] -> \UI_inst.diplay_number.summand [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5763 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [29] -> \UI_inst.diplay_number.summand [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5764 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [30] -> \UI_inst.diplay_number.summand [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5765 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [31] -> \UI_inst.diplay_number.summand [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5766 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [0] -> \UI_inst.diplay_number.lastacc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5767 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [1] -> \UI_inst.diplay_number.lastacc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5768 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [2] -> \UI_inst.diplay_number.lastacc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5769 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [3] -> \UI_inst.diplay_number.lastacc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5770 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [4] -> \UI_inst.diplay_number.lastacc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5771 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [5] -> \UI_inst.diplay_number.lastacc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5772 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [6] -> \UI_inst.diplay_number.lastacc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5773 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [7] -> \UI_inst.diplay_number.lastacc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5774 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [8] -> \UI_inst.diplay_number.lastacc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5775 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [9] -> \UI_inst.diplay_number.lastacc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5776 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [10] -> \UI_inst.diplay_number.lastacc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5777 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [11] -> \UI_inst.diplay_number.lastacc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5778 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [12] -> \UI_inst.diplay_number.lastacc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5779 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [13] -> \UI_inst.diplay_number.lastacc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5780 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [14] -> \UI_inst.diplay_number.lastacc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5781 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [15] -> \UI_inst.diplay_number.lastacc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5782 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [16] -> \UI_inst.diplay_number.lastacc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5783 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [17] -> \UI_inst.diplay_number.lastacc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5784 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [18] -> \UI_inst.diplay_number.lastacc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5785 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [19] -> \UI_inst.diplay_number.lastacc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5786 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [20] -> \UI_inst.diplay_number.lastacc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5787 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [21] -> \UI_inst.diplay_number.lastacc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5788 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [22] -> \UI_inst.diplay_number.lastacc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5789 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [23] -> \UI_inst.diplay_number.lastacc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5790 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [24] -> \UI_inst.diplay_number.lastacc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5791 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [25] -> \UI_inst.diplay_number.lastacc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5792 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [26] -> \UI_inst.diplay_number.lastacc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5793 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [27] -> \UI_inst.diplay_number.lastacc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5794 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [28] -> \UI_inst.diplay_number.lastacc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5795 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [29] -> \UI_inst.diplay_number.lastacc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5796 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [30] -> \UI_inst.diplay_number.lastacc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5797 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [31] -> \UI_inst.diplay_number.lastacc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5798 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [0] -> \UI_inst.diplay_number.rest [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5799 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [1] -> \UI_inst.diplay_number.rest [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5800 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [2] -> \UI_inst.diplay_number.rest [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5801 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [3] -> \UI_inst.diplay_number.rest [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5802 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [4] -> \UI_inst.diplay_number.rest [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5803 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [5] -> \UI_inst.diplay_number.rest [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5804 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [6] -> \UI_inst.diplay_number.rest [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5805 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [7] -> \UI_inst.diplay_number.rest [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5806 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [8] -> \UI_inst.diplay_number.rest [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5807 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [9] -> \UI_inst.diplay_number.rest [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5808 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [10] -> \UI_inst.diplay_number.rest [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5809 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [11] -> \UI_inst.diplay_number.rest [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5810 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [12] -> \UI_inst.diplay_number.rest [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5811 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [13] -> \UI_inst.diplay_number.rest [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5812 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [14] -> \UI_inst.diplay_number.rest [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5813 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [15] -> \UI_inst.diplay_number.rest [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5814 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [16] -> \UI_inst.diplay_number.rest [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5815 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [17] -> \UI_inst.diplay_number.rest [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5816 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [18] -> \UI_inst.diplay_number.rest [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5817 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [19] -> \UI_inst.diplay_number.rest [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5818 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [20] -> \UI_inst.diplay_number.rest [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5819 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [21] -> \UI_inst.diplay_number.rest [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5820 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [22] -> \UI_inst.diplay_number.rest [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5821 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [23] -> \UI_inst.diplay_number.rest [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5822 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [24] -> \UI_inst.diplay_number.rest [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5823 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [25] -> \UI_inst.diplay_number.rest [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5824 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [26] -> \UI_inst.diplay_number.rest [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5825 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [27] -> \UI_inst.diplay_number.rest [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5826 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [28] -> \UI_inst.diplay_number.rest [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5827 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [29] -> \UI_inst.diplay_number.rest [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5828 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [30] -> \UI_inst.diplay_number.rest [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5829 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [31] -> \UI_inst.diplay_number.rest [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5830 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [0] -> \UI_inst.diplay_number.pos [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5831 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [1] -> \UI_inst.diplay_number.pos [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5832 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [2] -> \UI_inst.diplay_number.pos [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5833 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [3] -> \UI_inst.diplay_number.pos [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5834 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [4] -> \UI_inst.diplay_number.pos [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5835 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\leadz[0:0] -> \UI_inst.diplay_number.leadz.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5838 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\we[0:0] -> \UI_inst.diplay_number.we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5839 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [0] -> \UI_inst.diplay_number.dat [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5840 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [1] -> \UI_inst.diplay_number.dat [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5841 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [2] -> \UI_inst.diplay_number.dat [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5842 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [3] -> \UI_inst.diplay_number.dat [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5843 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [4] -> \UI_inst.diplay_number.dat [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5844 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [5] -> \UI_inst.diplay_number.dat [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5845 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [6] -> \UI_inst.diplay_number.dat [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5846 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [7] -> \UI_inst.diplay_number.dat [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7681 to $_DFFE_PP_ for $techmap\UI_inst.LCD.delay_counter.$0\counter[19:0] [1] -> \UI_inst.LCD.delay_counter.counter [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4522 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$474.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4986_Y [0] -> \UI_inst.LCD.display_state [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4523 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$474.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4986_Y [1] -> \UI_inst.LCD.display_state [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4524 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$474.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4986_Y [2] -> \UI_inst.LCD.display_state [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4525 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$474.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4986_Y [3] -> \UI_inst.LCD.display_state [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4526 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$474.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4986_Y [4] -> \UI_inst.LCD.display_state [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4562 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$342.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5251_Y [0] -> \UI_inst.LCD.tx_state [0].
  converting $_DFF_PP1_ cell $auto$simplemap.cc:496:simplemap_adff$4563 to $__DFFE_PP1 for $techmap$techmap\UI_inst.LCD.$procmux$342.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5251_Y [1] -> \UI_inst.LCD.tx_state [1].
  converting $_DFF_PP1_ cell $auto$simplemap.cc:496:simplemap_adff$4564 to $__DFFE_PP1 for $techmap$techmap\UI_inst.LCD.$procmux$342.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5251_Y [2] -> \UI_inst.LCD.tx_state [2].

7.34. Executing TECHMAP pass (map to technology primitives).

7.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

7.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$__DFFE_PP1 for cells of type $__DFFE_PP1.
Using template \$__DFFE_PP0 for cells of type $__DFFE_PP0.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~432 debug messages>

7.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~942 debug messages>

7.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top_UI.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2554 (SB_DFFE): \UI_inst.cnt3 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2555 (SB_DFFE): \UI_inst.cnt3 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE): \UI_inst.cnt3 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE): \UI_inst.cnt3 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE): \UI_inst.cnt3 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE): \UI_inst.cnt3 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE): \UI_inst.cnt3 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE): \UI_inst.cnt3 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE): \UI_inst.cnt3 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE): \UI_inst.cnt3 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2565 (SB_DFFE): \UI_inst.cnt3 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2566 (SB_DFFE): \UI_inst.cnt3 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2567 (SB_DFFE): \UI_inst.cnt3 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2568 (SB_DFFE): \UI_inst.cnt3 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2569 (SB_DFFE): \UI_inst.cnt3 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2570 (SB_DFFE): \UI_inst.cnt3 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2571 (SB_DFFE): \UI_inst.cnt3 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3010 (SB_DFFE): \UI_inst.TC [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE): \UI_inst.cnt3 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE): \UI_inst.cnt3 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE): \UI_inst.cnt3 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2886 (SB_DFFE): \UI_inst.cnt2 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2878 (SB_DFF): \UI_inst.btnt3 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE): \UI_inst.cnt3 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4431 (SB_DFFE): \UI_inst.LCD.pos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2591 (SB_DFF): \cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2592 (SB_DFF): \cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2593 (SB_DFF): \cnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE): \UI_inst.cnt3 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2883 (SB_DFFE): \UI_inst.cnt2 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2572 (SB_DFFE): \UI_inst.cnt3 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2879 (SB_DFF): \UI_inst.btnt2 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2880 (SB_DFF): \UI_inst.btnt1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2881 (SB_DFF): \UI_inst.btnt0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2884 (SB_DFFE): \UI_inst.cnt2 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2885 (SB_DFFE): \UI_inst.cnt2 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2887 (SB_DFFE): \UI_inst.cnt2 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2589 (SB_DFF): \cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2888 (SB_DFFE): \UI_inst.cnt2 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2889 (SB_DFFE): \UI_inst.cnt2 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2890 (SB_DFFE): \UI_inst.cnt2 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2891 (SB_DFFE): \UI_inst.cnt2 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2892 (SB_DFFE): \UI_inst.cnt2 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2893 (SB_DFFE): \UI_inst.cnt2 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2894 (SB_DFFE): \UI_inst.cnt2 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2895 (SB_DFFE): \UI_inst.cnt2 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2896 (SB_DFFE): \UI_inst.cnt2 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2897 (SB_DFFE): \UI_inst.cnt2 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2898 (SB_DFFE): \UI_inst.cnt2 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2899 (SB_DFFE): \UI_inst.cnt2 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2900 (SB_DFFE): \UI_inst.cnt2 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2901 (SB_DFFE): \UI_inst.cnt2 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2902 (SB_DFFE): \UI_inst.cnt2 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2903 (SB_DFFE): \UI_inst.cnt2 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2904 (SB_DFFE): \UI_inst.cnt2 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2905 (SB_DFFE): \UI_inst.cnt2 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2906 (SB_DFFE): \UI_inst.cnt1 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2907 (SB_DFFE): \UI_inst.cnt1 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2908 (SB_DFFE): \UI_inst.cnt1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2909 (SB_DFFE): \UI_inst.cnt1 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2910 (SB_DFFE): \UI_inst.cnt1 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2911 (SB_DFFE): \UI_inst.cnt1 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2912 (SB_DFFE): \UI_inst.cnt1 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2913 (SB_DFFE): \UI_inst.cnt1 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2915 (SB_DFFE): \UI_inst.cnt1 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2882 (SB_DFFE): \UI_inst.cnt2 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2916 (SB_DFFE): \UI_inst.cnt1 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2917 (SB_DFFE): \UI_inst.cnt1 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2918 (SB_DFFE): \UI_inst.cnt1 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2919 (SB_DFFE): \UI_inst.cnt1 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2920 (SB_DFFE): \UI_inst.cnt1 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2921 (SB_DFFE): \UI_inst.cnt1 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2922 (SB_DFFE): \UI_inst.cnt1 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2923 (SB_DFFE): \UI_inst.cnt1 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2924 (SB_DFFE): \UI_inst.cnt1 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2925 (SB_DFFE): \UI_inst.cnt1 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2926 (SB_DFFE): \UI_inst.cnt1 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2927 (SB_DFFE): \UI_inst.cnt1 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2928 (SB_DFFE): \UI_inst.cnt1 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2929 (SB_DFFE): \UI_inst.cnt1 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2930 (SB_DFFE): \UI_inst.cnt0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2931 (SB_DFFE): \UI_inst.cnt0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2932 (SB_DFFE): \UI_inst.cnt0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2933 (SB_DFFE): \UI_inst.cnt0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2934 (SB_DFFE): \UI_inst.cnt0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2935 (SB_DFFE): \UI_inst.cnt0 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2936 (SB_DFFE): \UI_inst.cnt0 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2937 (SB_DFFE): \UI_inst.cnt0 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2939 (SB_DFFE): \UI_inst.cnt0 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2914 (SB_DFFE): \UI_inst.cnt1 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2940 (SB_DFFE): \UI_inst.cnt0 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2941 (SB_DFFE): \UI_inst.cnt0 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2942 (SB_DFFE): \UI_inst.cnt0 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2943 (SB_DFFE): \UI_inst.cnt0 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2944 (SB_DFFE): \UI_inst.cnt0 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2945 (SB_DFFE): \UI_inst.cnt0 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2946 (SB_DFFE): \UI_inst.cnt0 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2947 (SB_DFFE): \UI_inst.cnt0 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2948 (SB_DFFE): \UI_inst.cnt0 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2949 (SB_DFFE): \UI_inst.cnt0 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2950 (SB_DFFE): \UI_inst.cnt0 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2951 (SB_DFFE): \UI_inst.cnt0 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2952 (SB_DFFE): \UI_inst.cnt0 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2953 (SB_DFFE): \UI_inst.cnt0 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2954 (SB_DFF): \UI_inst.BP [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2955 (SB_DFF): \UI_inst.BP [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2956 (SB_DFF): \UI_inst.BP [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2957 (SB_DFF): \UI_inst.BP [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2960 (SB_DFF): \UI_inst.disppos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2962 (SB_DFF): \UI_inst.disppos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2958 (SB_DFF): \UI_inst.dispdone = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2961 (SB_DFF): \UI_inst.disppos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2963 (SB_DFF): \UI_inst.disppos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2938 (SB_DFFE): \UI_inst.cnt0 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2964 (SB_DFF): \UI_inst.repaintS = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2967 (SB_DFFE): \UI_inst.datS [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2972 (SB_DFFE): \UI_inst.datS [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2965 (SB_DFF): \UI_inst.weS = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2968 (SB_DFFE): \UI_inst.datS [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2969 (SB_DFFE): \UI_inst.datS [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2970 (SB_DFFE): \UI_inst.datS [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2971 (SB_DFFE): \UI_inst.datS [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2973 (SB_DFFE): \UI_inst.datS [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2959 (SB_DFF): \UI_inst.disppos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2974 (SB_DFFE): \UI_inst.ismagphase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2976 (SB_DFFE): \UI_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2982 (SB_DFF): \UI_inst.count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2977 (SB_DFFE): \UI_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2978 (SB_DFFE): \UI_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2981 (SB_DFFE): \UI_inst.count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2975 (SB_DFFE): \UI_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2979 (SB_DFF): \UI_inst.update = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2983 (SB_DFF): \UI_inst.count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2966 (SB_DFFE): \UI_inst.datS [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2984 (SB_DFF): \UI_inst.count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2985 (SB_DFF): \UI_inst.count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2986 (SB_DFF): \UI_inst.count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2987 (SB_DFF): \UI_inst.count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2988 (SB_DFF): \UI_inst.count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2989 (SB_DFF): \UI_inst.count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2990 (SB_DFF): \UI_inst.count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2991 (SB_DFF): \UI_inst.count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2992 (SB_DFF): \UI_inst.count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2993 (SB_DFF): \UI_inst.count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2994 (SB_DFF): \UI_inst.count [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2995 (SB_DFF): \UI_inst.count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2996 (SB_DFF): \UI_inst.count [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2997 (SB_DFF): \UI_inst.count [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2998 (SB_DFF): \UI_inst.count [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2999 (SB_DFF): \UI_inst.count [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3000 (SB_DFF): \UI_inst.count [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3001 (SB_DFF): \UI_inst.count [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3002 (SB_DFF): \UI_inst.count [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3003 (SB_DFF): \UI_inst.count [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3004 (SB_DFFE): \UI_inst.refIO = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3006 (SB_DFFE): \UI_inst.refampl [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3012 (SB_DFFE): \UI_inst.TC [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3008 (SB_DFFE): \UI_inst.reffreq [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3005 (SB_DFFE): \UI_inst.refampl [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3009 (SB_DFFE): \UI_inst.reffreq [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3011 (SB_DFFE): \UI_inst.TC [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3007 (SB_DFFE): \UI_inst.reffreq [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3013 (SB_DFFE): \UI_inst.TC [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2980 (SB_DFF): \UI_inst.count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3014 (SB_DFFE): \UI_inst.gain [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3015 (SB_DFFE): \UI_inst.gain [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5735 (SB_DFFE): \UI_inst.diplay_number.summand [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4432 (SB_DFFE): \UI_inst.LCD.pos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4433 (SB_DFFE): \UI_inst.LCD.pos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4434 (SB_DFFE): \UI_inst.LCD.pos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4435 (SB_DFFE): \UI_inst.LCD.pos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4436 (SB_DFFE): \UI_inst.LCD.pos [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4437 (SB_DFFE): \UI_inst.LCD.pos [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4438 (SB_DFFE): \UI_inst.LCD.pos [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4440 (SB_DFFE): \UI_inst.LCD.pos [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2553 (SB_DFFE): \UI_inst.cnt3 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4441 (SB_DFFE): \UI_inst.LCD.pos [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4442 (SB_DFFE): \UI_inst.LCD.pos [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4443 (SB_DFFE): \UI_inst.LCD.pos [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4444 (SB_DFFE): \UI_inst.LCD.pos [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4445 (SB_DFFE): \UI_inst.LCD.pos [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4446 (SB_DFFE): \UI_inst.LCD.pos [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4447 (SB_DFFE): \UI_inst.LCD.pos [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4448 (SB_DFFE): \UI_inst.LCD.pos [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4449 (SB_DFFE): \UI_inst.LCD.pos [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4450 (SB_DFFE): \UI_inst.LCD.pos [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4451 (SB_DFFE): \UI_inst.LCD.pos [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4452 (SB_DFFE): \UI_inst.LCD.pos [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4453 (SB_DFFE): \UI_inst.LCD.pos [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4454 (SB_DFFE): \UI_inst.LCD.pos [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4455 (SB_DFFE): \UI_inst.LCD.pos [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4456 (SB_DFFE): \UI_inst.LCD.pos [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4457 (SB_DFFE): \UI_inst.LCD.pos [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4458 (SB_DFFE): \UI_inst.LCD.pos [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4459 (SB_DFFE): \UI_inst.LCD.pos [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4460 (SB_DFFE): \UI_inst.LCD.pos [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4461 (SB_DFFE): \UI_inst.LCD.pos [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4462 (SB_DFFE): \UI_inst.LCD.pos [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4463 (SB_DFFE): \UI_inst.diplay_number.acc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4464 (SB_DFFE): \UI_inst.diplay_number.acc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4465 (SB_DFFE): \UI_inst.diplay_number.acc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4466 (SB_DFFE): \UI_inst.diplay_number.acc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4467 (SB_DFFE): \UI_inst.diplay_number.acc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4468 (SB_DFFE): \UI_inst.diplay_number.acc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4469 (SB_DFFE): \UI_inst.diplay_number.acc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4470 (SB_DFFE): \UI_inst.diplay_number.acc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4472 (SB_DFFE): \UI_inst.diplay_number.acc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4439 (SB_DFFE): \UI_inst.LCD.pos [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4473 (SB_DFFE): \UI_inst.diplay_number.acc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4474 (SB_DFFE): \UI_inst.diplay_number.acc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4475 (SB_DFFE): \UI_inst.diplay_number.acc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4476 (SB_DFFE): \UI_inst.diplay_number.acc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4477 (SB_DFFE): \UI_inst.diplay_number.acc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4478 (SB_DFFE): \UI_inst.diplay_number.acc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4479 (SB_DFFE): \UI_inst.diplay_number.acc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4480 (SB_DFFE): \UI_inst.diplay_number.acc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4481 (SB_DFFE): \UI_inst.diplay_number.acc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4482 (SB_DFFE): \UI_inst.diplay_number.acc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4483 (SB_DFFE): \UI_inst.diplay_number.acc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4484 (SB_DFFE): \UI_inst.diplay_number.acc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4485 (SB_DFFE): \UI_inst.diplay_number.acc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4486 (SB_DFFE): \UI_inst.diplay_number.acc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4487 (SB_DFFE): \UI_inst.diplay_number.acc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4488 (SB_DFFE): \UI_inst.diplay_number.acc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4489 (SB_DFFE): \UI_inst.diplay_number.acc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4490 (SB_DFFE): \UI_inst.diplay_number.acc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4491 (SB_DFFE): \UI_inst.diplay_number.acc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4492 (SB_DFFE): \UI_inst.diplay_number.acc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4493 (SB_DFFE): \UI_inst.diplay_number.acc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4494 (SB_DFFE): \UI_inst.diplay_number.acc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4495 (SB_DFFE): \UI_inst.diplay_number.acc [32] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4496 (SB_DFFR): \UI_inst.LCD.main_delay_load = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4519 (SB_DFFE): \UI_inst.LCD.SF_D1 [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4525 (SB_DFFER): \UI_inst.LCD.display_state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4520 (SB_DFFE): \UI_inst.LCD.SF_D1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4521 (SB_DFFE): \UI_inst.LCD.SF_D1 [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4523 (SB_DFFER): \UI_inst.LCD.display_state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4537 (SB_DFFE): \UI_inst.LCD.tx_delay_value [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4522 (SB_DFFER): \UI_inst.LCD.display_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4543 (SB_DFFE): \UI_inst.LCD.tx_delay_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4538 (SB_DFFE): \UI_inst.LCD.tx_delay_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4539 (SB_DFFE): \UI_inst.LCD.tx_delay_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4540 (SB_DFFE): \UI_inst.LCD.tx_delay_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4541 (SB_DFFE): \UI_inst.LCD.tx_delay_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4542 (SB_DFFE): \UI_inst.LCD.tx_delay_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4544 (SB_DFFE): \UI_inst.LCD.tx_delay_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4535 (SB_DFFE): \UI_inst.LCD.tx_delay_load = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4545 (SB_DFFE): \UI_inst.LCD.tx_delay_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4546 (SB_DFFE): \UI_inst.LCD.tx_delay_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4547 (SB_DFFE): \UI_inst.LCD.tx_delay_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4548 (SB_DFFE): \UI_inst.LCD.tx_delay_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4549 (SB_DFFE): \UI_inst.LCD.tx_delay_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4550 (SB_DFFE): \UI_inst.LCD.tx_delay_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4551 (SB_DFFE): \UI_inst.LCD.tx_delay_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4552 (SB_DFFE): \UI_inst.LCD.tx_delay_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4553 (SB_DFFE): \UI_inst.LCD.tx_delay_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4554 (SB_DFFE): \UI_inst.LCD.tx_delay_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4555 (SB_DFFE): \UI_inst.LCD.tx_delay_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4556 (SB_DFFE): \UI_inst.LCD.LCD_E0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4558 (SB_DFFE): \UI_inst.LCD.SF_D0 [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4564 (SB_DFFES): \UI_inst.LCD.tx_state [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4559 (SB_DFFE): \UI_inst.LCD.SF_D0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4560 (SB_DFFE): \UI_inst.LCD.SF_D0 [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4563 (SB_DFFES): \UI_inst.LCD.tx_state [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4557 (SB_DFFE): \UI_inst.LCD.SF_D0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2590 (SB_DFFE): \cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5731 (SB_DFFE): \UI_inst.diplay_number.dec [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5732 (SB_DFFE): \UI_inst.diplay_number.dec [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5730 (SB_DFFE): \UI_inst.diplay_number.dec [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4562 (SB_DFFER): \UI_inst.LCD.tx_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5733 (SB_DFFE): \UI_inst.diplay_number.dec [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5736 (SB_DFFE): \UI_inst.diplay_number.summand [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5737 (SB_DFFE): \UI_inst.diplay_number.summand [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5738 (SB_DFFE): \UI_inst.diplay_number.summand [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5739 (SB_DFFE): \UI_inst.diplay_number.summand [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5740 (SB_DFFE): \UI_inst.diplay_number.summand [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5741 (SB_DFFE): \UI_inst.diplay_number.summand [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5742 (SB_DFFE): \UI_inst.diplay_number.summand [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5743 (SB_DFFE): \UI_inst.diplay_number.summand [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5744 (SB_DFFE): \UI_inst.diplay_number.summand [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5745 (SB_DFFE): \UI_inst.diplay_number.summand [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5746 (SB_DFFE): \UI_inst.diplay_number.summand [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5747 (SB_DFFE): \UI_inst.diplay_number.summand [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5748 (SB_DFFE): \UI_inst.diplay_number.summand [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5749 (SB_DFFE): \UI_inst.diplay_number.summand [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5750 (SB_DFFE): \UI_inst.diplay_number.summand [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5751 (SB_DFFE): \UI_inst.diplay_number.summand [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5752 (SB_DFFE): \UI_inst.diplay_number.summand [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5753 (SB_DFFE): \UI_inst.diplay_number.summand [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5754 (SB_DFFE): \UI_inst.diplay_number.summand [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5755 (SB_DFFE): \UI_inst.diplay_number.summand [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5756 (SB_DFFE): \UI_inst.diplay_number.summand [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5757 (SB_DFFE): \UI_inst.diplay_number.summand [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5758 (SB_DFFE): \UI_inst.diplay_number.summand [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5759 (SB_DFFE): \UI_inst.diplay_number.summand [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5760 (SB_DFFE): \UI_inst.diplay_number.summand [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5761 (SB_DFFE): \UI_inst.diplay_number.summand [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5762 (SB_DFFE): \UI_inst.diplay_number.summand [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5763 (SB_DFFE): \UI_inst.diplay_number.summand [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5764 (SB_DFFE): \UI_inst.diplay_number.summand [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5765 (SB_DFFE): \UI_inst.diplay_number.summand [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5766 (SB_DFFE): \UI_inst.diplay_number.lastacc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5767 (SB_DFFE): \UI_inst.diplay_number.lastacc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5768 (SB_DFFE): \UI_inst.diplay_number.lastacc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5769 (SB_DFFE): \UI_inst.diplay_number.lastacc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5770 (SB_DFFE): \UI_inst.diplay_number.lastacc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5771 (SB_DFFE): \UI_inst.diplay_number.lastacc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5772 (SB_DFFE): \UI_inst.diplay_number.lastacc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5734 (SB_DFFE): \UI_inst.diplay_number.summand [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5773 (SB_DFFE): \UI_inst.diplay_number.lastacc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5775 (SB_DFFE): \UI_inst.diplay_number.lastacc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5776 (SB_DFFE): \UI_inst.diplay_number.lastacc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5777 (SB_DFFE): \UI_inst.diplay_number.lastacc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5778 (SB_DFFE): \UI_inst.diplay_number.lastacc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5779 (SB_DFFE): \UI_inst.diplay_number.lastacc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5780 (SB_DFFE): \UI_inst.diplay_number.lastacc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5781 (SB_DFFE): \UI_inst.diplay_number.lastacc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5782 (SB_DFFE): \UI_inst.diplay_number.lastacc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5783 (SB_DFFE): \UI_inst.diplay_number.lastacc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5784 (SB_DFFE): \UI_inst.diplay_number.lastacc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5785 (SB_DFFE): \UI_inst.diplay_number.lastacc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5786 (SB_DFFE): \UI_inst.diplay_number.lastacc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5787 (SB_DFFE): \UI_inst.diplay_number.lastacc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5788 (SB_DFFE): \UI_inst.diplay_number.lastacc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5789 (SB_DFFE): \UI_inst.diplay_number.lastacc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5790 (SB_DFFE): \UI_inst.diplay_number.lastacc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5791 (SB_DFFE): \UI_inst.diplay_number.lastacc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5792 (SB_DFFE): \UI_inst.diplay_number.lastacc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5793 (SB_DFFE): \UI_inst.diplay_number.lastacc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5794 (SB_DFFE): \UI_inst.diplay_number.lastacc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5795 (SB_DFFE): \UI_inst.diplay_number.lastacc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5796 (SB_DFFE): \UI_inst.diplay_number.lastacc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5797 (SB_DFFE): \UI_inst.diplay_number.lastacc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5798 (SB_DFFE): \UI_inst.diplay_number.rest [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5799 (SB_DFFE): \UI_inst.diplay_number.rest [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5800 (SB_DFFE): \UI_inst.diplay_number.rest [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5801 (SB_DFFE): \UI_inst.diplay_number.rest [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5802 (SB_DFFE): \UI_inst.diplay_number.rest [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5803 (SB_DFFE): \UI_inst.diplay_number.rest [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5804 (SB_DFFE): \UI_inst.diplay_number.rest [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5774 (SB_DFFE): \UI_inst.diplay_number.lastacc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5805 (SB_DFFE): \UI_inst.diplay_number.rest [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5807 (SB_DFFE): \UI_inst.diplay_number.rest [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5808 (SB_DFFE): \UI_inst.diplay_number.rest [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5809 (SB_DFFE): \UI_inst.diplay_number.rest [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5810 (SB_DFFE): \UI_inst.diplay_number.rest [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5811 (SB_DFFE): \UI_inst.diplay_number.rest [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5812 (SB_DFFE): \UI_inst.diplay_number.rest [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5813 (SB_DFFE): \UI_inst.diplay_number.rest [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5814 (SB_DFFE): \UI_inst.diplay_number.rest [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5815 (SB_DFFE): \UI_inst.diplay_number.rest [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5816 (SB_DFFE): \UI_inst.diplay_number.rest [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5817 (SB_DFFE): \UI_inst.diplay_number.rest [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5818 (SB_DFFE): \UI_inst.diplay_number.rest [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5819 (SB_DFFE): \UI_inst.diplay_number.rest [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5820 (SB_DFFE): \UI_inst.diplay_number.rest [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5821 (SB_DFFE): \UI_inst.diplay_number.rest [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5822 (SB_DFFE): \UI_inst.diplay_number.rest [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5823 (SB_DFFE): \UI_inst.diplay_number.rest [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5824 (SB_DFFE): \UI_inst.diplay_number.rest [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5825 (SB_DFFE): \UI_inst.diplay_number.rest [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5826 (SB_DFFE): \UI_inst.diplay_number.rest [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5827 (SB_DFFE): \UI_inst.diplay_number.rest [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5828 (SB_DFFE): \UI_inst.diplay_number.rest [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5829 (SB_DFFE): \UI_inst.diplay_number.rest [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5830 (SB_DFFE): \UI_inst.diplay_number.pos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5831 (SB_DFFE): \UI_inst.diplay_number.pos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5832 (SB_DFFE): \UI_inst.diplay_number.pos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5833 (SB_DFFE): \UI_inst.diplay_number.pos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5838 (SB_DFFE): \UI_inst.diplay_number.we = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5835 (SB_DFFE): \UI_inst.diplay_number.leadz = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5836 (SB_DFF): \UI_inst.diplay_number.lastupdate = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5806 (SB_DFFE): \UI_inst.diplay_number.rest [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5846 (SB_DFFE): \UI_inst.diplay_number.dat [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5834 (SB_DFFE): \UI_inst.diplay_number.pos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5840 (SB_DFFE): \UI_inst.diplay_number.dat [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5841 (SB_DFFE): \UI_inst.diplay_number.dat [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5842 (SB_DFFE): \UI_inst.diplay_number.dat [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5843 (SB_DFFE): \UI_inst.diplay_number.dat [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5844 (SB_DFFE): \UI_inst.diplay_number.dat [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5837 (SB_DFF): \UI_inst.diplay_number.updating = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5845 (SB_DFFE): \UI_inst.diplay_number.dat [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5839 (SB_DFFE): \UI_inst.diplay_number.dat [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4498 (SB_DFFR): \UI_inst.LCD.main_delay_value [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4500 (SB_DFFR): \UI_inst.LCD.main_delay_value [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4501 (SB_DFFR): \UI_inst.LCD.main_delay_value [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4502 (SB_DFFR): \UI_inst.LCD.main_delay_value [5] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4503 (SB_DFFR): \UI_inst.LCD.main_delay_value [6] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4505 (SB_DFFR): \UI_inst.LCD.main_delay_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4471 (SB_DFFE): \UI_inst.diplay_number.acc [8] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4506 (SB_DFFR): \UI_inst.LCD.main_delay_value [9] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4507 (SB_DFFR): \UI_inst.LCD.main_delay_value [10] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4509 (SB_DFFR): \UI_inst.LCD.main_delay_value [12] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4511 (SB_DFFR): \UI_inst.LCD.main_delay_value [14] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4513 (SB_DFFR): \UI_inst.LCD.main_delay_value [16] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4514 (SB_DFFR): \UI_inst.LCD.main_delay_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4517 (SB_DFFE): \UI_inst.LCD.LCD_E1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4518 (SB_DFFE): \UI_inst.LCD.SF_D1 [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4524 (SB_DFFER): \UI_inst.LCD.display_state [2] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4526 (SB_DFFER): \UI_inst.LCD.display_state [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4504 (SB_DFFR): \UI_inst.LCD.main_delay_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4561 (SB_DFFE): \UI_inst.LCD.tx_done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2588 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4536 (SB_DFFE): \UI_inst.LCD.tx_delay_value [0] = 0

7.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top_UI.
  Merging $auto$simplemap.cc:277:simplemap_mux$3161 (A=$auto$simplemap.cc:309:simplemap_lut$14229 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3162 (A=$auto$wreduce.cc:455:run$2347 [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3163 (A=$auto$wreduce.cc:455:run$2347 [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3164 (A=$auto$wreduce.cc:455:run$2347 [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3165 (A=$auto$wreduce.cc:455:run$2347 [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3166 (A=$auto$wreduce.cc:455:run$2347 [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3167 (A=$auto$wreduce.cc:455:run$2347 [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3169 (A=$auto$wreduce.cc:455:run$2347 [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3170 (A=$auto$wreduce.cc:455:run$2347 [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3171 (A=$auto$wreduce.cc:455:run$2347 [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3172 (A=$auto$wreduce.cc:455:run$2347 [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2565 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3173 (A=$auto$wreduce.cc:455:run$2347 [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2566 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3174 (A=$auto$wreduce.cc:455:run$2347 [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2567 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3175 (A=$auto$wreduce.cc:455:run$2347 [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2568 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3176 (A=$auto$wreduce.cc:455:run$2347 [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2569 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3177 (A=$auto$wreduce.cc:455:run$2347 [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3178 (A=$auto$wreduce.cc:455:run$2347 [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3180 (A=$auto$wreduce.cc:455:run$2347 [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3181 (A=$auto$wreduce.cc:455:run$2347 [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3182 (A=$auto$wreduce.cc:455:run$2347 [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3116 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3217 (A=$techmap\UI_inst.$procmux$2131_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2878 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3168 (A=$auto$wreduce.cc:455:run$2347 [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3183 (A=$auto$wreduce.cc:455:run$2347 [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3113 (A=$auto$simplemap.cc:309:simplemap_lut$14362 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3179 (A=$auto$wreduce.cc:455:run$2347 [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3214 (A=$techmap\UI_inst.$procmux$2137_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2879 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3211 (A=$techmap\UI_inst.$procmux$2143_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2880 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3208 (A=$techmap\UI_inst.$procmux$2149_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2881 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3114 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3115 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3117 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3118 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3119 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3120 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3121 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3122 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2892 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3123 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3124 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2894 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3125 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2895 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3126 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2896 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3127 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2897 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3128 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2898 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3129 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2899 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3130 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2900 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3131 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2901 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3132 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3133 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2903 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3134 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2904 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3135 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2905 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3064 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2906 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3065 (A=$auto$simplemap.cc:309:simplemap_lut$14343 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2907 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3066 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3067 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3068 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3069 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3070 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3071 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3073 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3112 (A=$techmap\UI_inst.$add$UI.v:98$17_Y [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$2882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3074 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3075 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3076 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3077 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2919 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3078 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3079 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2921 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3080 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3081 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3082 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3083 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3084 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3085 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3086 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3087 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3016 (A=$auto$wreduce.cc:455:run$2348 [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3017 (A=$auto$simplemap.cc:309:simplemap_lut$14324 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3018 (A=$auto$wreduce.cc:455:run$2348 [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3019 (A=$auto$wreduce.cc:455:run$2348 [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2933 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3020 (A=$auto$wreduce.cc:455:run$2348 [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3021 (A=$auto$wreduce.cc:455:run$2348 [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3022 (A=$auto$wreduce.cc:455:run$2348 [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3023 (A=$auto$wreduce.cc:455:run$2348 [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2937 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3025 (A=$auto$wreduce.cc:455:run$2348 [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2939 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3072 (A=$techmap\UI_inst.$add$UI.v:88$13_Y [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$2914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3026 (A=$auto$wreduce.cc:455:run$2348 [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2940 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3027 (A=$auto$wreduce.cc:455:run$2348 [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3028 (A=$auto$wreduce.cc:455:run$2348 [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3029 (A=$auto$wreduce.cc:455:run$2348 [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3030 (A=$auto$wreduce.cc:455:run$2348 [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3031 (A=$auto$wreduce.cc:455:run$2348 [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3032 (A=$auto$wreduce.cc:455:run$2348 [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3033 (A=$auto$wreduce.cc:455:run$2348 [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3034 (A=$auto$wreduce.cc:455:run$2348 [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3035 (A=$auto$wreduce.cc:455:run$2348 [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3036 (A=$auto$wreduce.cc:455:run$2348 [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3037 (A=$auto$wreduce.cc:455:run$2348 [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3038 (A=$auto$wreduce.cc:455:run$2348 [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3039 (A=$auto$wreduce.cc:455:run$2348 [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3024 (A=$auto$wreduce.cc:455:run$2348 [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$2938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7913 (A=1'0, B=$techmap$techmap\UI_inst.$procmux$1870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$3983_Y, S=$techmap$techmap\UI_inst.$procmux$1870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$3979_Y) into $auto$simplemap.cc:420:simplemap_dff$2964 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3160 (A=$auto$wreduce.cc:455:run$2347 [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14144 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7490_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14145 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14040, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14148 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7494_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14150 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7496_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14151 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7497_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14153 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7499_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14154 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7500_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14155 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7501_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14156 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13996, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14157 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7503_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14158 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13988, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14159 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13984, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14160 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7506_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14161 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13976, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14162 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13972, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14163 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13968, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14164 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13964, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14165 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13960, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14166 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13956, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14167 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13952, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14168 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13948, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14169 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13944, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14170 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13940, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14171 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13936, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14172 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13932, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14173 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13928, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14174 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13924, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14175 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$13920, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1003.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7485_Y) into $auto$simplemap.cc:420:simplemap_dff$5829 (SB_DFFE).

7.39. Executing ICE40_OPT pass (performing simple optimizations).

7.39.1. Running ICE40 specific optimizations.

7.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.
<suppressed ~247 debug messages>

7.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
<suppressed ~840 debug messages>
Removed a total of 280 cells.

7.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

7.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..
Removed 129 unused cells and 2851 unused wires.
<suppressed ~130 debug messages>

7.39.6. Rerunning OPT passes. (Removed registers in this run.)

7.39.7. Running ICE40 specific optimizations.

7.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_UI.

7.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_UI'.
Removed a total of 0 cells.

7.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

7.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_UI..

7.39.12. Finished OPT passes. (There is nothing left to do.)

7.40. Executing TECHMAP pass (map to technology primitives).

7.40.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

7.40.2. Continuing TECHMAP pass.
No more expansions possible.

7.41. Executing ABC pass (technology mapping using ABC).

7.41.1. Extracting gate netlist of module `\top_UI' to `<abc-temp-dir>/input.blif'..
Extracted 4210 gates and 4797 wires to a netlist network with 585 inputs and 430 outputs.

7.41.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     597.
ABC: Participating nodes from both networks       =    1416.
ABC: Participating nodes from the first network   =     603. (  71.19 % of nodes)
ABC: Participating nodes from the second network  =     813. (  95.99 % of nodes)
ABC: Node pairs (any polarity)                    =     603. (  71.19 % of names can be moved)
ABC: Node pairs (same polarity)                   =     537. (  63.40 % of names can be moved)
ABC: Total runtime =     0.07 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

7.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1690
ABC RESULTS:        internal signals:     3782
ABC RESULTS:           input signals:      585
ABC RESULTS:          output signals:      430
Removing temp directory.
Removed 0 unused cells and 2021 unused wires.

7.42. Executing TECHMAP pass (map to technology primitives).

7.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001110110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
No more expansions possible.
<suppressed ~2467 debug messages>
Removed 0 unused cells and 1678 unused wires.

7.43. Executing HIERARCHY pass (managing design hierarchy).

7.43.1. Analyzing design hierarchy..
Top module:  \top_UI

7.43.2. Analyzing design hierarchy..
Top module:  \top_UI
Removed 0 unused modules.

7.44. Printing statistics.

=== top_UI ===

   Number of wires:               1081
   Number of wire bits:           2225
   Number of public wires:         103
   Number of public wire bits:     800
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1805
     SB_CARRY                      273
     SB_DFF                         60
     SB_DFFE                       221
     SB_DFFER                        8
     SB_DFFESR                     124
     SB_DFFR                        14
     SB_DFFSR                        1
     SB_DFFSS                        4
     SB_LUT4                      1099
     SB_RAM40_4K                     1

7.45. Executing CHECK pass (checking for obvious problems).
checking module top_UI..
found and reported 0 problems.

7.46. Executing JSON backend.

Warnings: 23 unique messages, 23 total
End of script. Logfile hash: 0a264cadb8
CPU: user 4.99s system 0.08s, MEM: 78.40 MB total, 45.71 MB resident
Yosys 0.9 (git sha1 4c89a4e6, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 20% 20x opt_expr (1 sec), 18% 21x opt_clean (0 sec), ...
