# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Verilog/fulladder_1bit/fulladder_1bit.srcs/sources_1/new/fa.v" \
"../../../../../../Verilog/fulladder_1bit/fulladder_1bit.srcs/sources_1/new/fa_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
