Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May 10 20:49:36 2024
| Host         : LAPTOP-5LB4VBU3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_control_sets_placed.rpt
| Design       : Game
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             112 |           28 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |              36 |           10 |
| Yes          | Yes                   | No                     |              68 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                          Enable Signal                         |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  clk0_IBUF_BUFG | GDebouncer0/Debouncer2/clock_enable_generator/counter_reg[9]_0 |                                                                     |                1 |              1 |         1.00 |
|  clk0_IBUF_BUFG | GDebouncer0/Debouncer3/clock_enable_generator/counter_reg[7]_0 |                                                                     |                1 |              1 |         1.00 |
|  clk0_IBUF_BUFG | GDebouncer0/Debouncer0/clock_enable_generator/clock_enable     |                                                                     |                1 |              1 |         1.00 |
|  clk0_IBUF_BUFG | GDebouncer0/Debouncer1/clock_enable_generator/counter_reg[7]_0 |                                                                     |                1 |              1 |         1.00 |
|  click          |                                                                | Comparer0/clear                                                     |                1 |              3 |         3.00 |
|  clk0_IBUF_BUFG | Comparer0/E[0]                                                 | Comparer0/SR[0]                                                     |                1 |              4 |         4.00 |
|  clk0_IBUF_BUFG | LedShow0/leds0                                                 | LedShow0/sm_s0[2]                                                   |                2 |              4 |         2.00 |
|  clk0_IBUF_BUFG |                                                                |                                                                     |                7 |             12 |         1.71 |
|  clk0_IBUF_BUFG |                                                                | GDebouncer0/Debouncer2/clock_enable_generator/counter[0]_i_1__1_n_0 |                7 |             28 |         4.00 |
|  clk0_IBUF_BUFG |                                                                | GDebouncer0/Debouncer3/clock_enable_generator/counter[0]_i_1__2_n_0 |                7 |             28 |         4.00 |
|  clk0_IBUF_BUFG |                                                                | GDebouncer0/Debouncer0/clock_enable_generator/counter[0]_i_1_n_0    |                7 |             28 |         4.00 |
|  clk0_IBUF_BUFG |                                                                | GDebouncer0/Debouncer1/clock_enable_generator/counter[0]_i_1__0_n_0 |                7 |             28 |         4.00 |
|  clk0_IBUF_BUFG | LedShow0/counter10                                             | LedShow0/counter1[0]_i_1_n_0                                        |                8 |             32 |         4.00 |
|  clk0_IBUF_BUFG | LedShow0/counter20                                             | LedShow0/counter2[31]_i_1_n_0                                       |               12 |             32 |         2.67 |
|  click          | Comparer0/step0                                                | Comparer0/clear                                                     |                8 |             32 |         4.00 |
+-----------------+----------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


