// Seed: 1665447018
module module_0 #(
    parameter id_6 = 32'd6
);
  wire ["" : 1] id_1, id_2;
  wire id_3;
  parameter id_4 = -1;
  wire id_5;
  wire _id_6;
  parameter id_7 = id_4;
  logic [-1 : id_6] id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_1 = 32'd35,
    parameter id_3 = 32'd93,
    parameter id_8 = 32'd18
) (
    input  wor  _id_0,
    input  wor  _id_1,
    input  tri1 id_2,
    input  wire _id_3,
    output tri0 id_4,
    input  tri  id_5
);
  wire id_7;
  ;
  logic [id_1  -  1 : id_3] _id_8 = id_8;
  parameter id_9 = 1 & 1;
  logic [7:0] id_10;
  assign id_10[""==id_1] = (-1);
  wire id_11;
  parameter id_12 = 1;
  assign id_8 = id_2;
  tri0  id_13;
  logic id_14;
  ;
  assign id_13 = 1;
  parameter id_15 = id_12[1 : id_0];
  wire [id_8  |  1 : 1 'b0] id_16;
  module_0 modCall_1 ();
endmodule
