---
ADC1:
  ADC_ISR:
    ADRDY:
      B_0x0: [0, ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, ADC is ready to start conversion]
    EOSMP:
      B_0x0: [0, not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, End of sampling phase reached]
    EOC:
      B_0x0: [0, Regular channel conversion not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Regular channel conversion complete]
    EOS:
      B_0x0: [0, Regular Conversions sequence not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Regular Conversions sequence complete]
    OVR:
      B_0x0: [0, No overrun occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Overrun has occurred]
    JEOC:
      B_0x0: [0, Injected channel conversion not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Injected channel conversion complete]
    JEOS:
      B_0x0: [0, Injected conversion sequence not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Injected conversions complete]
    AWD1:
      B_0x0: [0, No analog watchdog 1 event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog 1 event occurred]
    AWD2:
      B_0x0: [0, No analog watchdog 2 event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog 2 event occurred]
    AWD3:
      B_0x0: [0, No analog watchdog 3 event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog 3 event occurred]
    JQOVF:
      B_0x0: [0, No injected context queue overflow occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Injected context queue overflow has occurred]
  ADC_IER:
    ADRDYIE:
      B_0x0: [0, ADRDY interrupt disabled]
      B_0x1: [1, ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.]
    EOSMPIE:
      B_0x0: [0, EOSMP interrupt disabled.]
      B_0x1: [1, EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.]
    EOCIE:
      B_0x0: [0, EOC interrupt disabled.]
      B_0x1: [1, EOC interrupt enabled. An interrupt is generated when the EOC bit is set.]
    EOSIE:
      B_0x0: [0, EOS interrupt disabled]
      B_0x1: [1, EOS interrupt enabled. An interrupt is generated when the EOS bit is set.]
    OVRIE:
      B_0x0: [0, Overrun interrupt disabled]
      B_0x1: [1, Overrun interrupt enabled. An interrupt is generated when the OVR bit is set.]
    JEOCIE:
      B_0x0: [0, JEOC interrupt disabled.]
      B_0x1: [1, JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set.]
    JEOSIE:
      B_0x0: [0, JEOS interrupt disabled]
      B_0x1: [1, JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set.]
    AWD1IE:
      B_0x0: [0, Analog watchdog 1 interrupt disabled]
      B_0x1: [1, Analog watchdog 1 interrupt enabled]
    AWD2IE:
      B_0x0: [0, Analog watchdog 2 interrupt disabled]
      B_0x1: [1, Analog watchdog 2 interrupt enabled]
    AWD3IE:
      B_0x0: [0, Analog watchdog 3 interrupt disabled]
      B_0x1: [1, Analog watchdog 3 interrupt enabled]
    JQOVFIE:
      B_0x0: [0, Injected Context Queue Overflow interrupt disabled]
      B_0x1: [1, Injected Context Queue Overflow interrupt enabled. An interrupt is generated when the JQOVF bit is set.]
  ADC_CR:
    ADEN:
      B_0x0: [0, ADC is disabled (OFF state)]
      B_0x1: [1, Write 1 to enable the ADC.]
    ADDIS:
      B_0x0: [0, no ADDIS command ongoing]
      B_0x1: [1, Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress.]
    ADSTART:
      B_0x0: [0, No ADC regular conversion is ongoing.]
      B_0x1: [1, Write 1 to start regular conversions. Read 1 means that the ADC is operating and eventually converting a regular channel.]
    JADSTART:
      B_0x0: [0, No ADC injected conversion is ongoing.]
      B_0x1: [1, Write 1 to start injected conversions. Read 1 means that the ADC is operating and eventually converting an injected channel.]
    ADSTP:
      B_0x0: [0, No ADC stop regular conversion command ongoing]
      B_0x1: [1, Write 1 to stop regular conversions ongoing. Read 1 means that an ADSTP command is in progress.]
    JADSTP:
      B_0x0: [0, No ADC stop injected conversion command ongoing]
      B_0x1: [1, Write 1 to stop injected conversions ongoing. Read 1 means that an ADSTP command is in progress.]
    ADVREGEN:
      B_0x0: [0, ADC Voltage regulator disabled]
      B_0x1: [1, ADC Voltage regulator enabled.]
    DEEPPWD:
      B_0x0: [0, ADC not in Deep-power down]
      B_0x1: [1, ADC in Deep-power-down (default reset state)]
    ADCALDIF:
      B_0x0: [0, Writing ADCAL launches a calibration in single-ended inputs mode.]
      B_0x1: [1, Writing ADCAL launches a calibration in differential inputs mode.]
    ADCAL:
      B_0x0: [0, Calibration complete]
      B_0x1: [1, Write 1 to calibrate the ADC. Read at 1 means that a calibration in progress.]
  ADC_CFGR:
    DMAEN:
      B_0x0: [0, DMA disabled]
      B_0x1: [1, DMA enabled]
    DMACFG:
      B_0x0: [0, DMA One Shot mode selected]
      B_0x1: [1, DMA Circular mode selected]
    DFSDMCFG:
      B_0x0: [0, DFSDM mode disabled]
      B_0x1: [1, DFSDM mode enabled]
    RES:
      B_0x0: [0, 12-bit]
      B_0x1: [1, 10-bit]
      B_0x2: [2, 8-bit]
      B_0x3: [3, 6-bit]
    ALIGN:
      B_0x0: [0, Right alignment]
      B_0x1: [1, Left alignment]
    EXTSEL0:
      B_0x0: [0, Event 0]
      B_0x1: [1, Event 1]
    EXTSEL1:
      B_0x0: [0, Event 0]
      B_0x1: [1, Event 1]
    EXTSEL2:
      B_0x0: [0, Event 0]
      B_0x1: [1, Event 1]
    EXTSEL3:
      B_0x0: [0, Event 0]
      B_0x1: [1, Event 1]
    EXTEN:
      B_0x0: [0, Hardware trigger detection disabled (conversions can be launched by software)]
      B_0x1: [1, Hardware trigger detection on the rising edge]
      B_0x2: [2, Hardware trigger detection on the falling edge]
      B_0x3: [3, Hardware trigger detection on both the rising and falling edges]
    OVRMOD:
      B_0x0: [0, ADC_DR register is preserved with the old data when an overrun is detected.]
      B_0x1: [1, ADC_DR register is overwritten with the last conversion result when an overrun is detected.]
    CONT:
      B_0x0: [0, Single conversion mode]
      B_0x1: [1, Continuous conversion mode]
    AUTDLY:
      B_0x0: [0, Auto-delayed conversion mode off]
      B_0x1: [1, Auto-delayed conversion mode on]
    DISCEN:
      B_0x0: [0, Discontinuous mode for regular channels disabled]
      B_0x1: [1, Discontinuous mode for regular channels enabled]
    DISCNUM:
      B_0x0: [0, 1 channel]
      B_0x1: [1, 2 channels]
      B_0x7: [7, 8 channels]
    JDISCEN:
      B_0x0: [0, Discontinuous mode on injected channels disabled]
      B_0x1: [1, Discontinuous mode on injected channels enabled]
    JQM:
      B_0x0: [0, "JSQR mode 0: The Queue is never empty and maintains the last written configuration into JSQR."]
      B_0x1: [1, "JSQR mode 1: The Queue can be empty and when this occurs, the software and hardware triggers of the injected sequence are both internally disabled just after the completion of the last valid injected sequence."]
    AWD1SGL:
      B_0x0: [0, Analog watchdog 1 enabled on all channels]
      B_0x1: [1, Analog watchdog 1 enabled on a single channel]
    AWD1EN:
      B_0x0: [0, Analog watchdog 1 disabled on regular channels]
      B_0x1: [1, Analog watchdog 1 enabled on regular channels]
    JAWD1EN:
      B_0x0: [0, Analog watchdog 1 disabled on injected channels]
      B_0x1: [1, Analog watchdog 1 enabled on injected channels]
    JAUTO:
      B_0x0: [0, Automatic injected group conversion disabled]
      B_0x1: [1, Automatic injected group conversion enabled]
    AWD1CH:
      B_0x0: [0, ADC analog input channel 0 monitored by AWD1 (available on ADC1 only)]
      B_0x1: [1, ADC analog input channel 1 monitored by AWD1]
      B_0x12: [18, ADC analog input channel 18 monitored by AWD1]
    JQDIS:
      B_0x0: [0, Injected Queue enabled]
      B_0x1: [1, Injected Queue disabled]
  ADC_CFGR2:
    ROVSE:
      B_0x0: [0, Regular Oversampling disabled]
      B_0x1: [1, Regular Oversampling enabled]
    JOVSE:
      B_0x0: [0, Injected Oversampling disabled]
      B_0x1: [1, Injected Oversampling enabled]
    OVSR:
      B_0x0: [0, 2x]
      B_0x1: [1, 4x]
      B_0x2: [2, 8x]
      B_0x3: [3, 16x]
      B_0x4: [4, 32x]
      B_0x5: [5, 64x]
      B_0x6: [6, 128x]
      B_0x7: [7, 256x]
    OVSS:
      B_0x0: [0, No shift]
      B_0x1: [1, Shift 1-bit]
      B_0x2: [2, Shift 2-bits]
      B_0x3: [3, Shift 3-bits]
      B_0x4: [4, Shift 4-bits]
      B_0x5: [5, Shift 5-bits]
      B_0x6: [6, Shift 6-bits]
      B_0x7: [7, Shift 7-bits]
      B_0x8: [8, Shift 8-bits]
    TROVS:
      B_0x0: [0, All oversampled conversions for a channel are done consecutively following a trigger]
      B_0x1: [1, Each oversampled conversion for a channel needs a new trigger]
    ROVSM:
      B_0x0: [0, "Continued mode: When injected conversions are triggered, the oversampling is temporary stopped and continued after the injection sequence (oversampling buffer is maintained during injected sequence)"]
      B_0x1: [1, "Resumed mode: When injected conversions are triggered, the current oversampling is aborted and resumed from start after the injection sequence (oversampling buffer is zeroed by injected sequence start)"]
  ADC_SMPR1:
    SMP0:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP1:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP2:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP3:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP4:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP5:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP6:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP7:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP8:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP9:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMPPLUS:
      B_0x1: [1, 2.5 ADC clock cycle sampling time becomes 3.5 ADC clock cycles for the ADC_SMPR1 and ADC_SMPR2 registers.]
      B_0x0: [0, The sampling time remains set to 2.5 ADC clock cycles remains]
  ADC_SMPR2:
    SMP10:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP11:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP12:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP13:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP14:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP15:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP16:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP17:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
    SMP18:
      B_0x0: [0, 2.5 ADC clock cycles]
      B_0x1: [1, 6.5 ADC clock cycles]
      B_0x2: [2, 12.5 ADC clock cycles]
      B_0x3: [3, 24.5 ADC clock cycles]
      B_0x4: [4, 47.5 ADC clock cycles]
      B_0x5: [5, 92.5 ADC clock cycles]
      B_0x6: [6, 247.5 ADC clock cycles]
      B_0x7: [7, 640.5 ADC clock cycles]
  ADC_SQR1:
    L:
      B_0x0: [0, 1 conversion]
      B_0x1: [1, 2 conversions]
      B_0xF: [15, 16 conversions]
  ADC_JSQR:
    JL:
      B_0x0: [0, 1 conversion]
      B_0x1: [1, 2 conversions]
      B_0x2: [2, 3 conversions]
      B_0x3: [3, 4 conversions]
    JEXTSEL:
      B_0x0: [0, Event 0]
      B_0x1: [1, Event 1]
      B_0x2: [2, Event 2]
      B_0x3: [3, Event 3]
      B_0x4: [4, Event 4]
      B_0x5: [5, Event 5]
      B_0x6: [6, Event 6]
      B_0x7: [7, Event 7]
      B_0xF: [15, Event 15]
    JEXTEN:
      B_0x0: [0, "If JQDIS = 1 (queue disabled), Hardware trigger detection disabled (conversions can be launched by software)"]
      B_0x1: [1, Hardware trigger detection on the rising edge]
      B_0x2: [2, Hardware trigger detection on the falling edge]
      B_0x3: [3, Hardware trigger detection on both the rising and falling edges]
ADC123_Common:
  ADC_CCR:
    DUAL:
      B_0x0: [0, Independent mode]
      B_0x1: [1, Combined regular simultaneous + injected simultaneous mode]
      B_0x2: [2, Combined regular simultaneous + alternate trigger mode]
      B_0x3: [3, Combined Interleaved mode + injected simultaneous mode]
      B_0x5: [5, Injected simultaneous mode only]
      B_0x6: [6, Regular simultaneous mode only]
      B_0x7: [7, Interleaved mode only]
      B_0x9: [9, Alternate trigger mode only]
    DMACFG:
      B_0x0: [0, DMA One Shot mode selected]
      B_0x1: [1, DMA Circular mode selected]
    MDMA:
      B_0x0: [0, MDMA mode disabled]
      B_0x1: [1, Enable dual interleaved mode to output to the master channel of DFSDM interface both Master and the Slave result (16-bit data width)]
      B_0x2: [2, MDMA mode enabled for 12 and 10-bit resolution]
      B_0x3: [3, MDMA mode enabled for 8 and 6-bit resolution]
    CKMODE:
      B_0x0: [0, "CK_ADCx (x = 123) (Asynchronous clock mode), generated at product level (refer to Section 6: Reset and clock control (RCC))"]
      B_0x1: [1, "HCLK/1 (Synchronous clock mode). This configuration must be enabled only if the AHB clock prescaler is set (HPRE[3:0] = 0xxx in RCC_CFGR register) and if the system clock has a 50% duty cycle."]
      B_0x2: [2, HCLK/2 (Synchronous clock mode)]
      B_0x3: [3, HCLK/4 (Synchronous clock mode)]
    PRESC:
      B_0x0: [0, input ADC clock not divided]
      B_0x1: [1, input ADC clock divided by 2]
      B_0x2: [2, input ADC clock divided by 4]
      B_0x3: [3, input ADC clock divided by 6]
      B_0x4: [4, input ADC clock divided by 8]
      B_0x5: [5, input ADC clock divided by 10]
      B_0x6: [6, input ADC clock divided by 12]
      B_0x7: [7, input ADC clock divided by 16]
      B_0x8: [8, input ADC clock divided by 32]
      B_0x9: [9, input ADC clock divided by 64]
      B_0xA: [10, input ADC clock divided by 128]
      B_0xB: [11, input ADC clock divided by 256]
    VREFEN:
      B_0x0: [0, V<sub>REFINT</sub> channel disabled]
      B_0x1: [1, V<sub>REFINT</sub> channel enabled]
    CH17SEL:
      B_0x0: [0, "Temperature sensor channel disabled, dac_out1 selected"]
      B_0x1: [1, Temperature sensor channel enabled]
    CH18SEL:
      B_0x0: [0, "V<sub>BAT</sub> channel disabled, dac_out2 selected."]
      B_0x1: [1, V<sub>BAT</sub> channel enabled]