#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020cc04ea050 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v0000020cc0556bc0_0 .var "clk", 0 0;
v0000020cc0557700_0 .var "reset", 0 0;
v0000020cc0557520_0 .net "writedata", 31 0, L_0000020cc05b2840;  1 drivers
S_0000020cc04ea3f0 .scope module, "dut" "mips" 2 7, 3 3 0, S_0000020cc04ea050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v0000020cc0554f70_0 .net "aluen", 0 0, L_0000020cc05b3d80;  1 drivers
v0000020cc0554930_0 .net "alufunc", 3 0, L_0000020cc05b34c0;  1 drivers
v0000020cc05542f0_0 .net "aluout", 31 0, v0000020cc0552d80_0;  1 drivers
v0000020cc0554070_0 .net "alusel1", 0 0, L_0000020cc05b3420;  1 drivers
v0000020cc0554390_0 .net "alusel2", 0 0, L_0000020cc05b2480;  1 drivers
v0000020cc0555790_0 .net "branch", 0 0, L_0000020cc05b2a20;  1 drivers
v0000020cc05549d0_0 .net "clk", 0 0, v0000020cc0556bc0_0;  1 drivers
v0000020cc05544d0_0 .net "irout", 31 0, v0000020cc0507850_0;  1 drivers
v0000020cc0555830_0 .net "ldA", 0 0, L_0000020cc05b2200;  1 drivers
v0000020cc05541b0_0 .net "ldB", 0 0, L_0000020cc05b27a0;  1 drivers
v0000020cc05547f0_0 .net "ldaluout", 0 0, L_0000020cc05b2980;  1 drivers
v0000020cc0554890_0 .net "ldimm", 0 0, L_0000020cc05b3ec0;  1 drivers
v0000020cc0554250_0 .net "ldir", 0 0, L_0000020cc05b3560;  1 drivers
v0000020cc0554bb0_0 .net "ldlmd", 0 0, L_0000020cc05b36a0;  1 drivers
v0000020cc0554750_0 .net "ldnpc", 0 0, L_0000020cc05b2700;  1 drivers
v0000020cc0554570_0 .net "ldpc", 0 0, L_0000020cc05b3060;  1 drivers
v0000020cc0554610_0 .net "opcond", 1 0, L_0000020cc05b2b60;  1 drivers
v0000020cc0554a70_0 .net "readdmem", 0 0, L_0000020cc05b3600;  1 drivers
v0000020cc0555150_0 .net "readim", 0 0, L_0000020cc05b2d40;  1 drivers
v0000020cc0554cf0_0 .net "regwrite", 0 0, L_0000020cc05b3240;  1 drivers
v0000020cc0554d90_0 .net "reset", 0 0, v0000020cc0557700_0;  1 drivers
v0000020cc05551f0_0 .net "seldest", 0 0, L_0000020cc05b2f20;  1 drivers
v0000020cc0554e30_0 .net "selwb", 0 0, L_0000020cc05b2660;  1 drivers
v0000020cc05573e0_0 .net "writedata", 31 0, L_0000020cc05b2840;  alias, 1 drivers
v0000020cc0556080_0 .net "writedmem", 0 0, L_0000020cc05b28e0;  1 drivers
S_0000020cc04ea580 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_0000020cc04ea3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_0000020cc0454590 .param/l "EX" 0 4 14, C4<010>;
P_0000020cc04545c8 .param/l "HLT" 0 4 14, C4<101>;
P_0000020cc0454600 .param/l "ID" 0 4 14, C4<001>;
P_0000020cc0454638 .param/l "IF" 0 4 14, C4<000>;
P_0000020cc0454670 .param/l "MEM" 0 4 14, C4<011>;
P_0000020cc04546a8 .param/l "WB" 0 4 14, C4<100>;
v0000020cc04d4b30_0 .net *"_ivl_22", 23 0, v0000020cc0552c40_0;  1 drivers
v0000020cc04d50d0_0 .net "aluen", 0 0, L_0000020cc05b3d80;  alias, 1 drivers
v0000020cc04d39b0_0 .net "alufunc", 3 0, L_0000020cc05b34c0;  alias, 1 drivers
v0000020cc04c5920_0 .net "alusel1", 0 0, L_0000020cc05b3420;  alias, 1 drivers
v0000020cc04c5ba0_0 .net "alusel2", 0 0, L_0000020cc05b2480;  alias, 1 drivers
v0000020cc04c5d80_0 .net "branch", 0 0, L_0000020cc05b2a20;  alias, 1 drivers
v0000020cc0552060_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0552c40_0 .var "control_signals", 23 0;
v0000020cc0552920_0 .net "irout", 31 0, v0000020cc0507850_0;  alias, 1 drivers
v0000020cc05527e0_0 .net "ldA", 0 0, L_0000020cc05b2200;  alias, 1 drivers
v0000020cc0553be0_0 .net "ldB", 0 0, L_0000020cc05b27a0;  alias, 1 drivers
v0000020cc0553500_0 .net "ldaluout", 0 0, L_0000020cc05b2980;  alias, 1 drivers
v0000020cc05535a0_0 .net "ldimm", 0 0, L_0000020cc05b3ec0;  alias, 1 drivers
v0000020cc0553b40_0 .net "ldir", 0 0, L_0000020cc05b3560;  alias, 1 drivers
v0000020cc05529c0_0 .net "ldlmd", 0 0, L_0000020cc05b36a0;  alias, 1 drivers
v0000020cc05526a0_0 .net "ldnpc", 0 0, L_0000020cc05b2700;  alias, 1 drivers
v0000020cc05533c0_0 .net "ldpc", 0 0, L_0000020cc05b3060;  alias, 1 drivers
v0000020cc0553dc0_0 .net "opcond", 1 0, L_0000020cc05b2b60;  alias, 1 drivers
v0000020cc05522e0_0 .net "readdmem", 0 0, L_0000020cc05b3600;  alias, 1 drivers
v0000020cc0552a60_0 .net "readim", 0 0, L_0000020cc05b2d40;  alias, 1 drivers
v0000020cc0552740_0 .net "regwrite", 0 0, L_0000020cc05b3240;  alias, 1 drivers
v0000020cc0553aa0_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
v0000020cc0553820_0 .net "seldest", 0 0, L_0000020cc05b2f20;  alias, 1 drivers
v0000020cc05531e0_0 .net "selwb", 0 0, L_0000020cc05b2660;  alias, 1 drivers
v0000020cc0553460_0 .var "state", 2 0;
v0000020cc0553e60_0 .net "writedmem", 0 0, L_0000020cc05b28e0;  alias, 1 drivers
E_0000020cc04df820/0 .event negedge, v0000020cc0553aa0_0;
E_0000020cc04df820/1 .event posedge, v0000020cc0552060_0;
E_0000020cc04df820 .event/or E_0000020cc04df820/0, E_0000020cc04df820/1;
L_0000020cc05b2d40 .part v0000020cc0552c40_0, 23, 1;
L_0000020cc05b3560 .part v0000020cc0552c40_0, 22, 1;
L_0000020cc05b2700 .part v0000020cc0552c40_0, 21, 1;
L_0000020cc05b2200 .part v0000020cc0552c40_0, 20, 1;
L_0000020cc05b27a0 .part v0000020cc0552c40_0, 19, 1;
L_0000020cc05b3ec0 .part v0000020cc0552c40_0, 18, 1;
L_0000020cc05b2b60 .part v0000020cc0552c40_0, 16, 2;
L_0000020cc05b3420 .part v0000020cc0552c40_0, 15, 1;
L_0000020cc05b2480 .part v0000020cc0552c40_0, 14, 1;
L_0000020cc05b3d80 .part v0000020cc0552c40_0, 13, 1;
L_0000020cc05b2980 .part v0000020cc0552c40_0, 12, 1;
L_0000020cc05b34c0 .part v0000020cc0552c40_0, 8, 4;
L_0000020cc05b2f20 .part v0000020cc0552c40_0, 7, 1;
L_0000020cc05b3240 .part v0000020cc0552c40_0, 6, 1;
L_0000020cc05b28e0 .part v0000020cc0552c40_0, 5, 1;
L_0000020cc05b3600 .part v0000020cc0552c40_0, 4, 1;
L_0000020cc05b36a0 .part v0000020cc0552c40_0, 3, 1;
L_0000020cc05b2660 .part v0000020cc0552c40_0, 2, 1;
L_0000020cc05b2a20 .part v0000020cc0552c40_0, 1, 1;
L_0000020cc05b3060 .part v0000020cc0552c40_0, 0, 1;
S_0000020cc046b160 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_0000020cc04ea3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v0000020cc050b540_0 .net "Ain", 31 0, L_0000020cc04d8f20;  1 drivers
v0000020cc050a140_0 .net "Aout", 31 0, v0000020cc0553320_0;  1 drivers
v0000020cc050adc0_0 .net "Bin", 31 0, L_0000020cc04d8ac0;  1 drivers
v0000020cc050b5e0_0 .net "Bout", 31 0, v0000020cc0552f60_0;  1 drivers
L_0000020cc0558120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020cc050ae60_0 .net/2u *"_ivl_10", 1 0, L_0000020cc0558120;  1 drivers
L_0000020cc0558168 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020cc050a780_0 .net/2u *"_ivl_14", 26 0, L_0000020cc0558168;  1 drivers
v0000020cc050b220_0 .net *"_ivl_17", 4 0, L_0000020cc0557f20;  1 drivers
L_0000020cc05581b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020cc050b680_0 .net/2u *"_ivl_20", 26 0, L_0000020cc05581b0;  1 drivers
v0000020cc050a460_0 .net *"_ivl_23", 4 0, L_0000020cc0556f80;  1 drivers
v0000020cc050b040_0 .net *"_ivl_5", 0 0, L_0000020cc0556440;  1 drivers
v0000020cc050a8c0_0 .net *"_ivl_6", 3 0, L_0000020cc0556ee0;  1 drivers
v0000020cc050bc20_0 .net *"_ivl_9", 25 0, L_0000020cc0556d00;  1 drivers
v0000020cc050b7c0_0 .net "aluen", 0 0, L_0000020cc05b3d80;  alias, 1 drivers
v0000020cc050a960_0 .net "alufunc", 3 0, L_0000020cc05b34c0;  alias, 1 drivers
v0000020cc050a320_0 .net "aluin1", 31 0, L_0000020cc0557160;  1 drivers
v0000020cc050aaa0_0 .net "aluin2", 31 0, L_0000020cc0557b60;  1 drivers
v0000020cc050a500_0 .net "aluout", 31 0, v0000020cc0552d80_0;  alias, 1 drivers
v0000020cc050ab40_0 .net "alusel1", 0 0, L_0000020cc05b3420;  alias, 1 drivers
v0000020cc050b720_0 .net "alusel2", 0 0, L_0000020cc05b2480;  alias, 1 drivers
v0000020cc050b860_0 .net "branch", 0 0, L_0000020cc05b2a20;  alias, 1 drivers
v0000020cc050a3c0_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc050b900_0 .net "destadd", 31 0, L_0000020cc0557d40;  1 drivers
v0000020cc050ba40_0 .net "dmemout", 31 0, L_0000020cc0556940;  1 drivers
v0000020cc050b9a0_0 .net "imm", 31 0, L_0000020cc05564e0;  1 drivers
v0000020cc050bb80_0 .net "immout", 31 0, v0000020cc0507a30_0;  1 drivers
v0000020cc050bcc0_0 .net "instr", 31 0, L_0000020cc0557980;  1 drivers
v0000020cc0555290_0 .net "irout", 31 0, v0000020cc0507850_0;  alias, 1 drivers
v0000020cc0554b10_0 .net "ldA", 0 0, L_0000020cc05b2200;  alias, 1 drivers
v0000020cc05553d0_0 .net "ldB", 0 0, L_0000020cc05b27a0;  alias, 1 drivers
v0000020cc0555510_0 .net "ldaluout", 0 0, L_0000020cc05b2980;  alias, 1 drivers
v0000020cc0555470_0 .net "ldimm", 0 0, L_0000020cc05b3ec0;  alias, 1 drivers
v0000020cc0555dd0_0 .net "ldir", 0 0, L_0000020cc05b3560;  alias, 1 drivers
v0000020cc05555b0_0 .net "ldlmd", 0 0, L_0000020cc05b36a0;  alias, 1 drivers
v0000020cc05558d0_0 .net "ldnpc", 0 0, L_0000020cc05b2700;  alias, 1 drivers
v0000020cc0555650_0 .net "ldpc", 0 0, L_0000020cc05b3060;  alias, 1 drivers
v0000020cc0555a10_0 .net "lmdout", 31 0, v0000020cc0507fd0_0;  1 drivers
v0000020cc0555010_0 .net "memmuxout", 31 0, L_0000020cc0557020;  1 drivers
v0000020cc0555d30_0 .net "npcout", 31 0, v0000020cc0508890_0;  1 drivers
v0000020cc0555bf0_0 .net "opcond", 1 0, L_0000020cc05b2b60;  alias, 1 drivers
v0000020cc0554110_0 .net "pcbranch", 31 0, L_0000020cc05561c0;  1 drivers
v0000020cc0555ab0_0 .net "pcnext", 31 0, L_0000020cc0556300;  1 drivers
v0000020cc0554ed0_0 .net "pcout", 31 0, v0000020cc0507cb0_0;  1 drivers
v0000020cc0555b50_0 .net "pcplus4", 31 0, L_0000020cc0556e40;  1 drivers
v0000020cc0555c90_0 .net "readdmem", 0 0, L_0000020cc05b3600;  alias, 1 drivers
v0000020cc0554c50_0 .net "readim", 0 0, L_0000020cc05b2d40;  alias, 1 drivers
v0000020cc0555970_0 .net "regwrite", 0 0, L_0000020cc05b3240;  alias, 1 drivers
v0000020cc0555e70_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
v0000020cc05546b0_0 .net "result", 31 0, L_0000020cc04d8900;  1 drivers
v0000020cc0555330_0 .net "seldest", 0 0, L_0000020cc05b2f20;  alias, 1 drivers
v0000020cc0555f10_0 .net "selmem", 0 0, L_0000020cc04d91c0;  1 drivers
v0000020cc05556f0_0 .net "selwb", 0 0, L_0000020cc05b2660;  alias, 1 drivers
v0000020cc0554430_0 .net "writedata", 31 0, L_0000020cc05b2840;  alias, 1 drivers
v0000020cc05550b0_0 .net "writedmem", 0 0, L_0000020cc05b28e0;  alias, 1 drivers
L_0000020cc0556800 .part v0000020cc0507cb0_0, 2, 6;
L_0000020cc0556440 .part v0000020cc0507850_0, 25, 1;
L_0000020cc0556ee0 .concat [ 1 1 1 1], L_0000020cc0556440, L_0000020cc0556440, L_0000020cc0556440, L_0000020cc0556440;
L_0000020cc0556d00 .part v0000020cc0507850_0, 0, 26;
L_0000020cc0557ca0 .concat [ 2 26 4 0], L_0000020cc0558120, L_0000020cc0556d00, L_0000020cc0556ee0;
L_0000020cc0557f20 .part v0000020cc0507850_0, 11, 5;
L_0000020cc0557200 .concat [ 5 27 0 0], L_0000020cc0557f20, L_0000020cc0558168;
L_0000020cc0556f80 .part v0000020cc0507850_0, 16, 5;
L_0000020cc0557480 .concat [ 5 27 0 0], L_0000020cc0556f80, L_0000020cc05581b0;
L_0000020cc05577a0 .part v0000020cc0507850_0, 21, 5;
L_0000020cc0556260 .part v0000020cc0507850_0, 16, 5;
L_0000020cc05569e0 .part L_0000020cc0557d40, 0, 5;
L_0000020cc0556580 .part L_0000020cc0557980, 0, 16;
S_0000020cc01bd4c0 .scope module, "A" "register" 5 48, 6 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020cc0553000_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0553f00_0 .net "din", 31 0, L_0000020cc04d8f20;  alias, 1 drivers
v0000020cc0553320_0 .var "dout", 31 0;
v0000020cc0553640_0 .net "ld", 0 0, L_0000020cc05b2200;  alias, 1 drivers
v0000020cc0552420_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
E_0000020cc04df2e0 .event posedge, v0000020cc0552060_0;
S_0000020cc04559f0 .scope module, "B" "register" 5 49, 6 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020cc0552880_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0552100_0 .net "din", 31 0, L_0000020cc04d8ac0;  alias, 1 drivers
v0000020cc0552f60_0 .var "dout", 31 0;
v0000020cc0553c80_0 .net "ld", 0 0, L_0000020cc05b27a0;  alias, 1 drivers
v0000020cc05521a0_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
S_0000020cc0455b80 .scope module, "addpc" "adder" 5 39, 7 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000020cc0553140_0 .net "a", 31 0, v0000020cc0507cb0_0;  alias, 1 drivers
L_0000020cc05580d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020cc05536e0_0 .net "b", 31 0, L_0000020cc05580d8;  1 drivers
v0000020cc0552240_0 .net "out", 31 0, L_0000020cc0556e40;  alias, 1 drivers
L_0000020cc0556e40 .arith/sum 32, v0000020cc0507cb0_0, L_0000020cc05580d8;
S_0000020cc04a34f0 .scope module, "alu" "ALU" 5 56, 8 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_0000020cc04d8900 .functor BUFZ 32, v0000020cc0552380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020cc0552380_0 .var "ALUout", 31 0;
v0000020cc05530a0_0 .net "en", 0 0, L_0000020cc05b3d80;  alias, 1 drivers
v0000020cc05524c0_0 .net "mode", 3 0, L_0000020cc05b34c0;  alias, 1 drivers
v0000020cc0552560_0 .net "operand1", 31 0, L_0000020cc0557160;  alias, 1 drivers
v0000020cc0553280_0 .net "operand2", 31 0, L_0000020cc0557b60;  alias, 1 drivers
v0000020cc0552b00_0 .net "out", 31 0, L_0000020cc04d8900;  alias, 1 drivers
E_0000020cc04df220 .event anyedge, v0000020cc04d50d0_0, v0000020cc04d39b0_0, v0000020cc0552560_0, v0000020cc0553280_0;
S_0000020cc04a3680 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020cc0552ba0_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0552ce0_0 .net "din", 31 0, L_0000020cc04d8900;  alias, 1 drivers
v0000020cc0552d80_0 .var "dout", 31 0;
v0000020cc0552e20_0 .net "ld", 0 0, L_0000020cc05b2980;  alias, 1 drivers
v0000020cc0553780_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
S_0000020cc0499ea0 .scope module, "bradd" "adder" 5 41, 7 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000020cc0552600_0 .net "a", 31 0, v0000020cc0508890_0;  alias, 1 drivers
v0000020cc05538c0_0 .net "b", 31 0, L_0000020cc0557ca0;  1 drivers
v0000020cc0552ec0_0 .net "out", 31 0, L_0000020cc05561c0;  alias, 1 drivers
L_0000020cc05561c0 .arith/sum 32, v0000020cc0508890_0, L_0000020cc0557ca0;
S_0000020cc049a030 .scope module, "cond" "condition" 5 53, 9 11 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_0000020cc04d8cf0 .functor NOT 1, L_0000020cc0557840, C4<0>, C4<0>, C4<0>;
L_0000020cc04d9700 .functor NOT 1, L_0000020cc0557a20, C4<0>, C4<0>, C4<0>;
L_0000020cc04d9310 .functor AND 1, L_0000020cc04d8cf0, L_0000020cc04d9700, C4<1>, C4<1>;
L_0000020cc04d9620 .functor AND 1, L_0000020cc04d9310, L_0000020cc05578e0, C4<1>, C4<1>;
L_0000020cc04d9000 .functor NOT 1, L_0000020cc05568a0, C4<0>, C4<0>, C4<0>;
L_0000020cc04d9070 .functor AND 1, L_0000020cc04d9000, L_0000020cc05572a0, C4<1>, C4<1>;
L_0000020cc04d8dd0 .functor AND 1, L_0000020cc04d9070, L_0000020cc05566c0, C4<1>, C4<1>;
L_0000020cc04d9380 .functor OR 1, L_0000020cc04d9620, L_0000020cc04d8dd0, C4<0>, C4<0>;
L_0000020cc04d8c10 .functor NOT 1, L_0000020cc0556620, C4<0>, C4<0>, C4<0>;
L_0000020cc04d8e40 .functor AND 1, L_0000020cc0557ac0, L_0000020cc04d8c10, C4<1>, C4<1>;
L_0000020cc04d8a50 .functor AND 1, L_0000020cc04d8e40, L_0000020cc0556a80, C4<1>, C4<1>;
L_0000020cc04d94d0 .functor OR 1, L_0000020cc04d9380, L_0000020cc04d8a50, C4<0>, C4<0>;
L_0000020cc04d9460 .functor AND 1, L_0000020cc0556b20, L_0000020cc0556da0, C4<1>, C4<1>;
L_0000020cc05582d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000020cc04d8f90 .functor AND 1, L_0000020cc04d9460, L_0000020cc05582d0, C4<1>, C4<1>;
L_0000020cc04d91c0 .functor OR 1, L_0000020cc04d94d0, L_0000020cc04d8f90, C4<0>, C4<0>;
v0000020cc0505b60_0 .net *"_ivl_10", 0 0, L_0000020cc04d9310;  1 drivers
v0000020cc05066a0_0 .net *"_ivl_12", 0 0, L_0000020cc04d9620;  1 drivers
v0000020cc05061a0_0 .net *"_ivl_15", 0 0, L_0000020cc05568a0;  1 drivers
v0000020cc0504da0_0 .net *"_ivl_16", 0 0, L_0000020cc04d9000;  1 drivers
v0000020cc05058e0_0 .net *"_ivl_19", 0 0, L_0000020cc05572a0;  1 drivers
v0000020cc05050c0_0 .net *"_ivl_20", 0 0, L_0000020cc04d9070;  1 drivers
v0000020cc05057a0_0 .net *"_ivl_22", 0 0, L_0000020cc04d8dd0;  1 drivers
v0000020cc05062e0_0 .net *"_ivl_24", 0 0, L_0000020cc04d9380;  1 drivers
v0000020cc0506b00_0 .net *"_ivl_27", 0 0, L_0000020cc0557ac0;  1 drivers
v0000020cc0506060_0 .net *"_ivl_29", 0 0, L_0000020cc0556620;  1 drivers
v0000020cc0506100_0 .net *"_ivl_3", 0 0, L_0000020cc0557840;  1 drivers
v0000020cc0506ba0_0 .net *"_ivl_30", 0 0, L_0000020cc04d8c10;  1 drivers
v0000020cc0505020_0 .net *"_ivl_32", 0 0, L_0000020cc04d8e40;  1 drivers
v0000020cc0505c00_0 .net *"_ivl_34", 0 0, L_0000020cc04d8a50;  1 drivers
v0000020cc05067e0_0 .net *"_ivl_36", 0 0, L_0000020cc04d94d0;  1 drivers
v0000020cc0506380_0 .net *"_ivl_39", 0 0, L_0000020cc0556b20;  1 drivers
v0000020cc0506420_0 .net *"_ivl_4", 0 0, L_0000020cc04d8cf0;  1 drivers
v0000020cc05052a0_0 .net *"_ivl_41", 0 0, L_0000020cc0556da0;  1 drivers
v0000020cc0505de0_0 .net *"_ivl_42", 0 0, L_0000020cc04d9460;  1 drivers
v0000020cc05064c0_0 .net/2u *"_ivl_44", 0 0, L_0000020cc05582d0;  1 drivers
v0000020cc0505840_0 .net *"_ivl_46", 0 0, L_0000020cc04d8f90;  1 drivers
v0000020cc0505700_0 .net *"_ivl_7", 0 0, L_0000020cc0557a20;  1 drivers
v0000020cc0506a60_0 .net *"_ivl_8", 0 0, L_0000020cc04d9700;  1 drivers
v0000020cc0505980_0 .net "a", 31 0, v0000020cc0553320_0;  alias, 1 drivers
v0000020cc0505a20_0 .net "eq", 0 0, L_0000020cc0556a80;  1 drivers
v0000020cc0505ca0_0 .net "gt", 0 0, L_0000020cc05578e0;  1 drivers
v0000020cc0505d40_0 .net "lt", 0 0, L_0000020cc05566c0;  1 drivers
v0000020cc0505e80_0 .net "opcond", 1 0, L_0000020cc05b2b60;  alias, 1 drivers
v0000020cc0505f20_0 .net "y", 0 0, L_0000020cc04d91c0;  alias, 1 drivers
L_0000020cc0557840 .part L_0000020cc05b2b60, 1, 1;
L_0000020cc0557a20 .part L_0000020cc05b2b60, 0, 1;
L_0000020cc05568a0 .part L_0000020cc05b2b60, 1, 1;
L_0000020cc05572a0 .part L_0000020cc05b2b60, 0, 1;
L_0000020cc0557ac0 .part L_0000020cc05b2b60, 1, 1;
L_0000020cc0556620 .part L_0000020cc05b2b60, 0, 1;
L_0000020cc0556b20 .part L_0000020cc05b2b60, 1, 1;
L_0000020cc0556da0 .part L_0000020cc05b2b60, 0, 1;
S_0000020cc045be80 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_0000020cc049a030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v0000020cc0553960_0 .net "data1", 31 0, v0000020cc0553320_0;  alias, 1 drivers
L_0000020cc0558288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020cc0553a00_0 .net "data2", 31 0, L_0000020cc0558288;  1 drivers
v0000020cc0553d20_0 .net "eq", 0 0, L_0000020cc0556a80;  alias, 1 drivers
v0000020cc0506240_0 .net "gt", 0 0, L_0000020cc05578e0;  alias, 1 drivers
v0000020cc0505ac0_0 .net "lt", 0 0, L_0000020cc05566c0;  alias, 1 drivers
L_0000020cc05566c0 .cmp/gt 32, L_0000020cc0558288, v0000020cc0553320_0;
L_0000020cc05578e0 .cmp/gt 32, v0000020cc0553320_0, L_0000020cc0558288;
L_0000020cc0556a80 .cmp/eq 32, v0000020cc0553320_0, L_0000020cc0558288;
S_0000020cc045c010 .scope module, "destmux" "mux" 5 45, 10 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020cc04df9e0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020cc0506c40_0 .net "a", 31 0, L_0000020cc0557200;  1 drivers
v0000020cc0505fc0_0 .net "b", 31 0, L_0000020cc0557480;  1 drivers
v0000020cc05053e0_0 .net "out", 31 0, L_0000020cc0557d40;  alias, 1 drivers
v0000020cc0504f80_0 .net "s", 0 0, L_0000020cc05b2f20;  alias, 1 drivers
L_0000020cc0557d40 .functor MUXZ 32, L_0000020cc0557200, L_0000020cc0557480, L_0000020cc05b2f20, C4<>;
S_0000020cc0470630 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v0000020cc0506560_0 .net *"_ivl_0", 31 0, L_0000020cc0557c00;  1 drivers
v0000020cc0506740_0 .net *"_ivl_3", 9 0, L_0000020cc0557de0;  1 drivers
v0000020cc0506600_0 .net *"_ivl_4", 11 0, L_0000020cc0557e80;  1 drivers
L_0000020cc0558318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020cc0506880_0 .net *"_ivl_7", 1 0, L_0000020cc0558318;  1 drivers
L_0000020cc0558360 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000020cc0506920_0 .net *"_ivl_8", 31 0, L_0000020cc0558360;  1 drivers
v0000020cc05069c0_0 .net "addr", 31 0, v0000020cc0552d80_0;  alias, 1 drivers
v0000020cc0504e40_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0505660_0 .net "din", 31 0, v0000020cc0552f60_0;  alias, 1 drivers
v0000020cc0504ee0 .array "dmem", 1023 0, 31 0;
v0000020cc0505160_0 .net "dout", 31 0, L_0000020cc0556940;  alias, 1 drivers
v0000020cc0505200_0 .var/i "k", 31 0;
v0000020cc0505340_0 .net "read", 0 0, L_0000020cc05b3600;  alias, 1 drivers
v0000020cc0505480_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
v0000020cc0505520_0 .net "write", 0 0, L_0000020cc05b28e0;  alias, 1 drivers
L_0000020cc0557c00 .array/port v0000020cc0504ee0, L_0000020cc0557e80;
L_0000020cc0557de0 .part v0000020cc0552d80_0, 0, 10;
L_0000020cc0557e80 .concat [ 10 2 0 0], L_0000020cc0557de0, L_0000020cc0558318;
L_0000020cc0556940 .functor MUXZ 32, L_0000020cc0558360, L_0000020cc0557c00, L_0000020cc05b3600, C4<>;
S_0000020cc04707c0 .scope module, "ext" "signext" 5 47, 12 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000020cc05055c0_0 .net *"_ivl_1", 0 0, L_0000020cc05563a0;  1 drivers
v0000020cc05072b0_0 .net *"_ivl_2", 15 0, L_0000020cc0557660;  1 drivers
v0000020cc05084d0_0 .net "a", 15 0, L_0000020cc0556580;  1 drivers
v0000020cc0507030_0 .net "y", 31 0, L_0000020cc05564e0;  alias, 1 drivers
L_0000020cc05563a0 .part L_0000020cc0556580, 15, 1;
LS_0000020cc0557660_0_0 .concat [ 1 1 1 1], L_0000020cc05563a0, L_0000020cc05563a0, L_0000020cc05563a0, L_0000020cc05563a0;
LS_0000020cc0557660_0_4 .concat [ 1 1 1 1], L_0000020cc05563a0, L_0000020cc05563a0, L_0000020cc05563a0, L_0000020cc05563a0;
LS_0000020cc0557660_0_8 .concat [ 1 1 1 1], L_0000020cc05563a0, L_0000020cc05563a0, L_0000020cc05563a0, L_0000020cc05563a0;
LS_0000020cc0557660_0_12 .concat [ 1 1 1 1], L_0000020cc05563a0, L_0000020cc05563a0, L_0000020cc05563a0, L_0000020cc05563a0;
L_0000020cc0557660 .concat [ 4 4 4 4], LS_0000020cc0557660_0_0, LS_0000020cc0557660_0_4, LS_0000020cc0557660_0_8, LS_0000020cc0557660_0_12;
L_0000020cc05564e0 .concat [ 16 16 0 0], L_0000020cc0556580, L_0000020cc0557660;
S_0000020cc0508d70 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v0000020cc0507e90_0 .net "I", 31 0, L_0000020cc0557980;  alias, 1 drivers
v0000020cc0507350_0 .net *"_ivl_0", 31 0, L_0000020cc0557340;  1 drivers
v0000020cc0506ef0_0 .net *"_ivl_2", 7 0, L_0000020cc0556760;  1 drivers
L_0000020cc0558048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020cc05073f0_0 .net *"_ivl_5", 1 0, L_0000020cc0558048;  1 drivers
L_0000020cc0558090 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000020cc0508bb0_0 .net *"_ivl_6", 31 0, L_0000020cc0558090;  1 drivers
v0000020cc0507b70_0 .net "addr", 5 0, L_0000020cc0556800;  1 drivers
v0000020cc0506e50 .array "imem", 63 0, 31 0;
v0000020cc0507d50_0 .net "read", 0 0, L_0000020cc05b2d40;  alias, 1 drivers
L_0000020cc0557340 .array/port v0000020cc0506e50, L_0000020cc0556760;
L_0000020cc0556760 .concat [ 6 2 0 0], L_0000020cc0556800, L_0000020cc0558048;
L_0000020cc0557980 .functor MUXZ 32, L_0000020cc0558090, L_0000020cc0557340, L_0000020cc05b2d40, C4<>;
S_0000020cc045ea50 .scope module, "immreg" "register" 5 50, 6 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020cc0508c50_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0508250_0 .net "din", 31 0, L_0000020cc05564e0;  alias, 1 drivers
v0000020cc0507a30_0 .var "dout", 31 0;
v0000020cc0507530_0 .net "ld", 0 0, L_0000020cc05b3ec0;  alias, 1 drivers
v0000020cc0508b10_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
S_0000020cc0509bd0 .scope module, "irreg" "register" 5 38, 6 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020cc0507f30_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0508a70_0 .net "din", 31 0, L_0000020cc0557980;  alias, 1 drivers
v0000020cc0507850_0 .var "dout", 31 0;
v0000020cc0508610_0 .net "ld", 0 0, L_0000020cc05b3560;  alias, 1 drivers
v0000020cc05070d0_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
S_0000020cc0509d60 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020cc05086b0_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0508930_0 .net "din", 31 0, L_0000020cc0556940;  alias, 1 drivers
v0000020cc0507fd0_0 .var "dout", 31 0;
v0000020cc05082f0_0 .net "ld", 0 0, L_0000020cc05b36a0;  alias, 1 drivers
v0000020cc0507170_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
S_0000020cc05098b0 .scope module, "memmux" "mux" 5 62, 10 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020cc04df920 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020cc0506f90_0 .net "a", 31 0, v0000020cc0508890_0;  alias, 1 drivers
v0000020cc05089d0_0 .net "b", 31 0, v0000020cc0552d80_0;  alias, 1 drivers
v0000020cc0508110_0 .net "out", 31 0, L_0000020cc0557020;  alias, 1 drivers
v0000020cc0508390_0 .net "s", 0 0, L_0000020cc04d91c0;  alias, 1 drivers
L_0000020cc0557020 .functor MUXZ 32, v0000020cc0508890_0, v0000020cc0552d80_0, L_0000020cc04d91c0, C4<>;
S_0000020cc0509590 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020cc04df020 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020cc05081b0_0 .net "a", 31 0, v0000020cc0508890_0;  alias, 1 drivers
v0000020cc0508430_0 .net "b", 31 0, v0000020cc0553320_0;  alias, 1 drivers
v0000020cc0507df0_0 .net "out", 31 0, L_0000020cc0557160;  alias, 1 drivers
v0000020cc0508570_0 .net "s", 0 0, L_0000020cc05b3420;  alias, 1 drivers
L_0000020cc0557160 .functor MUXZ 32, v0000020cc0508890_0, v0000020cc0553320_0, L_0000020cc05b3420, C4<>;
S_0000020cc0508f50 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020cc04dea20 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020cc0506db0_0 .net "a", 31 0, v0000020cc0552f60_0;  alias, 1 drivers
v0000020cc0508750_0 .net "b", 31 0, v0000020cc0507a30_0;  alias, 1 drivers
v0000020cc05075d0_0 .net "out", 31 0, L_0000020cc0557b60;  alias, 1 drivers
v0000020cc0507210_0 .net "s", 0 0, L_0000020cc05b2480;  alias, 1 drivers
L_0000020cc0557b60 .functor MUXZ 32, v0000020cc0552f60_0, v0000020cc0507a30_0, L_0000020cc05b2480, C4<>;
S_0000020cc0509400 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020cc04df060 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020cc05078f0_0 .net "a", 31 0, L_0000020cc0557020;  alias, 1 drivers
v0000020cc0508070_0 .net "b", 31 0, L_0000020cc05561c0;  alias, 1 drivers
v0000020cc0507490_0 .net "out", 31 0, L_0000020cc0556300;  alias, 1 drivers
v0000020cc05087f0_0 .net "s", 0 0, L_0000020cc05b2a20;  alias, 1 drivers
L_0000020cc0556300 .functor MUXZ 32, L_0000020cc0557020, L_0000020cc05561c0, L_0000020cc05b2a20, C4<>;
S_0000020cc0509a40 .scope module, "npcreg" "register" 5 40, 6 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020cc0507670_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0507710_0 .net "din", 31 0, L_0000020cc0556e40;  alias, 1 drivers
v0000020cc0508890_0 .var "dout", 31 0;
v0000020cc05077b0_0 .net "ld", 0 0, L_0000020cc05b2700;  alias, 1 drivers
v0000020cc0507ad0_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
S_0000020cc05090e0 .scope module, "pcreg" "register" 5 36, 6 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020cc0507990_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc0507c10_0 .net "din", 31 0, L_0000020cc0556300;  alias, 1 drivers
v0000020cc0507cb0_0 .var "dout", 31 0;
v0000020cc050abe0_0 .net "ld", 0 0, L_0000020cc05b3060;  alias, 1 drivers
v0000020cc050b360_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
S_0000020cc0509270 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_0000020cc04d8f20 .functor BUFZ 32, L_0000020cc05575c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020cc04d8ac0 .functor BUFZ 32, L_0000020cc0556120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020cc050b2c0_0 .net *"_ivl_0", 31 0, L_0000020cc05575c0;  1 drivers
v0000020cc050af00_0 .net *"_ivl_10", 6 0, L_0000020cc0556c60;  1 drivers
L_0000020cc0558240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020cc050b180_0 .net *"_ivl_13", 1 0, L_0000020cc0558240;  1 drivers
v0000020cc050a1e0_0 .net *"_ivl_2", 6 0, L_0000020cc05570c0;  1 drivers
L_0000020cc05581f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020cc050a640_0 .net *"_ivl_5", 1 0, L_0000020cc05581f8;  1 drivers
v0000020cc050afa0_0 .net *"_ivl_8", 31 0, L_0000020cc0556120;  1 drivers
v0000020cc050b0e0_0 .net "clk", 0 0, v0000020cc0556bc0_0;  alias, 1 drivers
v0000020cc050b400_0 .net "dr", 4 0, L_0000020cc05569e0;  1 drivers
v0000020cc050a0a0_0 .var/i "k", 31 0;
v0000020cc050bd60_0 .net "rData1", 31 0, L_0000020cc04d8f20;  alias, 1 drivers
v0000020cc050be00_0 .net "rData2", 31 0, L_0000020cc04d8ac0;  alias, 1 drivers
v0000020cc050a5a0 .array "regfile", 31 0, 31 0;
v0000020cc0509f60_0 .net "reset", 0 0, v0000020cc0557700_0;  alias, 1 drivers
v0000020cc050a000_0 .net "sr1", 4 0, L_0000020cc05577a0;  1 drivers
v0000020cc050ac80_0 .net "sr2", 4 0, L_0000020cc0556260;  1 drivers
v0000020cc050ad20_0 .net "wrData", 31 0, L_0000020cc05b2840;  alias, 1 drivers
v0000020cc050a820_0 .net "write", 0 0, L_0000020cc05b3240;  alias, 1 drivers
L_0000020cc05575c0 .array/port v0000020cc050a5a0, L_0000020cc05570c0;
L_0000020cc05570c0 .concat [ 5 2 0 0], L_0000020cc05577a0, L_0000020cc05581f8;
L_0000020cc0556120 .array/port v0000020cc050a5a0, L_0000020cc0556c60;
L_0000020cc0556c60 .concat [ 5 2 0 0], L_0000020cc0556260, L_0000020cc0558240;
S_0000020cc0509720 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_0000020cc046b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020cc04df8a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020cc050aa00_0 .net "a", 31 0, v0000020cc0507fd0_0;  alias, 1 drivers
v0000020cc050bae0_0 .net "b", 31 0, v0000020cc0552d80_0;  alias, 1 drivers
v0000020cc050b4a0_0 .net "out", 31 0, L_0000020cc05b2840;  alias, 1 drivers
v0000020cc050a6e0_0 .net "s", 0 0, L_0000020cc05b2660;  alias, 1 drivers
L_0000020cc05b2840 .functor MUXZ 32, v0000020cc0507fd0_0, v0000020cc0552d80_0, L_0000020cc05b2660, C4<>;
    .scope S_0000020cc05090e0;
T_0 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc050b360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cc0507cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020cc050abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020cc0507c10_0;
    %assign/vec4 v0000020cc0507cb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020cc0508d70;
T_1 ;
    %vpi_call 13 9 "$readmemh", "instr.txt", v0000020cc0506e50 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000020cc0509bd0;
T_2 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc05070d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cc0507850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020cc0508610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000020cc0508a70_0;
    %assign/vec4 v0000020cc0507850_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020cc0509a40;
T_3 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc0507ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cc0508890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020cc05077b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000020cc0507710_0;
    %assign/vec4 v0000020cc0508890_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020cc0509270;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020cc050a5a0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0000020cc0509270;
T_5 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc0509f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cc050a0a0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000020cc050a0a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020cc050a0a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020cc050a5a0, 0, 4;
    %load/vec4 v0000020cc050a0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020cc050a0a0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020cc050a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000020cc050b400_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020cc050b400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020cc050a5a0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000020cc050ad20_0;
    %load/vec4 v0000020cc050b400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020cc050a5a0, 0, 4;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020cc01bd4c0;
T_6 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc0552420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cc0553320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020cc0553640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000020cc0553f00_0;
    %assign/vec4 v0000020cc0553320_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020cc04559f0;
T_7 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc05521a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cc0552f60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020cc0553c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020cc0552100_0;
    %assign/vec4 v0000020cc0552f60_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020cc045ea50;
T_8 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc0508b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cc0507a30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020cc0507530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000020cc0508250_0;
    %assign/vec4 v0000020cc0507a30_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020cc04a34f0;
T_9 ;
    %wait E_0000020cc04df220;
    %load/vec4 v0000020cc05530a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000020cc05524c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %jmp T_9.13;
T_9.2 ;
    %load/vec4 v0000020cc0552560_0;
    %load/vec4 v0000020cc0553280_0;
    %add;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.3 ;
    %load/vec4 v0000020cc0552560_0;
    %load/vec4 v0000020cc0553280_0;
    %sub;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.4 ;
    %load/vec4 v0000020cc0552560_0;
    %load/vec4 v0000020cc0553280_0;
    %and;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.5 ;
    %load/vec4 v0000020cc0552560_0;
    %load/vec4 v0000020cc0553280_0;
    %or;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.6 ;
    %load/vec4 v0000020cc0552560_0;
    %load/vec4 v0000020cc0553280_0;
    %xor;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.7 ;
    %load/vec4 v0000020cc0552560_0;
    %inv;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.8 ;
    %load/vec4 v0000020cc0552560_0;
    %ix/getv 4, v0000020cc0553280_0;
    %shiftl 4;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.9 ;
    %load/vec4 v0000020cc0552560_0;
    %ix/getv 4, v0000020cc0553280_0;
    %shiftl 4;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.10 ;
    %load/vec4 v0000020cc0552560_0;
    %ix/getv 4, v0000020cc0553280_0;
    %shiftr 4;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.11 ;
    %load/vec4 v0000020cc0552560_0;
    %ix/getv 4, v0000020cc0553280_0;
    %shiftr 4;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0000020cc0552560_0;
    %load/vec4 v0000020cc0553280_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000020cc0552380_0, 0, 32;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000020cc04a3680;
T_10 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc0553780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cc0552d80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020cc0552e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000020cc0552ce0_0;
    %assign/vec4 v0000020cc0552d80_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020cc0470630;
T_11 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc0505480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020cc0505200_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000020cc0505200_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020cc0505200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020cc0504ee0, 0, 4;
    %load/vec4 v0000020cc0505200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020cc0505200_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020cc0505520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0000020cc0505660_0;
    %load/vec4 v0000020cc05069c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020cc0504ee0, 0, 4;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020cc0509d60;
T_12 ;
    %wait E_0000020cc04df2e0;
    %load/vec4 v0000020cc0507170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020cc0507fd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020cc05082f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000020cc0508930_0;
    %assign/vec4 v0000020cc0507fd0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020cc04ea580;
T_13 ;
    %wait E_0000020cc04df820;
    %load/vec4 v0000020cc0553aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000020cc0552c40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020cc0553460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020cc0553460_0, 0;
    %jmp T_13.9;
T_13.2 ;
    %delay 1, 0;
    %load/vec4 v0000020cc0552920_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000020cc0552c40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000020cc0553460_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020cc0553460_0, 0;
T_13.11 ;
    %jmp T_13.9;
T_13.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020cc0553460_0, 0;
    %jmp T_13.9;
T_13.4 ;
    %delay 1, 0;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %jmp T_13.27;
T_13.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.27;
T_13.27 ;
    %pop/vec4 1;
    %jmp T_13.16;
T_13.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_13.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_13.38, 6;
    %jmp T_13.39;
T_13.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.39;
T_13.39 ;
    %pop/vec4 1;
    %jmp T_13.16;
T_13.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_13.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.41, 6;
    %jmp T_13.42;
T_13.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.42;
T_13.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.42;
T_13.42 ;
    %pop/vec4 1;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_13.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_13.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_13.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_13.46, 6;
    %jmp T_13.47;
T_13.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.47;
T_13.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.47;
T_13.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.47;
T_13.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.47;
T_13.47 ;
    %pop/vec4 1;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020cc0553460_0, 0;
    %jmp T_13.9;
T_13.5 ;
    %delay 1, 0;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_13.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.49, 6;
    %jmp T_13.50;
T_13.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.50;
T_13.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.50;
T_13.50 ;
    %pop/vec4 1;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_13.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.52;
T_13.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
T_13.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020cc0553460_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %delay 1, 0;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.58;
T_13.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.58;
T_13.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.58;
T_13.55 ;
    %load/vec4 v0000020cc0552920_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_13.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.60, 6;
    %jmp T_13.61;
T_13.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.61;
T_13.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.61;
T_13.61 ;
    %pop/vec4 1;
    %jmp T_13.58;
T_13.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020cc0552c40_0, 4, 5;
    %jmp T_13.58;
T_13.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020cc0553460_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000020cc0552c40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000020cc0553460_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020cc04ea050;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0000020cc0556bc0_0;
    %inv;
    %store/vec4 v0000020cc0556bc0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000020cc04ea050;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cc0556bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020cc0557700_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cc0557700_0, 0, 1;
    %vpi_call 2 22 "$readmemh", "instr_test.txt", v0000020cc0506e50 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000020cc04ea050;
T_16 ;
    %vpi_call 2 27 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020cc04ea050 {0 0 0};
    %vpi_call 2 30 "$monitor", $time, " register values : %d  %d  %d %d %d", &A<v0000020cc050a5a0, 1>, &A<v0000020cc050a5a0, 2>, &A<v0000020cc050a5a0, 3>, &A<v0000020cc050a5a0, 4>, &A<v0000020cc0504ee0, 7> {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
