Analysis & Synthesis report for funct_gen
Tue Dec 02 13:16:36 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0|altsyncram_3871:auto_generated
 15. Parameter Settings for User Entity Instance: ddfs:inst3
 16. Parameter Settings for User Entity Instance: ddfs:inst3|sin_lut:lut_inst
 17. Parameter Settings for User Entity Instance: ALTPLa:inst1|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: frequency_select:inst
 19. Parameter Settings for User Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst
 20. Parameter Settings for Inferred Entity Instance: ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0
 21. Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div2
 23. Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div4
 25. Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div5
 26. Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div3
 27. Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div6
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "ddfs:inst3|sin_lut:lut_inst"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 02 13:16:36 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; funct_gen                                       ;
; Top-level Entity Name              ; funct_gen                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,914                                           ;
;     Total combinational functions  ; 4,912                                           ;
;     Dedicated logic registers      ; 317                                             ;
; Total registers                    ; 317                                             ;
; Total pins                         ; 46                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 11,264                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; funct_gen          ; funct_gen          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+--------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                     ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sin_lut.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/sin_lut.v                                  ;         ;
; frequency_select.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/frequency_select.v                         ;         ;
; DDFS_frequency_converter.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/DDFS_frequency_converter.v                 ;         ;
; ddfs.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ddfs.v                                     ;         ;
; funct_gen.bdf                              ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/funct_gen.bdf                              ;         ;
; ALTPLa.vhd                                 ; yes             ; User Wizard-Generated File                            ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ALTPLa.vhd                                 ;         ;
; freq_divider.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/freq_divider.v                             ;         ;
; sin_lut_init.txt                           ; yes             ; Auto-Found File                                       ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/sin_lut_init.txt                           ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                                     ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                                 ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                              ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                              ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                     ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;         ;
; db/altsyncram_3871.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/altsyncram_3871.tdf                     ;         ;
; db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                 ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                                                                ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                            ;         ;
; db/lpm_divide_tfm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_tfm.tdf                      ;         ;
; db/sign_div_unsign_7nh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_7nh.tdf                 ;         ;
; db/alt_u_div_g5f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_g5f.tdf                       ;         ;
; db/add_sub_lkc.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/add_sub_lkc.tdf                         ;         ;
; db/add_sub_mkc.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/add_sub_mkc.tdf                         ;         ;
; db/lpm_divide_1gm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_1gm.tdf                      ;         ;
; db/sign_div_unsign_bnh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_bnh.tdf                 ;         ;
; db/alt_u_div_o5f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_o5f.tdf                       ;         ;
; db/lpm_divide_jem.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_jem.tdf                      ;         ;
; db/sign_div_unsign_tlh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_tlh.tdf                 ;         ;
; db/alt_u_div_s2f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_s2f.tdf                       ;         ;
; db/lpm_divide_ufm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_ufm.tdf                      ;         ;
; db/sign_div_unsign_8nh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_8nh.tdf                 ;         ;
; db/alt_u_div_i5f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_i5f.tdf                       ;         ;
; db/lpm_divide_2gm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_2gm.tdf                      ;         ;
; db/sign_div_unsign_cnh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_cnh.tdf                 ;         ;
; db/alt_u_div_q5f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_q5f.tdf                       ;         ;
; db/lpm_divide_4gm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_4gm.tdf                      ;         ;
; db/sign_div_unsign_enh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_enh.tdf                 ;         ;
; db/alt_u_div_u5f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_u5f.tdf                       ;         ;
; db/lpm_divide_5gm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/lpm_divide_5gm.tdf                      ;         ;
; db/sign_div_unsign_fnh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/sign_div_unsign_fnh.tdf                 ;         ;
; db/alt_u_div_v5f.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/db/alt_u_div_v5f.tdf                       ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimated Total logic elements              ; 4,914                                      ;
;                                             ;                                            ;
; Total combinational functions               ; 4912                                       ;
; Logic element usage by number of LUT inputs ;                                            ;
;     -- 4 input functions                    ; 1340                                       ;
;     -- 3 input functions                    ; 1219                                       ;
;     -- <=2 input functions                  ; 2353                                       ;
;                                             ;                                            ;
; Logic elements by mode                      ;                                            ;
;     -- normal mode                          ; 3292                                       ;
;     -- arithmetic mode                      ; 1620                                       ;
;                                             ;                                            ;
; Total registers                             ; 317                                        ;
;     -- Dedicated logic registers            ; 317                                        ;
;     -- I/O registers                        ; 0                                          ;
;                                             ;                                            ;
; I/O pins                                    ; 46                                         ;
; Total memory bits                           ; 11264                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                          ;
; Total PLLs                                  ; 1                                          ;
;     -- PLLs                                 ; 1                                          ;
;                                             ;                                            ;
; Maximum fan-out node                        ; ALTPLa:inst1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 314                                        ;
; Total fan-out                               ; 14726                                      ;
; Average fan-out                             ; 2.79                                       ;
+---------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                        ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |funct_gen                                        ; 4912 (0)          ; 317 (0)      ; 11264       ; 0            ; 0       ; 0         ; 46   ; 0            ; |funct_gen                                                                                                                                                                 ; work         ;
;    |ALTPLa:inst1|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|ALTPLa:inst1                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|ALTPLa:inst1|altpll:altpll_component                                                                                                                            ; work         ;
;    |ddfs:inst3|                                   ; 167 (72)          ; 34 (14)      ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|ddfs:inst3                                                                                                                                                      ; work         ;
;       |freq_divider:f_div_inst|                   ; 95 (95)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|ddfs:inst3|freq_divider:f_div_inst                                                                                                                              ; work         ;
;       |sin_lut:lut_inst|                          ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|ddfs:inst3|sin_lut:lut_inst                                                                                                                                     ; work         ;
;          |altsyncram:rom_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0                                                                                                                ; work         ;
;             |altsyncram_3871:auto_generated|      ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0|altsyncram_3871:auto_generated                                                                                 ; work         ;
;    |frequency_select:inst|                        ; 4745 (533)        ; 283 (283)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst                                                                                                                                           ; work         ;
;       |DDFS_frequency_converter:DDFS_f_conv_inst| ; 4212 (123)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst                                                                                                 ; work         ;
;          |lpm_divide:Div0|                        ; 448 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_jem:auto_generated|       ; 448 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div0|lpm_divide_jem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_tlh:divider|      ; 448 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div0|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                   |alt_u_div_s2f:divider|         ; 448 (448)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div0|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_s2f:divider ; work         ;
;          |lpm_divide:Div1|                        ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div1                                                                                 ; work         ;
;             |lpm_divide_tfm:auto_generated|       ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div1|lpm_divide_tfm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_7nh:divider|      ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider                       ; work         ;
;                   |alt_u_div_g5f:divider|         ; 656 (656)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div1|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider ; work         ;
;          |lpm_divide:Div2|                        ; 726 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div2                                                                                 ; work         ;
;             |lpm_divide_1gm:auto_generated|       ; 726 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div2|lpm_divide_1gm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_bnh:divider|      ; 726 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div2|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider                       ; work         ;
;                   |alt_u_div_o5f:divider|         ; 726 (726)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div2|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider ; work         ;
;          |lpm_divide:Div3|                        ; 715 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div3                                                                                 ; work         ;
;             |lpm_divide_4gm:auto_generated|       ; 715 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div3|lpm_divide_4gm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_enh:divider|      ; 715 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div3|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                       ; work         ;
;                   |alt_u_div_u5f:divider|         ; 715 (715)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div3|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider ; work         ;
;          |lpm_divide:Div4|                        ; 653 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div4                                                                                 ; work         ;
;             |lpm_divide_ufm:auto_generated|       ; 653 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div4|lpm_divide_ufm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_8nh:divider|      ; 653 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div4|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider                       ; work         ;
;                   |alt_u_div_i5f:divider|         ; 653 (653)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div4|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider ; work         ;
;          |lpm_divide:Div5|                        ; 495 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div5                                                                                 ; work         ;
;             |lpm_divide_2gm:auto_generated|       ; 495 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div5|lpm_divide_2gm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_cnh:divider|      ; 495 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div5|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ; work         ;
;                   |alt_u_div_q5f:divider|         ; 495 (495)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div5|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider ; work         ;
;          |lpm_divide:Div6|                        ; 396 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div6                                                                                 ; work         ;
;             |lpm_divide_5gm:auto_generated|       ; 396 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div6|lpm_divide_5gm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_fnh:divider|      ; 396 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div6|lpm_divide_5gm:auto_generated|sign_div_unsign_fnh:divider                       ; work         ;
;                   |alt_u_div_v5f:divider|         ; 396 (396)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div6|lpm_divide_5gm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_v5f:divider ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+--------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0|altsyncram_3871:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 12           ; --           ; --           ; 12288 ; db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif ;
+--------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------+------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------+------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |funct_gen|ALTPLa:inst1 ; C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.2 test with VGA DAC and PLL/ALTPLa.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; ddfs:inst3|cont_rt[0..9]               ; Lost fanout        ;
; Total Number of Removed Registers = 10 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 317   ;
; Number of registers using Synchronous Clear  ; 166   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 279   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                        ;
+--------------------------------------+---------------------------------------+------+
; Register Name                        ; Megafunction                          ; Type ;
+--------------------------------------+---------------------------------------+------+
; ddfs:inst3|sin_lut:lut_inst|q[1..11] ; ddfs:inst3|sin_lut:lut_inst|rom_rtl_0 ; RAM  ;
+--------------------------------------+---------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |funct_gen|ddfs:inst3|freq_divider:f_div_inst|count[19]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |funct_gen|ddfs:inst3|freq_divider:f_div_inst|count[16]                          ;
; 6:1                ; 64 bits   ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |funct_gen|frequency_select:inst|counter_b1[57]                                  ;
; 6:1                ; 64 bits   ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |funct_gen|frequency_select:inst|counter_b2[17]                                  ;
; 7:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |funct_gen|frequency_select:inst|counter_long_press_b1[54]                       ;
; 7:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |funct_gen|frequency_select:inst|counter_long_press_b2[34]                       ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |funct_gen|frequency_select:inst|freq_C2[3]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |funct_gen|ddfs:inst3|q_tmp[11]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |funct_gen|ddfs:inst3|addr[4]                                                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |funct_gen|ddfs:inst3|q_VGA[4]                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |funct_gen|frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|fw[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0|altsyncram_3871:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddfs:inst3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                 ;
; ADDR_WIDTH     ; 10    ; Signed Integer                 ;
; MAX_LUT        ; 1024  ; Signed Integer                 ;
; HALF_ADDRESS   ; 512   ; Signed Integer                 ;
; HALF_DATA      ; 2048  ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddfs:inst3|sin_lut:lut_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                  ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLa:inst1|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------+
; Parameter Name                ; Value                    ; Type                   ;
+-------------------------------+--------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                ;
; PLL_TYPE                      ; AUTO                     ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ALTPLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                ;
; LOCK_HIGH                     ; 1                        ; Untyped                ;
; LOCK_LOW                      ; 1                        ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Signed Integer         ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Signed Integer         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                ;
; SKIP_VCO                      ; OFF                      ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                ;
; BANDWIDTH                     ; 0                        ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                ;
; DOWN_SPREAD                   ; 0                        ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 4                        ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                ;
; DPA_DIVIDER                   ; 0                        ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                ;
; VCO_MIN                       ; 0                        ; Untyped                ;
; VCO_MAX                       ; 0                        ; Untyped                ;
; VCO_CENTER                    ; 0                        ; Untyped                ;
; PFD_MIN                       ; 0                        ; Untyped                ;
; PFD_MAX                       ; 0                        ; Untyped                ;
; M_INITIAL                     ; 0                        ; Untyped                ;
; M                             ; 0                        ; Untyped                ;
; N                             ; 1                        ; Untyped                ;
; M2                            ; 1                        ; Untyped                ;
; N2                            ; 1                        ; Untyped                ;
; SS                            ; 1                        ; Untyped                ;
; C0_HIGH                       ; 0                        ; Untyped                ;
; C1_HIGH                       ; 0                        ; Untyped                ;
; C2_HIGH                       ; 0                        ; Untyped                ;
; C3_HIGH                       ; 0                        ; Untyped                ;
; C4_HIGH                       ; 0                        ; Untyped                ;
; C5_HIGH                       ; 0                        ; Untyped                ;
; C6_HIGH                       ; 0                        ; Untyped                ;
; C7_HIGH                       ; 0                        ; Untyped                ;
; C8_HIGH                       ; 0                        ; Untyped                ;
; C9_HIGH                       ; 0                        ; Untyped                ;
; C0_LOW                        ; 0                        ; Untyped                ;
; C1_LOW                        ; 0                        ; Untyped                ;
; C2_LOW                        ; 0                        ; Untyped                ;
; C3_LOW                        ; 0                        ; Untyped                ;
; C4_LOW                        ; 0                        ; Untyped                ;
; C5_LOW                        ; 0                        ; Untyped                ;
; C6_LOW                        ; 0                        ; Untyped                ;
; C7_LOW                        ; 0                        ; Untyped                ;
; C8_LOW                        ; 0                        ; Untyped                ;
; C9_LOW                        ; 0                        ; Untyped                ;
; C0_INITIAL                    ; 0                        ; Untyped                ;
; C1_INITIAL                    ; 0                        ; Untyped                ;
; C2_INITIAL                    ; 0                        ; Untyped                ;
; C3_INITIAL                    ; 0                        ; Untyped                ;
; C4_INITIAL                    ; 0                        ; Untyped                ;
; C5_INITIAL                    ; 0                        ; Untyped                ;
; C6_INITIAL                    ; 0                        ; Untyped                ;
; C7_INITIAL                    ; 0                        ; Untyped                ;
; C8_INITIAL                    ; 0                        ; Untyped                ;
; C9_INITIAL                    ; 0                        ; Untyped                ;
; C0_MODE                       ; BYPASS                   ; Untyped                ;
; C1_MODE                       ; BYPASS                   ; Untyped                ;
; C2_MODE                       ; BYPASS                   ; Untyped                ;
; C3_MODE                       ; BYPASS                   ; Untyped                ;
; C4_MODE                       ; BYPASS                   ; Untyped                ;
; C5_MODE                       ; BYPASS                   ; Untyped                ;
; C6_MODE                       ; BYPASS                   ; Untyped                ;
; C7_MODE                       ; BYPASS                   ; Untyped                ;
; C8_MODE                       ; BYPASS                   ; Untyped                ;
; C9_MODE                       ; BYPASS                   ; Untyped                ;
; C0_PH                         ; 0                        ; Untyped                ;
; C1_PH                         ; 0                        ; Untyped                ;
; C2_PH                         ; 0                        ; Untyped                ;
; C3_PH                         ; 0                        ; Untyped                ;
; C4_PH                         ; 0                        ; Untyped                ;
; C5_PH                         ; 0                        ; Untyped                ;
; C6_PH                         ; 0                        ; Untyped                ;
; C7_PH                         ; 0                        ; Untyped                ;
; C8_PH                         ; 0                        ; Untyped                ;
; C9_PH                         ; 0                        ; Untyped                ;
; L0_HIGH                       ; 1                        ; Untyped                ;
; L1_HIGH                       ; 1                        ; Untyped                ;
; G0_HIGH                       ; 1                        ; Untyped                ;
; G1_HIGH                       ; 1                        ; Untyped                ;
; G2_HIGH                       ; 1                        ; Untyped                ;
; G3_HIGH                       ; 1                        ; Untyped                ;
; E0_HIGH                       ; 1                        ; Untyped                ;
; E1_HIGH                       ; 1                        ; Untyped                ;
; E2_HIGH                       ; 1                        ; Untyped                ;
; E3_HIGH                       ; 1                        ; Untyped                ;
; L0_LOW                        ; 1                        ; Untyped                ;
; L1_LOW                        ; 1                        ; Untyped                ;
; G0_LOW                        ; 1                        ; Untyped                ;
; G1_LOW                        ; 1                        ; Untyped                ;
; G2_LOW                        ; 1                        ; Untyped                ;
; G3_LOW                        ; 1                        ; Untyped                ;
; E0_LOW                        ; 1                        ; Untyped                ;
; E1_LOW                        ; 1                        ; Untyped                ;
; E2_LOW                        ; 1                        ; Untyped                ;
; E3_LOW                        ; 1                        ; Untyped                ;
; L0_INITIAL                    ; 1                        ; Untyped                ;
; L1_INITIAL                    ; 1                        ; Untyped                ;
; G0_INITIAL                    ; 1                        ; Untyped                ;
; G1_INITIAL                    ; 1                        ; Untyped                ;
; G2_INITIAL                    ; 1                        ; Untyped                ;
; G3_INITIAL                    ; 1                        ; Untyped                ;
; E0_INITIAL                    ; 1                        ; Untyped                ;
; E1_INITIAL                    ; 1                        ; Untyped                ;
; E2_INITIAL                    ; 1                        ; Untyped                ;
; E3_INITIAL                    ; 1                        ; Untyped                ;
; L0_MODE                       ; BYPASS                   ; Untyped                ;
; L1_MODE                       ; BYPASS                   ; Untyped                ;
; G0_MODE                       ; BYPASS                   ; Untyped                ;
; G1_MODE                       ; BYPASS                   ; Untyped                ;
; G2_MODE                       ; BYPASS                   ; Untyped                ;
; G3_MODE                       ; BYPASS                   ; Untyped                ;
; E0_MODE                       ; BYPASS                   ; Untyped                ;
; E1_MODE                       ; BYPASS                   ; Untyped                ;
; E2_MODE                       ; BYPASS                   ; Untyped                ;
; E3_MODE                       ; BYPASS                   ; Untyped                ;
; L0_PH                         ; 0                        ; Untyped                ;
; L1_PH                         ; 0                        ; Untyped                ;
; G0_PH                         ; 0                        ; Untyped                ;
; G1_PH                         ; 0                        ; Untyped                ;
; G2_PH                         ; 0                        ; Untyped                ;
; G3_PH                         ; 0                        ; Untyped                ;
; E0_PH                         ; 0                        ; Untyped                ;
; E1_PH                         ; 0                        ; Untyped                ;
; E2_PH                         ; 0                        ; Untyped                ;
; E3_PH                         ; 0                        ; Untyped                ;
; M_PH                          ; 0                        ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                ;
; CLK0_COUNTER                  ; G0                       ; Untyped                ;
; CLK1_COUNTER                  ; G0                       ; Untyped                ;
; CLK2_COUNTER                  ; G0                       ; Untyped                ;
; CLK3_COUNTER                  ; G0                       ; Untyped                ;
; CLK4_COUNTER                  ; G0                       ; Untyped                ;
; CLK5_COUNTER                  ; G0                       ; Untyped                ;
; CLK6_COUNTER                  ; E0                       ; Untyped                ;
; CLK7_COUNTER                  ; E1                       ; Untyped                ;
; CLK8_COUNTER                  ; E2                       ; Untyped                ;
; CLK9_COUNTER                  ; E3                       ; Untyped                ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                ;
; M_TIME_DELAY                  ; 0                        ; Untyped                ;
; N_TIME_DELAY                  ; 0                        ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                ;
; VCO_POST_SCALE                ; 0                        ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                  ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                ;
; WIDTH_CLOCK                   ; 6                        ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE         ;
+-------------------------------+--------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequency_select:inst ;
+----------------+-----------+---------------------------------------+
; Parameter Name ; Value     ; Type                                  ;
+----------------+-----------+---------------------------------------+
; CLK_FREQ       ; 200000000 ; Signed Integer                        ;
+----------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst ;
+----------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                            ;
+----------------+-----------+---------------------------------------------------------------------------------+
; CLK_FREQ       ; 200000000 ; Signed Integer                                                                  ;
+----------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0 ;
+------------------------------------+--------------------------------------------+-----------------+
; Parameter Name                     ; Value                                      ; Type            ;
+------------------------------------+--------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped         ;
; OPERATION_MODE                     ; ROM                                        ; Untyped         ;
; WIDTH_A                            ; 12                                         ; Untyped         ;
; WIDTHAD_A                          ; 10                                         ; Untyped         ;
; NUMWORDS_A                         ; 1024                                       ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped         ;
; WIDTH_B                            ; 1                                          ; Untyped         ;
; WIDTHAD_B                          ; 1                                          ; Untyped         ;
; NUMWORDS_B                         ; 1                                          ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped         ;
; BYTE_SIZE                          ; 8                                          ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped         ;
; INIT_FILE                          ; db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_3871                            ; Untyped         ;
+------------------------------------+--------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_tfm ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 15             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_1gm ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_jem ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 21             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ufm ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 25             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 18             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div6 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 27             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_5gm ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; ALTPLa:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 12                                               ;
;     -- NUMWORDS_A                         ; 1024                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddfs:inst3|sin_lut:lut_inst"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 02 13:16:28 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off funct_gen -c funct_gen
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file sin_lut.v
    Info (12023): Found entity 1: sin_lut
Info (12021): Found 1 design units, including 1 entities, in source file frequency_select.v
    Info (12023): Found entity 1: frequency_select
Info (12021): Found 1 design units, including 1 entities, in source file ddfs_frequency_converter.v
    Info (12023): Found entity 1: DDFS_frequency_converter
Info (12021): Found 1 design units, including 1 entities, in source file ddfs.v
    Info (12023): Found entity 1: ddfs
Info (12021): Found 1 design units, including 1 entities, in source file funct_gen.bdf
    Info (12023): Found entity 1: funct_gen
Info (12021): Found 2 design units, including 1 entities, in source file altpla.vhd
    Info (12022): Found design unit 1: altpla-SYN
    Info (12023): Found entity 1: ALTPLa
Info (12021): Found 1 design units, including 1 entities, in source file freq_divider.v
    Info (12023): Found entity 1: freq_divider
Info (12127): Elaborating entity "funct_gen" for the top level hierarchy
Info (12128): Elaborating entity "ddfs" for hierarchy "ddfs:inst3"
Warning (10230): Verilog HDL assignment warning at ddfs.v(67): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ddfs.v(81): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ddfs.v(97): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ddfs.v(103): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ddfs.v(114): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ddfs.v(125): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ddfs.v(130): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "sin_lut" for hierarchy "ddfs:inst3|sin_lut:lut_inst"
Warning (10030): Net "rom.data_a" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "freq_divider" for hierarchy "ddfs:inst3|freq_divider:f_div_inst"
Warning (10230): Verilog HDL assignment warning at freq_divider.v(33): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(34): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(37): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(38): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(41): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(42): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(45): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(46): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(49): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(50): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(53): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(54): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(57): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(58): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(61): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(62): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "ALTPLa" for hierarchy "ALTPLa:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "ALTPLa:inst1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ALTPLa:inst1|altpll:altpll_component"
Info (12133): Instantiated megafunction "ALTPLa:inst1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ALTPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "frequency_select" for hierarchy "frequency_select:inst"
Info (12128): Elaborating entity "DDFS_frequency_converter" for hierarchy "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst"
Warning (10230): Verilog HDL assignment warning at DDFS_frequency_converter.v(21): truncated value with size 64 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at DDFS_frequency_converter.v(22): truncated value with size 64 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at DDFS_frequency_converter.v(23): truncated value with size 64 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at DDFS_frequency_converter.v(24): truncated value with size 64 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at DDFS_frequency_converter.v(25): truncated value with size 64 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at DDFS_frequency_converter.v(26): truncated value with size 64 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at DDFS_frequency_converter.v(27): truncated value with size 64 to match size of target (7)
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ddfs:inst3|sin_lut:lut_inst|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|Div6"
Info (12130): Elaborated megafunction instantiation "ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/funct_gen.ram0_sin_lut_da7c88ef.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3871.tdf
    Info (12023): Found entity 1: altsyncram_3871
Info (12130): Elaborated megafunction instantiation "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div1"
Info (12133): Instantiated megafunction "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf
    Info (12023): Found entity 1: lpm_divide_tfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf
    Info (12023): Found entity 1: alt_u_div_g5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div2"
Info (12133): Instantiated megafunction "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf
    Info (12023): Found entity 1: lpm_divide_1gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf
    Info (12023): Found entity 1: alt_u_div_o5f
Info (12130): Elaborated megafunction instantiation "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jem.tdf
    Info (12023): Found entity 1: lpm_divide_jem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f
Info (12130): Elaborated megafunction instantiation "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div4"
Info (12133): Instantiated megafunction "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "21"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ufm.tdf
    Info (12023): Found entity 1: lpm_divide_ufm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i5f.tdf
    Info (12023): Found entity 1: alt_u_div_i5f
Info (12130): Elaborated megafunction instantiation "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div5"
Info (12133): Instantiated megafunction "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf
    Info (12023): Found entity 1: lpm_divide_2gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf
    Info (12023): Found entity 1: alt_u_div_q5f
Info (12130): Elaborated megafunction instantiation "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div3"
Info (12133): Instantiated megafunction "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4gm.tdf
    Info (12023): Found entity 1: lpm_divide_4gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u5f.tdf
    Info (12023): Found entity 1: alt_u_div_u5f
Info (12130): Elaborated megafunction instantiation "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div6"
Info (12133): Instantiated megafunction "frequency_select:inst|DDFS_frequency_converter:DDFS_f_conv_inst|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5gm.tdf
    Info (12023): Found entity 1: lpm_divide_5gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf
    Info (12023): Found entity 1: alt_u_div_v5f
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ddfs:inst3|sin_lut:lut_inst|altsyncram:rom_rtl_0|altsyncram_3871:auto_generated|ram_block1a0"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4972 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 4914 logic cells
    Info (21064): Implemented 11 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4799 megabytes
    Info: Processing ended: Tue Dec 02 13:16:36 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


