ISim log file
Running: D:\electrical engineering\computer Architecture\project\phase1\verilog code\CA_Project_Phase1\DataMemory_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1/DataMemory_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
