INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:30:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 2.016ns (28.056%)  route 5.170ns (71.944%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1782, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X26Y71         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=52, routed)          0.440     1.164    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X25Y71         LUT5 (Prop_lut5_I0_O)        0.043     1.207 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.207    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.458 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.458    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.507 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.660 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/O[1]
                         net (fo=9, routed)           0.421     2.081    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_6
    SLICE_X27Y75         LUT3 (Prop_lut3_I1_O)        0.125     2.206 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17/O
                         net (fo=34, routed)          0.809     3.015    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17_n_0
    SLICE_X19Y65         LUT6 (Prop_lut6_I0_O)        0.129     3.144 r  lsq1/handshake_lsq_lsq1_core/dataReg[7]_i_3/O
                         net (fo=2, routed)           0.489     3.633    lsq1/handshake_lsq_lsq1_core/dataReg[7]_i_3_n_0
    SLICE_X24Y68         LUT6 (Prop_lut6_I4_O)        0.043     3.676 r  lsq1/handshake_lsq_lsq1_core/level4_c1[10]_i_2/O
                         net (fo=8, routed)           0.456     4.132    lsq1/handshake_lsq_lsq1_core/level4_c1[10]_i_2_n_0
    SLICE_X29Y73         LUT4 (Prop_lut4_I2_O)        0.043     4.175 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_11/O
                         net (fo=1, routed)           0.409     4.584    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_11_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.043     4.627 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5/O
                         net (fo=3, routed)           0.483     5.111    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.043     5.154 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_9/O
                         net (fo=3, routed)           0.222     5.376    load1/data_tehb/control/excRt_c5_reg[0]_0
    SLICE_X31Y81         LUT3 (Prop_lut3_I1_O)        0.043     5.419 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.419    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.606 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.606    addf0/operator/ltOp_carry__2_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.733 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.415     6.148    addf0/operator/CO[0]
    SLICE_X32Y81         LUT2 (Prop_lut2_I0_O)        0.140     6.288 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.288    addf0/operator/p_1_in[1]
    SLICE_X32Y81         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.220     6.508 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.406     6.914    addf0/operator/RightShifterComponent/O[2]
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.118     7.032 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=8, routed)           0.230     7.261    addf0/operator/RightShifterComponent/level4_c1[25]_i_2_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.043     7.304 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.389     7.694    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1782, unset)         0.483     8.683    addf0/operator/RightShifterComponent/clk
    SLICE_X34Y82         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X34Y82         FDRE (Setup_fdre_C_R)       -0.295     8.352    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  0.659    




