{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698670679692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698670679693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 18:27:59 2023 " "Processing started: Mon Oct 30 18:27:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698670679693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698670679693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off srlatch -c srlatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off srlatch -c srlatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698670679693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698670680313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698670680314 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux srlatch.v " "Entity \"mux\" obtained from \"srlatch.v\" instead of from Quartus Prime megafunction library" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1698670689969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlatch.v 5 5 " "Found 5 design units, including 5 entities, in source file srlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlatch " "Found entity 1: srlatch" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698670689970 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate " "Found entity 2: not_gate" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698670689970 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate " "Found entity 3: and_gate" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698670689970 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate " "Found entity 4: or_gate" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698670689970 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698670689970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698670689970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlatch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file srlatch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlatch_tb " "Found entity 1: srlatch_tb" {  } { { "srlatch_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698670689972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698670689972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qbar srlatch.v(6) " "Verilog HDL Implicit Net warning at srlatch.v(6): created implicit net for \"qbar\"" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698670689973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q srlatch.v(6) " "Verilog HDL Implicit Net warning at srlatch.v(6): created implicit net for \"q\"" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698670689974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out srlatch.v(8) " "Verilog HDL Implicit Net warning at srlatch.v(8): created implicit net for \"out\"" {  } { { "srlatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698670689974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "srlatch " "Elaborating entity \"srlatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698670690036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:a3 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:a3\"" {  } { { "srlatch.v" "a3" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698670690072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:m1 " "Elaborating entity \"mux\" for hierarchy \"mux:m1\"" {  } { { "srlatch.v" "m1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698670690078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate mux:m1\|not_gate:n1 " "Elaborating entity \"not_gate\" for hierarchy \"mux:m1\|not_gate:n1\"" {  } { { "srlatch.v" "n1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698670690085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate mux:m1\|or_gate:o2 " "Elaborating entity \"or_gate\" for hierarchy \"mux:m1\|or_gate:o2\"" {  } { { "srlatch.v" "o2" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698670690093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698670690609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698670691162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698670691162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698670691258 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698670691258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698670691258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698670691258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698670691282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 18:28:11 2023 " "Processing ended: Mon Oct 30 18:28:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698670691282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698670691282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698670691282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698670691282 ""}
