git clone --depth 1 --no-tags https://github.com/cordeiroewerton/LASD-UFCG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651275854
git clone --depth 1 --no-tags https://github.com/kesh1508/K_DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652303119
git clone --depth 1 --no-tags https://github.com/licy-gh/rvcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656606483
git clone --depth 1 --no-tags https://github.com/LuisGuiOli/pblfinal3-20230621T001530Z-001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656429402
git clone --depth 1 --no-tags https://github.com/Vedant-thereal/ALU_8_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656503237
git clone --depth 1 --no-tags https://github.com/LLTTYYY/-fpga-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656479408
git clone --depth 1 --no-tags https://github.com/ahmetkurklu/de10lite-adxl-i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655648099
git clone --depth 1 --no-tags https://github.com/lumensss/spi_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656288974
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/DigiDoggs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656256912
git clone --depth 1 --no-tags https://github.com/cho-hm02123/Digital_Hardware_System_Design_Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649575471
git clone --depth 1 --no-tags https://github.com/pm-yinl/100M.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653547230
git clone --depth 1 --no-tags https://github.com/deck11/tcl_s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653245666
git clone --depth 1 --no-tags https://github.com/PIRIADHARSI/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652966007
git clone --depth 1 --no-tags https://github.com/AyaHusein2001/adders_mania.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655030583
git clone --depth 1 --no-tags https://github.com/Mahima-150/project_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655187847
git clone --depth 1 --no-tags https://github.com/InsungHeo/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654431850
git clone --depth 1 --no-tags https://github.com/VinkeshBansal/Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649794056
git clone --depth 1 --no-tags https://github.com/AmirEfi/Traffic-Light-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650532837
git clone --depth 1 --no-tags https://github.com/DiogoDSJ/PBL-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650110470
git clone --depth 1 --no-tags https://github.com/tinebp/vortex_pnnl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651569904
git clone --depth 1 --no-tags https://github.com/Kurtlike/riscVModified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652574266
git clone --depth 1 --no-tags https://github.com/Yong12315/ZYNQ_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652632569
git clone --depth 1 --no-tags https://github.com/binfu1/vivado-gt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652460855
git clone --depth 1 --no-tags https://github.com/felixzheng02/yadan_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652641367
git clone --depth 1 --no-tags https://github.com/Mikkhael/JOS_Projekt_Morse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652358260
git clone --depth 1 --no-tags https://github.com/neha-sawant03/Vedic-Multiplier-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652525407
git clone --depth 1 --no-tags https://github.com/trilogysci/xasted.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652201950
git clone --depth 1 --no-tags https://github.com/Ju-Can/FPGA-Music-Tuner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652688224
git clone --depth 1 --no-tags https://github.com/harith-abeysinghe/co224-lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650450022
git clone --depth 1 --no-tags https://github.com/lihm21/sun_ass5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651345976
git clone --depth 1 --no-tags https://github.com/spjh14512/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651382988
git clone --depth 1 --no-tags https://github.com/ravivarmaece/yen_car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651530561
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652061459
git clone --depth 1 --no-tags https://github.com/VedantNipane/Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651984081
git clone --depth 1 --no-tags https://github.com/tuz358/td4cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652073496
git clone --depth 1 --no-tags https://github.com/Klee1453/cs3labx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652194660
git clone --depth 1 --no-tags https://github.com/Ponti17/tang-nano-9k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652705727
git clone --depth 1 --no-tags https://github.com/nanikeet/python.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653920995
git clone --depth 1 --no-tags https://github.com/ItteRevanth/Verilog_Hardware_Implementation_Models.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654893475
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651212780
git clone --depth 1 --no-tags https://github.com/inc-code-42/Binary-GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652107013
git clone --depth 1 --no-tags https://github.com/Ivanqi/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654160336
git clone --depth 1 --no-tags https://github.com/arjungupta0001/Overlapping-Sequence-Detector-Using-Mealy-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656102729
git clone --depth 1 --no-tags https://github.com/Brighter6013/jacky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655717660
git clone --depth 1 --no-tags https://github.com/marchenkoiv/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656854876
git clone --depth 1 --no-tags https://github.com/ccl19/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656787024
git clone --depth 1 --no-tags https://github.com/harikrishnan4697/BCDTo7Segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656608195
git clone --depth 1 --no-tags https://github.com/arjunsahajan/enhanced_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652214049
git clone --depth 1 --no-tags https://github.com/JK3328/TESTRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653278714
git clone --depth 1 --no-tags https://github.com/MustafaEgeAtay/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649624671
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-pipermintwala.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649555335
git clone --depth 1 --no-tags https://github.com/RaulprTech/Pseudo-Softmax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650017537
git clone --depth 1 --no-tags https://github.com/Diana0525/Express_box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649961454
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_ethgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649908820
git clone --depth 1 --no-tags https://github.com/arjunsahajan/simple_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649969278
git clone --depth 1 --no-tags https://github.com/deepakg96/8-Bit-Non-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652015279
git clone --depth 1 --no-tags https://github.com/htmos6/ARM-Pipelined-Processor-With-Branch-Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651428600
git clone --depth 1 --no-tags https://github.com/White-Sunday/Arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649652566
git clone --depth 1 --no-tags https://github.com/RWRI/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651943557
git clone --depth 1 --no-tags https://github.com/eirigoyenn/riscv-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651141031
git clone --depth 1 --no-tags https://github.com/RohanS-14/Router_1x3_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651829077
git clone --depth 1 --no-tags https://github.com/mchtilianov/ecp5-BlinkyLED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654610213
git clone --depth 1 --no-tags https://github.com/aadhamm/OFDM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653323763
git clone --depth 1 --no-tags https://github.com/Tharun-Dyanish-S/hackcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655641544
git clone --depth 1 --no-tags https://github.com/Edo2001Hakobyan/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650134501
git clone --depth 1 --no-tags https://github.com/nicedayd/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650654772
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654383859
git clone --depth 1 --no-tags https://github.com/abahadirt/Assignment1_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654170212
git clone --depth 1 --no-tags https://github.com/swayam141102/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654437038
git clone --depth 1 --no-tags https://github.com/WegdanAli13/ahb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656650694
git clone --depth 1 --no-tags https://github.com/FW1212/EE-NTHU-LogicDesign-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656256649
git clone --depth 1 --no-tags https://github.com/kareefardi/openlane-aes_user_project_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656287676
git clone --depth 1 --no-tags https://github.com/richa-singh01/-UART-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655837219
git clone --depth 1 --no-tags https://github.com/AkithaPathirana/8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655979705
git clone --depth 1 --no-tags https://github.com/dyannd/verilog-8bit-mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655888357
git clone --depth 1 --no-tags https://github.com/harikrishnan4697/Unit2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655863781
git clone --depth 1 --no-tags https://github.com/hungpio89/School_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656560700
git clone --depth 1 --no-tags https://github.com/dgragnaniello/on-chip_spike_detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654126942
git clone --depth 1 --no-tags https://github.com/matztron/fabulous_fpga_clone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649706876
git clone --depth 1 --no-tags https://github.com/leonow32/verilog-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662667491
git clone --depth 1 --no-tags https://github.com/aq12138/Git_Bilbili.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658814105
git clone --depth 1 --no-tags https://github.com/linux1299/DandRiscvSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658315926
git clone --depth 1 --no-tags https://github.com/suraj1singh2460/Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660606364
git clone --depth 1 --no-tags https://github.com/johnwinans/Verilog-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658400668
git clone --depth 1 --no-tags https://github.com/greatscottgadgets/luna-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657669877
git clone --depth 1 --no-tags https://github.com/ZhiyuanYan/RISCV-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663050865
git clone --depth 1 --no-tags https://github.com/antongale/arcade-taitosj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661729675
git clone --depth 1 --no-tags https://github.com/skerr92/DungV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657749049
git clone --depth 1 --no-tags https://github.com/Cocororoo/GenshinMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659709378
git clone --depth 1 --no-tags https://github.com/maksyuki/StarrySky-res.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659518175
git clone --depth 1 --no-tags https://github.com/Hashmi-Vardhan/AHB-to-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663083400
git clone --depth 1 --no-tags https://github.com/ibraheemalayan/Verilog_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658713494
git clone --depth 1 --no-tags https://github.com/Lucky8882/Reed_solomon-ECC-Encoder-Design-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660038529
git clone --depth 1 --no-tags https://github.com/esl-epfl/x-heep-femu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660582550
git clone --depth 1 --no-tags https://github.com/akash-ambekar/VSD-5-DAYS-TCL-SCRIPTING-WORKSHOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662227877
