
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.32+66 (git sha1 2f901a829, clang 15.0.7 -fPIC -Os)


-- Executing script file `lutram.ys' --

1. Executing Verilog-2005 frontend: ../common/lutram.v
Parsing Verilog input from `../common/lutram.v' to AST representation.
Generating RTLIL representation for module `\lutram_1w1r'.
Generating RTLIL representation for module `\lutram_1w3r'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \lutram_1w1r

2.2. Analyzing design hierarchy..
Top module:  \lutram_1w1r
Removing unused module `\lutram_1w3r'.
Removed 1 unused modules.

3. Executing SYNTH_NANOXPLORE pass.

3.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

3.2. Executing HIERARCHY pass (managing design hierarchy).

3.2.1. Analyzing design hierarchy..
Top module:  \lutram_1w1r

3.2.2. Analyzing design hierarchy..
Top module:  \lutram_1w1r
Removed 0 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$308 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$136 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$66 in module NX_DFF.
Marked 1 switch rules as full_case in process $proc$../common/lutram.v:13$2 in module lutram_1w1r.
Removed a total of 0 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 109 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$67'.
  Set init value: \O = 1'x

3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$66'.

3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$308'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$306_EN[35:0]$315
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$306_DATA[35:0]$314
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$306_ADDR[4:0]$313
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$136'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$134_EN[17:0]$143
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$134_DATA[17:0]$142
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$134_ADDR[5:0]$141
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$67'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$66'.
     1/1: $0\O[0:0]
Creating decoders for process `\lutram_1w1r.$proc$../common/lutram.v:13$2'.
     1/3: $1$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$8
     2/3: $1$memwr$\ram$../common/lutram.v:16$1_DATA[7:0]$7
     3/3: $1$memwr$\ram$../common/lutram.v:16$1_ADDR[5:0]$6

3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$274_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$275_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$276_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$277_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$278_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$279_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$280_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$281_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$282_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$283_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$284_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$285_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$286_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$287_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$288_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$289_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$290_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$291_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$292_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$293_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$294_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$295_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$296_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$297_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$298_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$299_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$300_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$301_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$302_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$303_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$304_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$305_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$306_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$308'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$306_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$308'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$306_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$308'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$70_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$71_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$72_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$73_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$74_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$75_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$76_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$77_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$78_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$79_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$80_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$81_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$82_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$83_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$84_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$85_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$86_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$87_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$88_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$89_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$90_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$91_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$92_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$93_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$94_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$95_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$96_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$97_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$98_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$99_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$100_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$101_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$102_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$103_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$104_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$105_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$106_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$107_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$108_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$109_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$110_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$111_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$112_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$113_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$114_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$115_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$116_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$117_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$118_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$119_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$120_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$121_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$122_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$123_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$124_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$125_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$126_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$127_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$128_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$129_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$130_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$131_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$132_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$133_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$134_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$136'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$134_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$136'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$134_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$136'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$66'.
  created $adff cell `$procdff$418' with positive edge clock and positive level reset.
Creating register for signal `\lutram_1w1r.\q_a' using process `\lutram_1w1r.$proc$../common/lutram.v:13$2'.
  created $dff cell `$procdff$419' with positive edge clock.
Creating register for signal `\lutram_1w1r.$memwr$\ram$../common/lutram.v:16$1_ADDR' using process `\lutram_1w1r.$proc$../common/lutram.v:13$2'.
  created $dff cell `$procdff$420' with positive edge clock.
Creating register for signal `\lutram_1w1r.$memwr$\ram$../common/lutram.v:16$1_DATA' using process `\lutram_1w1r.$proc$../common/lutram.v:13$2'.
  created $dff cell `$procdff$421' with positive edge clock.
Creating register for signal `\lutram_1w1r.$memwr$\ram$../common/lutram.v:16$1_EN' using process `\lutram_1w1r.$proc$../common/lutram.v:13$2'.
  created $dff cell `$procdff$422' with positive edge clock.

3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$349'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$308'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$209'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$136'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$67'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$66'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$66'.
Found and cleaned up 1 empty switch in `\lutram_1w1r.$proc$../common/lutram.v:13$2'.
Removing empty process `lutram_1w1r.$proc$../common/lutram.v:13$2'.
Cleaned up 4 empty switches.

3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.4. Executing FLATTEN pass (flatten design).

3.5. Executing TRIBUF pass.

3.6. Executing DEMINOUT pass (demote inout ports to input or output).

3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..
Removed 3 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

3.9. Executing CHECK pass (checking for obvious problems).
Checking module lutram_1w1r...
Found and reported 0 problems.

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
    Consolidated identical input bits for $mux cell $procmux$404:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [0]
      New connections: $0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [7:1] = { $0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [0] $0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [0] $0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [0] $0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [0] $0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [0] $0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [0] $0$memwr$\ram$../common/lutram.v:16$1_EN[7:0]$5 [0] }
  Optimizing cells in module \lutram_1w1r.
Performed a total of 1 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.10.6. Executing OPT_DFF pass (perform DFF optimizations).

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.10.9. Rerunning OPT passes. (Maybe there is more to do..)

3.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

3.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
Performed a total of 0 changes.

3.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.10.13. Executing OPT_DFF pass (perform DFF optimizations).

3.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.10.16. Finished OPT passes. (There is nothing left to do.)

3.11. Executing FSM pass (extract and optimize FSM).

3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
Performed a total of 0 changes.

3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.12.6. Executing OPT_DFF pass (perform DFF optimizations).

3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.12.9. Finished OPT passes. (There is nothing left to do.)

3.13. Executing WREDUCE pass (reducing word size of cells).

3.14. Executing PEEPOPT pass (run peephole optimizers).

3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.16. Executing SHARE pass (SAT-based resource sharing).

3.17. Executing TECHMAP pass (map to technology primitives).

3.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

3.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module lutram_1w1r:
  created 0 $alu and 0 $macc cells.

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

3.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
Performed a total of 0 changes.

3.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.22.6. Executing OPT_DFF pass (perform DFF optimizations).

3.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.22.9. Finished OPT passes. (There is nothing left to do.)

3.23. Executing MEMORY pass.

3.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing lutram_1w1r.ram write port 0.

3.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\lutram_1w1r': merging output FF to cell.
    Write port 0: non-transparent.

3.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

3.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory lutram_1w1r.ram via $__NX_XRFB_64x18_
Extracted data FF from read port 0 of lutram_1w1r.ram: $\ram$rdreg[0]
<suppressed ~84 debug messages>

3.26. Executing TECHMAP pass (map to technology primitives).

3.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

3.26.2. Continuing TECHMAP pass.
Using template $paramod$62fb631cabdb1c6eef7bfccd8f3b2f5b54f9060b\$__NX_XRFB_64x18_ for cells of type $__NX_XRFB_64x18_.
No more expansions possible.
<suppressed ~29 debug messages>

3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.28. Executing OPT pass (performing simple optimizations).

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.
<suppressed ~3 debug messages>

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
Performed a total of 0 changes.

3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.28.6. Executing OPT_SHARE pass.

3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.28.10. Rerunning OPT passes. (Maybe there is more to do..)

3.28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.28.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
Performed a total of 0 changes.

3.28.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.28.14. Executing OPT_SHARE pass.

3.28.15. Executing OPT_DFF pass (perform DFF optimizations).

3.28.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.28.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.28.18. Finished OPT passes. (There is nothing left to do.)

3.29. Executing TECHMAP pass (map to technology primitives).

3.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.29.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~74 debug messages>

3.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

3.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.3. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
No more expansions possible.
<suppressed ~93 debug messages>

3.32. Executing OPT pass (performing simple optimizations).

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
Performed a total of 0 changes.

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.32.6. Executing OPT_SHARE pass.

3.32.7. Executing OPT_DFF pass (perform DFF optimizations).

3.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

3.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.32.10. Rerunning OPT passes. (Maybe there is more to do..)

3.32.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.32.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
Performed a total of 0 changes.

3.32.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.32.14. Executing OPT_SHARE pass.

3.32.15. Executing OPT_DFF pass (perform DFF optimizations).

3.32.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.32.18. Finished OPT passes. (There is nothing left to do.)

3.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

3.34. Executing TECHMAP pass (map to technology primitives).

3.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

3.34.2. Continuing TECHMAP pass.
Using template $paramod$e24b96afad266a42c83b11cce5397e8435b9fe6b\NX_DFF for cells of type NX_DFF.
No more expansions possible.
<suppressed ~32 debug messages>

3.35. Executing ABC9 pass.

3.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

3.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

3.35.3. Executing PROC pass (convert processes to netlists).

3.35.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.35.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$702 in module $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.
Removed a total of 0 dead cases.

3.35.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 68 assignments to connections.

3.35.3.4. Executing PROC_INIT pass (extract init attributes).

3.35.3.5. Executing PROC_ARST pass (detect async resets in processes).

3.35.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

3.35.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
Creating decoders for process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$702'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$700_EN[17:0]$707
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$700_DATA[17:0]$709
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$700_ADDR[5:0]$708

3.35.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.35.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$676_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$663_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$648_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$678_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$657_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$658_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$683_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$684_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$662_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$677_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.\i' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$690_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$669_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$671_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$664_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$660_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$672_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$681_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$659_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$649_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$667_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$666_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$679_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$670_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$682_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$668_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$674_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$661_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$685_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$680_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$647_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$675_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$646_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$691_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$692_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$687_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$693_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$694_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$699_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$695_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$688_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$696_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$697_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$689_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$673_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$636_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$686_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$698_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$655_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$654_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$652_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$650_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$656_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$639_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$637_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$640_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$643_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$642_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$641_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$665_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$651_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$653_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$644_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$645_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$638_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$700_EN' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$702'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$700_ADDR' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$702'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$700_DATA' using process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$702'.
  created $dff cell `$procdff$851' with positive edge clock.

3.35.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.35.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$775'.
Found and cleaned up 1 empty switch in `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$702'.
Cleaned up 1 empty switch.

3.35.3.12. Executing OPT_EXPR pass (perform const folding).

3.35.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module lutram_1w1r.
Found 0 SCCs.

3.35.5. Executing ABC9_OPS pass (helper functions for ABC9).

3.35.6. Executing PROC pass (convert processes to netlists).

3.35.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.35.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.35.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.35.6.4. Executing PROC_INIT pass (extract init attributes).

3.35.6.5. Executing PROC_ARST pass (detect async resets in processes).

3.35.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.35.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.35.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.35.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.35.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.35.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.35.6.12. Executing OPT_EXPR pass (perform const folding).

3.35.7. Executing TECHMAP pass (map to technology primitives).

3.35.7.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.35.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~82 debug messages>

3.35.8. Executing OPT pass (performing simple optimizations).

3.35.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.

3.35.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18'.
Removed a total of 0 cells.

3.35.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.35.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.
Performed a total of 0 changes.

3.35.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18'.
Removed a total of 0 cells.

3.35.8.6. Executing OPT_DFF pass (perform DFF optimizations).

3.35.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18..

3.35.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.

3.35.8.9. Finished OPT passes. (There is nothing left to do.)

3.35.9. Executing TECHMAP pass (map to technology primitives).

3.35.9.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

3.35.9.2. Continuing TECHMAP pass.
Using template $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18 for cells of type $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.
No more expansions possible.
<suppressed ~4 debug messages>

3.35.10. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

3.35.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

3.35.12. Executing ABC9_OPS pass (helper functions for ABC9).

3.35.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

3.35.14. Executing TECHMAP pass (map to technology primitives).

3.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~86 debug messages>

3.35.15. Executing OPT pass (performing simple optimizations).

3.35.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.35.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.35.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lutram_1w1r..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.35.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lutram_1w1r.
Performed a total of 0 changes.

3.35.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.35.15.6. Executing OPT_DFF pass (perform DFF optimizations).

3.35.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..

3.35.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.35.15.9. Finished OPT passes. (There is nothing left to do.)

3.35.16. Executing AIGMAP pass (map logic to AIG).

3.35.17. Executing AIGMAP pass (map logic to AIG).
Module lutram_1w1r: replaced 0 cells with 0 new cells, skipped 10 cells.
  not replaced 3 cell types:
       1 $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18_$abc9_byp
       8 $__NX_DFF_SYNCONLY
       1 $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18

3.35.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

3.35.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

3.35.17.3. Executing XAIGER backend.
<suppressed ~19 debug messages>
Extracted 0 AND gates and 62 wires from module `lutram_1w1r' to a netlist network with 42 inputs and 16 outputs.

3.35.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

3.35.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     42/     16  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 1  bb = 1
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     42/     16  and =       0  lev =    0 (0.00)  mem = 0.00 MB  ch =    0  box = 1  bb = 1
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =       0.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del = 2111.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del = 2111.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del = 2111.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: F:  Del = 2111.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del = 2111.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del = 2111.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     42/     16  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 1  bb = 1
ABC: Mapping (K=0)  :  lut =      0  edge =       0  lev =    0 (0.00)  levB =    1  mem = 0.00 MB
ABC: LUT = 0 : Ave = 0.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

3.35.17.6. Executing AIGER frontend.
<suppressed ~128 debug messages>
Removed 0 unused cells and 127 unused wires.

3.35.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:   $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18_$abc9_byp cells:        1
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

3.35.18. Executing TECHMAP pass (map to technology primitives).

3.35.18.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

3.35.18.2. Continuing TECHMAP pass.
Using template $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18 for cells of type $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18.
Using template $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18_$abc9_byp for cells of type $paramod$49b2cd8c535bbd39673ecc4e7f0448376eb3887b\NX_XRFB_64x18_$abc9_byp.
No more expansions possible.
<suppressed ~9 debug messages>

3.36. Executing TECHMAP pass (map to technology primitives).

3.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

3.36.2. Continuing TECHMAP pass.
Using template $paramod$28b574b84757742d13324aa2084beae945e1aa2c\$__NX_DFF_SYNCONLY for cells of type $__NX_DFF_SYNCONLY.
No more expansions possible.
<suppressed ~30 debug messages>

3.37. Executing TECHMAP pass (map to technology primitives).

3.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

3.37.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

3.38. Executing OPT pass (performing simple optimizations).

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lutram_1w1r.

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lutram_1w1r'.
Removed a total of 0 cells.

3.38.3. Executing OPT_DFF pass (perform DFF optimizations).

3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lutram_1w1r..
Removed 0 unused cells and 133 unused wires.
<suppressed ~1 debug messages>

3.38.5. Finished fast OPT passes.

3.39. Executing AUTONAME pass.
Renamed 19 objects in module lutram_1w1r (2 iterations).
<suppressed ~19 debug messages>

3.40. Executing HIERARCHY pass (managing design hierarchy).

3.40.1. Analyzing design hierarchy..
Top module:  \lutram_1w1r

3.40.2. Analyzing design hierarchy..
Top module:  \lutram_1w1r
Removed 0 unused modules.

3.41. Printing statistics.

=== lutram_1w1r ===

   Number of wires:                 16
   Number of wire bits:             42
   Number of public wires:          16
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     NX_DFF                          8
     NX_XRFB_64x18                   1

3.42. Executing CHECK pass (checking for obvious problems).
Checking module lutram_1w1r...
Found and reported 0 problems.

End of script. Logfile hash: fa6ca89195, CPU: user 0.13s system 0.01s, MEM: 24.80 MB peak
Yosys 0.32+66 (git sha1 2f901a829, clang 15.0.7 -fPIC -Os)
Time spent: 27% 21x read_verilog (0 sec), 15% 1x abc9_exe (0 sec), ...
