// Seed: 444871082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout tri1 id_4;
  assign module_1.id_11 = 0;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd24
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output wire id_1;
  reg [id_2 : id_2  -  1] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  always @(1'd0 or posedge 1) begin : LABEL_0
    id_5  <= 1;
    id_12 <= 1;
  end
  wire ["" : 1 'b0] id_13;
  xor primCall (id_1, id_13, id_9, id_12, id_5, id_7, id_3, id_11, id_4, id_8);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_1
  );
endmodule
