INFO: [VRFC 10-163] Analyzing VHDL file "/home/pllima0909/Documents/Git/INF01175-Digital-Systems/P03_-_Add-Sub_Reg/P03_-_Add-Sub_Reg.srcs/sim_1/new/TB_SubAdd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_SubAdd'
