/*
 * stm32f446xx.h
 *
 *  Created on: Nov 25, 2025
 *      Author: My PC
 */

#ifndef STM32F446XX_H_
#define STM32F446XX_H_

/*
 * GPIO Base address (AHB1 BUS)
 */
#define GPIOA_BASEADDR	0x40020000
#define GPIOB_BASEADDR	0x40020400
#define GPIOC_BASEADDR	0x40020800
#define GPIOD_BASEADDR	0x40020C00
#define GPIOE_BASEADDR	0x40021000
#define GPIOF_BASEADDR	0x40021400
#define GPIOG_BASEADDR	0x40021800
#define GPIOH_BASEADDR	0x40021C00

#endif /* STM32F446XX_H_ */
