// Seed: 3086105166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_18;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6
    , id_14,
    output tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input supply1 id_12
);
  logic [7:0] id_15;
  wire id_16;
  assign id_15[1] = 1;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_16,
      id_14,
      id_16,
      id_16,
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_16
  );
endmodule
