{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621876045794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621876045794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 14:07:25 2021 " "Processing started: Mon May 24 14:07:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621876045794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621876045794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neander -c neander " "Command: quartus_map --read_settings_files=on --write_settings_files=off neander -c neander" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621876045795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621876046003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621876046003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador-3bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador-3bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador-3bits " "Found entity 1: contador-3bits" {  } { { "contador-3bits.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/contador-3bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621876055130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 neander " "Found entity 1: neander" {  } { { "neander.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/neander.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621876055131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodulaop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodulaop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodULAop " "Found entity 1: decodULAop" {  } { { "decodULAop.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/decodULAop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621876055131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodeula_op.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encodeula_op.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encodeULA_OP " "Found entity 1: encodeULA_OP" {  } { { "encodeULA_OP.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/encodeULA_OP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621876055132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621876055133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neander " "Elaborating entity \"neander\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621876055155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unidade_de_controle_neander.bdf 1 1 " "Using design file unidade_de_controle_neander.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle_neander " "Found entity 1: unidade_de_controle_neander" {  } { { "unidade_de_controle_neander.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/unidade_de_controle_neander.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle_neander unidade_de_controle_neander:inst " "Elaborating entity \"unidade_de_controle_neander\" for hierarchy \"unidade_de_controle_neander:inst\"" {  } { { "neander.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/neander/neander.bdf" { { 128 264 520 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "temporizador.bdf 1 1 " "Using design file temporizador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/temporizador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador unidade_de_controle_neander:inst\|temporizador:TEMPORIZADORinst " "Elaborating entity \"temporizador\" for hierarchy \"unidade_de_controle_neander:inst\|temporizador:TEMPORIZADORinst\"" {  } { { "unidade_de_controle_neander.bdf" "TEMPORIZADORinst" { Schematic "D:/intelFPGA_lite/20.1/neander/unidade_de_controle_neander.bdf" { { -232 560 752 -136 "TEMPORIZADORinst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador-3bits unidade_de_controle_neander:inst\|contador-3bits:inst2zsd " "Elaborating entity \"contador-3bits\" for hierarchy \"unidade_de_controle_neander:inst\|contador-3bits:inst2zsd\"" {  } { { "unidade_de_controle_neander.bdf" "inst2zsd" { Schematic "D:/intelFPGA_lite/20.1/neander/unidade_de_controle_neander.bdf" { { 72 288 432 168 "inst2zsd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055173 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador_instrucoes.bdf 1 1 " "Using design file decodificador_instrucoes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_instrucoes " "Found entity 1: decodificador_instrucoes" {  } { { "decodificador_instrucoes.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/decodificador_instrucoes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_instrucoes unidade_de_controle_neander:inst\|decodificador_instrucoes:inst1 " "Elaborating entity \"decodificador_instrucoes\" for hierarchy \"unidade_de_controle_neander:inst\|decodificador_instrucoes:inst1\"" {  } { { "unidade_de_controle_neander.bdf" "inst1" { Schematic "D:/intelFPGA_lite/20.1/neander/unidade_de_controle_neander.bdf" { { 256 376 512 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055179 ""}
{ "Warning" "WSGN_SEARCH_FILE" "neander_datapath.bdf 1 1 " "Using design file neander_datapath.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 neander_datapath " "Found entity 1: neander_datapath" {  } { { "neander_datapath.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/neander_datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neander_datapath neander_datapath:inst3 " "Elaborating entity \"neander_datapath\" for hierarchy \"neander_datapath:inst3\"" {  } { { "neander.bdf" "inst3" { Schematic "D:/intelFPGA_lite/20.1/neander/neander.bdf" { { 152 1008 1224 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nz.bdf 1 1 " "Using design file nz.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NZ " "Found entity 1: NZ" {  } { { "nz.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/nz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZ neander_datapath:inst3\|NZ:NZ " "Elaborating entity \"NZ\" for hierarchy \"neander_datapath:inst3\|NZ:NZ\"" {  } { { "neander_datapath.bdf" "NZ" { Schematic "D:/intelFPGA_lite/20.1/neander/neander_datapath.bdf" { { 424 544 664 520 "NZ" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador-2-1.bdf 1 1 " "Using design file multiplexador-2-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador-2-1 " "Found entity 1: multiplexador-2-1" {  } { { "multiplexador-2-1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/multiplexador-2-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador-2-1 neander_datapath:inst3\|NZ:NZ\|multiplexador-2-1:Nmux " "Elaborating entity \"multiplexador-2-1\" for hierarchy \"neander_datapath:inst3\|NZ:NZ\|multiplexador-2-1:Nmux\"" {  } { { "nz.bdf" "Nmux" { Schematic "D:/intelFPGA_lite/20.1/neander/nz.bdf" { { 112 504 600 208 "Nmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula_neander.bdf 1 1 " "Using design file ula_neander.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula_neander " "Found entity 1: ula_neander" {  } { { "ula_neander.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/ula_neander.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_neander neander_datapath:inst3\|ula_neander:inst99 " "Elaborating entity \"ula_neander\" for hierarchy \"neander_datapath:inst3\|ula_neander:inst99\"" {  } { { "neander_datapath.bdf" "inst99" { Schematic "D:/intelFPGA_lite/20.1/neander/neander_datapath.bdf" { { 344 360 512 440 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ulaneander1bitfa.bdf 1 1 " "Using design file ulaneander1bitfa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ulaneander1bitFA " "Found entity 1: ulaneander1bitFA" {  } { { "ulaneander1bitfa.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/ulaneander1bitfa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055210 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaneander1bitFA neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bitFA:inst10 " "Elaborating entity \"ulaneander1bitFA\" for hierarchy \"neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bitFA:inst10\"" {  } { { "ula_neander.bdf" "inst10" { Schematic "D:/intelFPGA_lite/20.1/neander/ula_neander.bdf" { { 1184 456 592 1312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux5x1.bdf 1 1 " "Using design file mux5x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux5x1 " "Found entity 1: mux5x1" {  } { { "mux5x1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/mux5x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5x1 neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bitFA:inst10\|mux5x1:mux " "Elaborating entity \"mux5x1\" for hierarchy \"neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bitFA:inst10\|mux5x1:mux\"" {  } { { "ulaneander1bitfa.bdf" "mux" { Schematic "D:/intelFPGA_lite/20.1/neander/ulaneander1bitfa.bdf" { { 0 392 504 160 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorcompleto.bdf 1 1 " "Using design file somadorcompleto.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto " "Found entity 1: somadorcompleto" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/somadorcompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bitFA:inst10\|somadorcompleto:inst " "Elaborating entity \"somadorcompleto\" for hierarchy \"neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bitFA:inst10\|somadorcompleto:inst\"" {  } { { "ulaneander1bitfa.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/neander/ulaneander1bitfa.bdf" { { 216 224 336 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "meiosomador.bdf 1 1 " "Using design file meiosomador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 meiosomador " "Found entity 1: meiosomador" {  } { { "meiosomador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/meiosomador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meiosomador neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bitFA:inst10\|somadorcompleto:inst\|meiosomador:inst7 " "Elaborating entity \"meiosomador\" for hierarchy \"neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bitFA:inst10\|somadorcompleto:inst\|meiosomador:inst7\"" {  } { { "somadorcompleto.bdf" "inst7" { Schematic "D:/intelFPGA_lite/20.1/neander/somadorcompleto.bdf" { { 272 368 464 368 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055230 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ulaneander1bit.bdf 1 1 " "Using design file ulaneander1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ulaneander1bit " "Found entity 1: ulaneander1bit" {  } { { "ulaneander1bit.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/ulaneander1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaneander1bit neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bit:inst " "Elaborating entity \"ulaneander1bit\" for hierarchy \"neander_datapath:inst3\|ula_neander:inst99\|ulaneander1bit:inst\"" {  } { { "ula_neander.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/neander/ula_neander.bdf" { { 208 456 568 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055256 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.bdf 1 1 " "Using design file registrador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador neander_datapath:inst3\|registrador:AC " "Elaborating entity \"registrador\" for hierarchy \"neander_datapath:inst3\|registrador:AC\"" {  } { { "neander_datapath.bdf" "AC" { Schematic "D:/intelFPGA_lite/20.1/neander/neander_datapath.bdf" { { 208 120 320 304 "AC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorpc.bdf 1 1 " "Using design file registradorpc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registradorPC " "Found entity 1: registradorPC" {  } { { "registradorpc.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/registradorpc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorPC neander_datapath:inst3\|registradorPC:PC " "Elaborating entity \"registradorPC\" for hierarchy \"neander_datapath:inst3\|registradorPC:PC\"" {  } { { "neander_datapath.bdf" "PC" { Schematic "D:/intelFPGA_lite/20.1/neander/neander_datapath.bdf" { { 40 376 576 168 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055274 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621876055285 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621876055285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador neander_datapath:inst3\|multiplexador:MUX16x8 " "Elaborating entity \"multiplexador\" for hierarchy \"neander_datapath:inst3\|multiplexador:MUX16x8\"" {  } { { "neander_datapath.bdf" "MUX16x8" { Schematic "D:/intelFPGA_lite/20.1/neander/neander_datapath.bdf" { { 40 776 936 136 "MUX16x8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encodeULA_OP encodeULA_OP:inst2 " "Elaborating entity \"encodeULA_OP\" for hierarchy \"encodeULA_OP:inst2\"" {  } { { "neander.bdf" "inst2" { Schematic "D:/intelFPGA_lite/20.1/neander/neander.bdf" { { 240 576 736 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876055292 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ULA_ADD " "Pin \"ULA_ADD\" not connected" {  } { { "encodeULA_OP.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/neander/encodeULA_OP.bdf" { { 160 192 360 176 "ULA_ADD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1621876055293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621876056025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621876056663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621876056663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621876056693 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621876056693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621876056693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621876056693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621876056703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 14:07:36 2021 " "Processing ended: Mon May 24 14:07:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621876056703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621876056703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621876056703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621876056703 ""}
