(window.webpackJsonp=window.webpackJsonp||[]).push([[40],{450:function(t,e,i){"use strict";i.r(e);var s=i(21),a=Object(s.a)({},(function(){var t=this,e=t.$createElement,i=t._self._c||e;return i("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[i("h3",{attrs:{id:"contents"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#contents"}},[t._v("#")]),t._v(" Contents")]),t._v(" "),i("p",[i("img",{attrs:{src:"/assets/img/courses/vhdl-adder.png",alt:"8 Bit Adder block element"}})]),t._v(" "),i("ul",[i("li",[t._v("VHDL Basics")]),t._v(" "),i("li",[t._v("Combinational Logic")]),t._v(" "),i("li",[t._v("Synchronous Logic")]),t._v(" "),i("li",[t._v("Finite State Machines")]),t._v(" "),i("li",[t._v("Verification and Designflow")])]),t._v(" "),i("h3",{attrs:{id:"outcomes"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#outcomes"}},[t._v("#")]),t._v(" Outcomes")]),t._v(" "),i("p",[t._v("After passing this course successfully students are able to")]),t._v(" "),i("ul",[i("li",[t._v("describe the basic components of digital logic designs")]),t._v(" "),i("li",[t._v("implement the basic components of digital logic designs via VHDL and interpret VHDL code")]),t._v(" "),i("li",[t._v("design a verification environment in VHDL for a given design specification")]),t._v(" "),i("li",[t._v("verify a VHDL design by simulation in Modelsim")])]),t._v(" "),i("h3",{attrs:{id:"methods"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#methods"}},[t._v("#")]),t._v(" Methods")]),t._v(" "),i("table",[i("thead",[i("tr",[i("th",{staticStyle:{"text-align":"left"}},[t._v("Type")]),t._v(" "),i("th",{staticStyle:{"text-align":"left"}},[t._v("Effort [h]")])])]),t._v(" "),i("tbody",[i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("Independent")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("30")])]),t._v(" "),i("tr",[i("td",{staticStyle:{"text-align":"left"}},[t._v("Lecture")]),t._v(" "),i("td",{staticStyle:{"text-align":"left"}},[t._v("4")])])])])])}),[],!1,null,null,null);e.default=a.exports}}]);