{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761155769835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 12:56:09 2025 " "Processing started: Wed Oct 22 12:56:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761155769836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761155769836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761155769836 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761155770743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761155771621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761155771621 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761155771645 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761155771645 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761155774682 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761155775346 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761155775377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761155785037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761155785037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.824 " "Worst-case setup slack is -25.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.824         -505564.016 iCLK  " "  -25.824         -505564.016 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155785039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 iCLK  " "    0.382               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155785287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761155785295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761155785303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.740 " "Worst-case minimum pulse width slack is 9.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.740               0.000 iCLK  " "    9.740               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155785335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155785335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -25.824 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -25.824" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155787493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -25.824 (VIOLATED) " "Path #1: Setup slack is -25.824 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:6:dffg_inst\|s_Q " "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:6:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : register_file:regfile_inst\|register_N:\\gen_registers:9:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "To Node      : register_file:regfile_inst\|register_N:\\gen_registers:9:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103      3.103  R        clock network delay " "     3.103      3.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.232     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:6:dffg_inst\|s_Q " "     3.335      0.232     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:6:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:6:dffg_inst\|s_Q\|q " "     3.335      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:6:dffg_inst\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.347 FF    IC  s_IMemAddr\[6\]~5\|datad " "     3.682      0.347 FF    IC  s_IMemAddr\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.807      0.125 FF  CELL  s_IMemAddr\[6\]~5\|combout " "     3.807      0.125 FF  CELL  s_IMemAddr\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.037      2.230 FF    IC  IMem\|ram~35241\|dataa " "     6.037      2.230 FF    IC  IMem\|ram~35241\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.461      0.424 FF  CELL  IMem\|ram~35241\|combout " "     6.461      0.424 FF  CELL  IMem\|ram~35241\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.689      0.228 FF    IC  IMem\|ram~35242\|datad " "     6.689      0.228 FF    IC  IMem\|ram~35242\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.839      0.150 FR  CELL  IMem\|ram~35242\|combout " "     6.839      0.150 FR  CELL  IMem\|ram~35242\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.812      0.973 RR    IC  IMem\|ram~35245\|datac " "     7.812      0.973 RR    IC  IMem\|ram~35245\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.099      0.287 RR  CELL  IMem\|ram~35245\|combout " "     8.099      0.287 RR  CELL  IMem\|ram~35245\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.396      1.297 RR    IC  IMem\|ram~35248\|datad " "     9.396      1.297 RR    IC  IMem\|ram~35248\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.551      0.155 RR  CELL  IMem\|ram~35248\|combout " "     9.551      0.155 RR  CELL  IMem\|ram~35248\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.754      0.203 RR    IC  IMem\|ram~35280\|datad " "     9.754      0.203 RR    IC  IMem\|ram~35280\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.909      0.155 RR  CELL  IMem\|ram~35280\|combout " "     9.909      0.155 RR  CELL  IMem\|ram~35280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.459      3.550 RR    IC  IMem\|ram~35323\|datad " "    13.459      3.550 RR    IC  IMem\|ram~35323\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.614      0.155 RR  CELL  IMem\|ram~35323\|combout " "    13.614      0.155 RR  CELL  IMem\|ram~35323\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.818      0.204 RR    IC  IMem\|ram~35366\|datad " "    13.818      0.204 RR    IC  IMem\|ram~35366\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.957      0.139 RF  CELL  IMem\|ram~35366\|combout " "    13.957      0.139 RF  CELL  IMem\|ram~35366\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.188      0.231 FF    IC  IMem\|ram~35367\|datac " "    14.188      0.231 FF    IC  IMem\|ram~35367\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.469      0.281 FF  CELL  IMem\|ram~35367\|combout " "    14.469      0.281 FF  CELL  IMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.695      0.226 FF    IC  IMem\|ram~35538\|datad " "    14.695      0.226 FF    IC  IMem\|ram~35538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.820      0.125 FF  CELL  IMem\|ram~35538\|combout " "    14.820      0.125 FF  CELL  IMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.495      1.675 FF    IC  control_inst\|Equal1~0\|datab " "    16.495      1.675 FF    IC  control_inst\|Equal1~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.863      0.368 FF  CELL  control_inst\|Equal1~0\|combout " "    16.863      0.368 FF  CELL  control_inst\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.245      1.382 FF    IC  control_inst\|Equal3~0\|datad " "    18.245      1.382 FF    IC  control_inst\|Equal3~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.370      0.125 FF  CELL  control_inst\|Equal3~0\|combout " "    18.370      0.125 FF  CELL  control_inst\|Equal3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.872      1.502 FF    IC  control_inst\|o_ALUsrcB~1\|datac " "    19.872      1.502 FF    IC  control_inst\|o_ALUsrcB~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.133      0.261 FR  CELL  control_inst\|o_ALUsrcB~1\|combout " "    20.133      0.261 FR  CELL  control_inst\|o_ALUsrcB~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.777      0.644 RR    IC  control_inst\|o_ALUsrcB~2\|datac " "    20.777      0.644 RR    IC  control_inst\|o_ALUsrcB~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.044      0.267 RF  CELL  control_inst\|o_ALUsrcB~2\|combout " "    21.044      0.267 RF  CELL  control_inst\|o_ALUsrcB~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.271      0.227 FF    IC  control_inst\|o_ALUsrcB~7\|datad " "    21.271      0.227 FF    IC  control_inst\|o_ALUsrcB~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.396      0.125 FF  CELL  control_inst\|o_ALUsrcB~7\|combout " "    21.396      0.125 FF  CELL  control_inst\|o_ALUsrcB~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.111      0.715 FF    IC  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|datac " "    22.111      0.715 FF    IC  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.391      0.280 FF  CELL  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|combout " "    22.391      0.280 FF  CELL  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.495      5.104 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|datab " "    27.495      5.104 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.888      0.393 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|combout " "    27.888      0.393 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.113      0.225 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|datad " "    28.113      0.225 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.238      0.125 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|combout " "    28.238      0.125 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.033      0.795 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|datac " "    29.033      0.795 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.314      0.281 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|combout " "    29.314      0.281 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.541      0.227 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|datad " "    29.541      0.227 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.666      0.125 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|combout " "    29.666      0.125 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.933      0.267 FF    IC  ALU_inst\|Mux24~6\|datac " "    29.933      0.267 FF    IC  ALU_inst\|Mux24~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.214      0.281 FF  CELL  ALU_inst\|Mux24~6\|combout " "    30.214      0.281 FF  CELL  ALU_inst\|Mux24~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.441      0.227 FF    IC  ALU_inst\|Mux24~2\|datad " "    30.441      0.227 FF    IC  ALU_inst\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.566      0.125 FF  CELL  ALU_inst\|Mux24~2\|combout " "    30.566      0.125 FF  CELL  ALU_inst\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.949      0.383 FF    IC  ALU_inst\|Mux24~5\|datad " "    30.949      0.383 FF    IC  ALU_inst\|Mux24~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.074      0.125 FF  CELL  ALU_inst\|Mux24~5\|combout " "    31.074      0.125 FF  CELL  ALU_inst\|Mux24~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.839      1.765 FF    IC  DMem\|ram~35316\|dataa " "    32.839      1.765 FF    IC  DMem\|ram~35316\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.239      0.400 FF  CELL  DMem\|ram~35316\|combout " "    33.239      0.400 FF  CELL  DMem\|ram~35316\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.467      0.228 FF    IC  DMem\|ram~35317\|datad " "    33.467      0.228 FF    IC  DMem\|ram~35317\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.617      0.150 FR  CELL  DMem\|ram~35317\|combout " "    33.617      0.150 FR  CELL  DMem\|ram~35317\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.284      0.667 RR    IC  DMem\|ram~35318\|datad " "    34.284      0.667 RR    IC  DMem\|ram~35318\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.439      0.155 RR  CELL  DMem\|ram~35318\|combout " "    34.439      0.155 RR  CELL  DMem\|ram~35318\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.643      0.204 RR    IC  DMem\|ram~35321\|datad " "    34.643      0.204 RR    IC  DMem\|ram~35321\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.798      0.155 RR  CELL  DMem\|ram~35321\|combout " "    34.798      0.155 RR  CELL  DMem\|ram~35321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.038      7.240 RR    IC  DMem\|ram~35322\|datac " "    42.038      7.240 RR    IC  DMem\|ram~35322\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.323      0.285 RR  CELL  DMem\|ram~35322\|combout " "    42.323      0.285 RR  CELL  DMem\|ram~35322\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.528      0.205 RR    IC  DMem\|ram~35323\|datad " "    42.528      0.205 RR    IC  DMem\|ram~35323\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.683      0.155 RR  CELL  DMem\|ram~35323\|combout " "    42.683      0.155 RR  CELL  DMem\|ram~35323\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.918      0.235 RR    IC  DMem\|ram~35366\|datab " "    42.918      0.235 RR    IC  DMem\|ram~35366\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.336      0.418 RR  CELL  DMem\|ram~35366\|combout " "    43.336      0.418 RR  CELL  DMem\|ram~35366\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.542      0.206 RR    IC  DMem\|ram~35367\|datad " "    43.542      0.206 RR    IC  DMem\|ram~35367\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.697      0.155 RR  CELL  DMem\|ram~35367\|combout " "    43.697      0.155 RR  CELL  DMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.902      0.205 RR    IC  DMem\|ram~35538\|datad " "    43.902      0.205 RR    IC  DMem\|ram~35538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.041      0.139 RF  CELL  DMem\|ram~35538\|combout " "    44.041      0.139 RF  CELL  DMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.826      0.785 FF    IC  Mux_PC4_Mem_Reg\|Mux5~2\|datac " "    44.826      0.785 FF    IC  Mux_PC4_Mem_Reg\|Mux5~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.107      0.281 FF  CELL  Mux_PC4_Mem_Reg\|Mux5~2\|combout " "    45.107      0.281 FF  CELL  Mux_PC4_Mem_Reg\|Mux5~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.375      0.268 FF    IC  Mux_PC4_Mem_Reg\|Mux5~3\|datab " "    45.375      0.268 FF    IC  Mux_PC4_Mem_Reg\|Mux5~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.798      0.423 FR  CELL  Mux_PC4_Mem_Reg\|Mux5~3\|combout " "    45.798      0.423 FR  CELL  Mux_PC4_Mem_Reg\|Mux5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.002      0.204 RR    IC  Mux_PC4_Mem_Reg\|Mux5~4\|datad " "    46.002      0.204 RR    IC  Mux_PC4_Mem_Reg\|Mux5~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.157      0.155 RR  CELL  Mux_PC4_Mem_Reg\|Mux5~4\|combout " "    46.157      0.155 RR  CELL  Mux_PC4_Mem_Reg\|Mux5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.855      2.698 RR    IC  regfile_inst\|\\gen_registers:9:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q\|asdata " "    48.855      2.698 RR    IC  regfile_inst\|\\gen_registers:9:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.261      0.406 RR  CELL  register_file:regfile_inst\|register_N:\\gen_registers:9:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "    49.261      0.406 RR  CELL  register_file:regfile_inst\|register_N:\\gen_registers:9:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.431      3.431  R        clock network delay " "    23.431      3.431  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.439      0.008           clock pessimism removed " "    23.439      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.419     -0.020           clock uncertainty " "    23.419     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.437      0.018     uTsu  register_file:regfile_inst\|register_N:\\gen_registers:9:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "    23.437      0.018     uTsu  register_file:regfile_inst\|register_N:\\gen_registers:9:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    49.261 " "Data Arrival Time  :    49.261" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.437 " "Data Required Time :    23.437" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -25.824 (VIOLATED) " "Slack              :   -25.824 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787494 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155787494 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.382 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.382" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155787695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.382  " "Path #1: Hold slack is 0.382 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "To Node      : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.450      3.450  R        clock network delay " "     3.450      3.450  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.232     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     3.682      0.232     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|q " "     3.682      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.000 FF    IC  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|datac " "     3.682      0.000 FF    IC  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      0.361 FF  CELL  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|combout " "     4.043      0.361 FF  CELL  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      0.000 FF    IC  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|d " "     4.043      0.000 FF    IC  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.119      0.076 FF  CELL  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     4.119      0.076 FF  CELL  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.583      3.583  R        clock network delay " "     3.583      3.583  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.551     -0.032           clock pessimism removed " "     3.551     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.551      0.000           clock uncertainty " "     3.551      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      0.186      uTh  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     3.737      0.186      uTh  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.119 " "Data Arrival Time  :     4.119" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.737 " "Data Required Time :     3.737" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.382  " "Slack              :     0.382 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155787695 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155787695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761155787697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761155787787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761155792151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761155794899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761155794899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.486 " "Worst-case setup slack is -22.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155794902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155794902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.486         -418650.067 iCLK  " "  -22.486         -418650.067 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155794902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155794902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155795142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155795142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 iCLK  " "    0.336               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155795142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155795142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761155795145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761155795148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155795181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155795181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155795181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155795181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -22.486 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -22.486" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797164 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155797164 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -22.486 (VIOLATED) " "Path #1: Setup slack is -22.486 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:6:dffg_inst\|s_Q " "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:6:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "To Node      : register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.812      2.812  R        clock network delay " "     2.812      2.812  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.025      0.213     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:6:dffg_inst\|s_Q " "     3.025      0.213     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:6:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.025      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:6:dffg_inst\|s_Q\|q " "     3.025      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:6:dffg_inst\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.314 FF    IC  s_IMemAddr\[6\]~5\|datad " "     3.339      0.314 FF    IC  s_IMemAddr\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      0.110 FF  CELL  s_IMemAddr\[6\]~5\|combout " "     3.449      0.110 FF  CELL  s_IMemAddr\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.448      1.999 FF    IC  IMem\|ram~35241\|dataa " "     5.448      1.999 FF    IC  IMem\|ram~35241\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.825      0.377 FF  CELL  IMem\|ram~35241\|combout " "     5.825      0.377 FF  CELL  IMem\|ram~35241\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.033      0.208 FF    IC  IMem\|ram~35242\|datad " "     6.033      0.208 FF    IC  IMem\|ram~35242\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.167      0.134 FR  CELL  IMem\|ram~35242\|combout " "     6.167      0.134 FR  CELL  IMem\|ram~35242\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.078      0.911 RR    IC  IMem\|ram~35245\|datac " "     7.078      0.911 RR    IC  IMem\|ram~35245\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.343      0.265 RR  CELL  IMem\|ram~35245\|combout " "     7.343      0.265 RR  CELL  IMem\|ram~35245\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.570      1.227 RR    IC  IMem\|ram~35248\|datad " "     8.570      1.227 RR    IC  IMem\|ram~35248\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.714      0.144 RR  CELL  IMem\|ram~35248\|combout " "     8.714      0.144 RR  CELL  IMem\|ram~35248\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.901      0.187 RR    IC  IMem\|ram~35280\|datad " "     8.901      0.187 RR    IC  IMem\|ram~35280\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.045      0.144 RR  CELL  IMem\|ram~35280\|combout " "     9.045      0.144 RR  CELL  IMem\|ram~35280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.372      3.327 RR    IC  IMem\|ram~35323\|datad " "    12.372      3.327 RR    IC  IMem\|ram~35323\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.516      0.144 RR  CELL  IMem\|ram~35323\|combout " "    12.516      0.144 RR  CELL  IMem\|ram~35323\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.704      0.188 RR    IC  IMem\|ram~35366\|datad " "    12.704      0.188 RR    IC  IMem\|ram~35366\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.829      0.125 RF  CELL  IMem\|ram~35366\|combout " "    12.829      0.125 RF  CELL  IMem\|ram~35366\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.040      0.211 FF    IC  IMem\|ram~35367\|datac " "    13.040      0.211 FF    IC  IMem\|ram~35367\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.292      0.252 FF  CELL  IMem\|ram~35367\|combout " "    13.292      0.252 FF  CELL  IMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.498      0.206 FF    IC  IMem\|ram~35538\|datad " "    13.498      0.206 FF    IC  IMem\|ram~35538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.632      0.134 FR  CELL  IMem\|ram~35538\|combout " "    13.632      0.134 FR  CELL  IMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.193      1.561 RR    IC  control_inst\|Equal1~0\|datab " "    15.193      1.561 RR    IC  control_inst\|Equal1~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.562      0.369 RR  CELL  control_inst\|Equal1~0\|combout " "    15.562      0.369 RR  CELL  control_inst\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.843      1.281 RR    IC  control_inst\|Equal3~0\|datad " "    16.843      1.281 RR    IC  control_inst\|Equal3~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.987      0.144 RR  CELL  control_inst\|Equal3~0\|combout " "    16.987      0.144 RR  CELL  control_inst\|Equal3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.342      1.355 RR    IC  control_inst\|o_ALUsrcB~1\|datac " "    18.342      1.355 RR    IC  control_inst\|o_ALUsrcB~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.585      0.243 RF  CELL  control_inst\|o_ALUsrcB~1\|combout " "    18.585      0.243 RF  CELL  control_inst\|o_ALUsrcB~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.141      0.556 FF    IC  control_inst\|o_ALUsrcB~2\|datac " "    19.141      0.556 FF    IC  control_inst\|o_ALUsrcB~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.379      0.238 FR  CELL  control_inst\|o_ALUsrcB~2\|combout " "    19.379      0.238 FR  CELL  control_inst\|o_ALUsrcB~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.566      0.187 RR    IC  control_inst\|o_ALUsrcB~7\|datad " "    19.566      0.187 RR    IC  control_inst\|o_ALUsrcB~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.710      0.144 RR  CELL  control_inst\|o_ALUsrcB~7\|combout " "    19.710      0.144 RR  CELL  control_inst\|o_ALUsrcB~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.377      0.667 RR    IC  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|datac " "    20.377      0.667 RR    IC  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.642      0.265 RR  CELL  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|combout " "    20.642      0.265 RR  CELL  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.518      4.876 RR    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|datab " "    25.518      4.876 RR    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.869      0.351 RR  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|combout " "    25.869      0.351 RR  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.055      0.186 RR    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|datad " "    26.055      0.186 RR    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.199      0.144 RR  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|combout " "    26.199      0.144 RR  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.939      0.740 RR    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|datac " "    26.939      0.740 RR    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.204      0.265 RR  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|combout " "    27.204      0.265 RR  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.391      0.187 RR    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|datad " "    27.391      0.187 RR    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.535      0.144 RR  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|combout " "    27.535      0.144 RR  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.747      0.212 RR    IC  ALU_inst\|Mux24~6\|datac " "    27.747      0.212 RR    IC  ALU_inst\|Mux24~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.012      0.265 RR  CELL  ALU_inst\|Mux24~6\|combout " "    28.012      0.265 RR  CELL  ALU_inst\|Mux24~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.200      0.188 RR    IC  ALU_inst\|Mux24~2\|datad " "    28.200      0.188 RR    IC  ALU_inst\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.344      0.144 RR  CELL  ALU_inst\|Mux24~2\|combout " "    28.344      0.144 RR  CELL  ALU_inst\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.703      0.359 RR    IC  ALU_inst\|Mux24~5\|datad " "    28.703      0.359 RR    IC  ALU_inst\|Mux24~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.847      0.144 RR  CELL  ALU_inst\|Mux24~5\|combout " "    28.847      0.144 RR  CELL  ALU_inst\|Mux24~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.387      1.540 RR    IC  DMem\|ram~35316\|dataa " "    30.387      1.540 RR    IC  DMem\|ram~35316\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.754      0.367 RR  CELL  DMem\|ram~35316\|combout " "    30.754      0.367 RR  CELL  DMem\|ram~35316\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.943      0.189 RR    IC  DMem\|ram~35317\|datad " "    30.943      0.189 RR    IC  DMem\|ram~35317\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.087      0.144 RR  CELL  DMem\|ram~35317\|combout " "    31.087      0.144 RR  CELL  DMem\|ram~35317\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.713      0.626 RR    IC  DMem\|ram~35318\|datad " "    31.713      0.626 RR    IC  DMem\|ram~35318\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.857      0.144 RR  CELL  DMem\|ram~35318\|combout " "    31.857      0.144 RR  CELL  DMem\|ram~35318\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.045      0.188 RR    IC  DMem\|ram~35321\|datad " "    32.045      0.188 RR    IC  DMem\|ram~35321\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.189      0.144 RR  CELL  DMem\|ram~35321\|combout " "    32.189      0.144 RR  CELL  DMem\|ram~35321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.945      6.756 RR    IC  DMem\|ram~35322\|datac " "    38.945      6.756 RR    IC  DMem\|ram~35322\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.208      0.263 RR  CELL  DMem\|ram~35322\|combout " "    39.208      0.263 RR  CELL  DMem\|ram~35322\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.397      0.189 RR    IC  DMem\|ram~35323\|datad " "    39.397      0.189 RR    IC  DMem\|ram~35323\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.541      0.144 RR  CELL  DMem\|ram~35323\|combout " "    39.541      0.144 RR  CELL  DMem\|ram~35323\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.760      0.219 RR    IC  DMem\|ram~35366\|datab " "    39.760      0.219 RR    IC  DMem\|ram~35366\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.141      0.381 RR  CELL  DMem\|ram~35366\|combout " "    40.141      0.381 RR  CELL  DMem\|ram~35366\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.331      0.190 RR    IC  DMem\|ram~35367\|datad " "    40.331      0.190 RR    IC  DMem\|ram~35367\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.475      0.144 RR  CELL  DMem\|ram~35367\|combout " "    40.475      0.144 RR  CELL  DMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.664      0.189 RR    IC  DMem\|ram~35538\|datad " "    40.664      0.189 RR    IC  DMem\|ram~35538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.808      0.144 RR  CELL  DMem\|ram~35538\|combout " "    40.808      0.144 RR  CELL  DMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.518      0.710 RR    IC  Mux_PC4_Mem_Reg\|Mux5~2\|datac " "    41.518      0.710 RR    IC  Mux_PC4_Mem_Reg\|Mux5~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.783      0.265 RR  CELL  Mux_PC4_Mem_Reg\|Mux5~2\|combout " "    41.783      0.265 RR  CELL  Mux_PC4_Mem_Reg\|Mux5~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.000      0.217 RR    IC  Mux_PC4_Mem_Reg\|Mux5~3\|datab " "    42.000      0.217 RR    IC  Mux_PC4_Mem_Reg\|Mux5~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.381      0.381 RR  CELL  Mux_PC4_Mem_Reg\|Mux5~3\|combout " "    42.381      0.381 RR  CELL  Mux_PC4_Mem_Reg\|Mux5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.569      0.188 RR    IC  Mux_PC4_Mem_Reg\|Mux5~4\|datad " "    42.569      0.188 RR    IC  Mux_PC4_Mem_Reg\|Mux5~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.713      0.144 RR  CELL  Mux_PC4_Mem_Reg\|Mux5~4\|combout " "    42.713      0.144 RR  CELL  Mux_PC4_Mem_Reg\|Mux5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.237      2.524 RR    IC  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q~feeder\|datac " "    45.237      2.524 RR    IC  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.502      0.265 RR  CELL  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q~feeder\|combout " "    45.502      0.265 RR  CELL  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.502      0.000 RR    IC  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q\|d " "    45.502      0.000 RR    IC  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.582      0.080 RR  CELL  register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "    45.582      0.080 RR  CELL  register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.090      3.090  R        clock network delay " "    23.090      3.090  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.097      0.007           clock pessimism removed " "    23.097      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.077     -0.020           clock uncertainty " "    23.077     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.096      0.019     uTsu  register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "    23.096      0.019     uTsu  register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.582 " "Data Arrival Time  :    45.582" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.096 " "Data Required Time :    23.096" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -22.486 (VIOLATED) " "Slack              :   -22.486 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797166 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155797166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.336 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.336" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155797367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.336  " "Path #1: Hold slack is 0.336 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "To Node      : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.141      3.141  R        clock network delay " "     3.141      3.141  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      0.213     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     3.354      0.213     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|q " "     3.354      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      0.000 FF    IC  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|datac " "     3.354      0.000 FF    IC  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.319 FF  CELL  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|combout " "     3.673      0.319 FF  CELL  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.000 FF    IC  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|d " "     3.673      0.000 FF    IC  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.738      0.065 FF  CELL  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     3.738      0.065 FF  CELL  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.259      3.259  R        clock network delay " "     3.259      3.259  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231     -0.028           clock pessimism removed " "     3.231     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.000           clock uncertainty " "     3.231      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402      0.171      uTh  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     3.402      0.171      uTh  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.738 " "Data Arrival Time  :     3.738" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.402 " "Data Required Time :     3.402" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.336  " "Slack              :     0.336 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155797367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155797367 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761155797369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761155798830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761155798830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.098 " "Worst-case setup slack is -4.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155798833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155798833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.098           -2175.680 iCLK  " "   -4.098           -2175.680 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155798833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155798833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155799074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155799074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 iCLK  " "    0.172               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155799074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155799074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761155799078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761155799081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155799115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155799115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761155799115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761155799115 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.098 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.098" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801133 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155801133 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.098 (VIOLATED) " "Path #1: Setup slack is -4.098 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:7:dffg_inst\|s_Q " "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:7:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "To Node      : register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.672      1.672  R        clock network delay " "     1.672      1.672  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.777      0.105     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:7:dffg_inst\|s_Q " "     1.777      0.105     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:7:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.777      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:7:dffg_inst\|s_Q\|q " "     1.777      0.000 FF  CELL  fetch_inst\|PC\|\\gen_dffg:7:dffg_inst\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.952      0.175 FF    IC  s_IMemAddr\[7\]~4\|datad " "     1.952      0.175 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.063 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     2.015      0.063 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      1.478 FF    IC  IMem\|ram~49243\|datab " "     3.493      1.478 FF    IC  IMem\|ram~49243\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.700      0.207 FF  CELL  IMem\|ram~49243\|combout " "     3.700      0.207 FF  CELL  IMem\|ram~49243\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      0.106 FF    IC  IMem\|ram~49244\|datad " "     3.806      0.106 FF    IC  IMem\|ram~49244\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.869      0.063 FF  CELL  IMem\|ram~49244\|combout " "     3.869      0.063 FF  CELL  IMem\|ram~49244\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.636      0.767 FF    IC  IMem\|ram~49247\|dataa " "     4.636      0.767 FF    IC  IMem\|ram~49247\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.840      0.204 FF  CELL  IMem\|ram~49247\|combout " "     4.840      0.204 FF  CELL  IMem\|ram~49247\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.950      0.110 FF    IC  IMem\|ram~49250\|datac " "     4.950      0.110 FF    IC  IMem\|ram~49250\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.083      0.133 FF  CELL  IMem\|ram~49250\|combout " "     5.083      0.133 FF  CELL  IMem\|ram~49250\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.190      0.107 FF    IC  IMem\|ram~49251\|datad " "     5.190      0.107 FF    IC  IMem\|ram~49251\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.253      0.063 FF  CELL  IMem\|ram~49251\|combout " "     5.253      0.063 FF  CELL  IMem\|ram~49251\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.389      0.136 FF    IC  IMem\|ram~49262\|dataa " "     5.389      0.136 FF    IC  IMem\|ram~49262\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.582      0.193 FF  CELL  IMem\|ram~49262\|combout " "     5.582      0.193 FF  CELL  IMem\|ram~49262\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.689      0.107 FF    IC  IMem\|ram~49305\|datad " "     5.689      0.107 FF    IC  IMem\|ram~49305\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.752      0.063 FF  CELL  IMem\|ram~49305\|combout " "     5.752      0.063 FF  CELL  IMem\|ram~49305\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.226      2.474 FF    IC  IMem\|ram~49348\|dataa " "     8.226      2.474 FF    IC  IMem\|ram~49348\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.419      0.193 FF  CELL  IMem\|ram~49348\|combout " "     8.419      0.193 FF  CELL  IMem\|ram~49348\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.634      0.215 FF    IC  IMem\|ram~49860\|dataa " "     8.634      0.215 FF    IC  IMem\|ram~49860\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.838      0.204 FF  CELL  IMem\|ram~49860\|combout " "     8.838      0.204 FF  CELL  IMem\|ram~49860\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.421      0.583 FF    IC  regfile_inst\|mux2\|Mux28~4\|dataa " "     9.421      0.583 FF    IC  regfile_inst\|mux2\|Mux28~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.626      0.205 FR  CELL  regfile_inst\|mux2\|Mux28~4\|combout " "     9.626      0.205 FR  CELL  regfile_inst\|mux2\|Mux28~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.716      0.090 RR    IC  regfile_inst\|mux2\|Mux28~5\|datad " "     9.716      0.090 RR    IC  regfile_inst\|mux2\|Mux28~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.782      0.066 RF  CELL  regfile_inst\|mux2\|Mux28~5\|combout " "     9.782      0.066 RF  CELL  regfile_inst\|mux2\|Mux28~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.918      0.136 FF    IC  regfile_inst\|mux2\|Mux28~8\|dataa " "     9.918      0.136 FF    IC  regfile_inst\|mux2\|Mux28~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.077      0.159 FF  CELL  regfile_inst\|mux2\|Mux28~8\|combout " "    10.077      0.159 FF  CELL  regfile_inst\|mux2\|Mux28~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.183      0.106 FF    IC  regfile_inst\|mux2\|Mux28~11\|datad " "    10.183      0.106 FF    IC  regfile_inst\|mux2\|Mux28~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.246      0.063 FF  CELL  regfile_inst\|mux2\|Mux28~11\|combout " "    10.246      0.063 FF  CELL  regfile_inst\|mux2\|Mux28~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.823      0.577 FF    IC  regfile_inst\|mux2\|Mux28~16\|datad " "    10.823      0.577 FF    IC  regfile_inst\|mux2\|Mux28~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.886      0.063 FF  CELL  regfile_inst\|mux2\|Mux28~16\|combout " "    10.886      0.063 FF  CELL  regfile_inst\|mux2\|Mux28~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.994      0.108 FF    IC  regfile_inst\|mux2\|Mux28~19\|datad " "    10.994      0.108 FF    IC  regfile_inst\|mux2\|Mux28~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.057      0.063 FF  CELL  regfile_inst\|mux2\|Mux28~19\|combout " "    11.057      0.063 FF  CELL  regfile_inst\|mux2\|Mux28~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.668      0.611 FF    IC  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|datad " "    11.668      0.611 FF    IC  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.731      0.063 FF  CELL  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|combout " "    11.731      0.063 FF  CELL  scrB_mux\|\\G_NBit_MUX:3:MUXI\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.565      2.834 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|datab " "    14.565      2.834 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.758      0.193 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|combout " "    14.758      0.193 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.864      0.106 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|datad " "    14.864      0.106 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.927      0.063 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|combout " "    14.927      0.063 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_8:18:shift_mux_16\|or_gate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.353      0.426 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|datac " "    15.353      0.426 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.486      0.133 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|combout " "    15.486      0.133 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.593      0.107 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|datad " "    15.593      0.107 FF    IC  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.656      0.063 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|combout " "    15.656      0.063 FF  CELL  ALU_inst\|shifter_inst\|\\gen_stage_2:24:shift_mux_2\|or_gate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.786      0.130 FF    IC  ALU_inst\|Mux24~6\|datac " "    15.786      0.130 FF    IC  ALU_inst\|Mux24~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.919      0.133 FF  CELL  ALU_inst\|Mux24~6\|combout " "    15.919      0.133 FF  CELL  ALU_inst\|Mux24~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.026      0.107 FF    IC  ALU_inst\|Mux24~2\|datad " "    16.026      0.107 FF    IC  ALU_inst\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.089      0.063 FF  CELL  ALU_inst\|Mux24~2\|combout " "    16.089      0.063 FF  CELL  ALU_inst\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.282      0.193 FF    IC  ALU_inst\|Mux24~5\|datad " "    16.282      0.193 FF    IC  ALU_inst\|Mux24~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.345      0.063 FF  CELL  ALU_inst\|Mux24~5\|combout " "    16.345      0.063 FF  CELL  ALU_inst\|Mux24~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.338      0.993 FF    IC  DMem\|ram~35316\|dataa " "    17.338      0.993 FF    IC  DMem\|ram~35316\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.531      0.193 FF  CELL  DMem\|ram~35316\|combout " "    17.531      0.193 FF  CELL  DMem\|ram~35316\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.640      0.109 FF    IC  DMem\|ram~35317\|datad " "    17.640      0.109 FF    IC  DMem\|ram~35317\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.703      0.063 FF  CELL  DMem\|ram~35317\|combout " "    17.703      0.063 FF  CELL  DMem\|ram~35317\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.056      0.353 FF    IC  DMem\|ram~35318\|datad " "    18.056      0.353 FF    IC  DMem\|ram~35318\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.119      0.063 FF  CELL  DMem\|ram~35318\|combout " "    18.119      0.063 FF  CELL  DMem\|ram~35318\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.228      0.109 FF    IC  DMem\|ram~35321\|datad " "    18.228      0.109 FF    IC  DMem\|ram~35321\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.291      0.063 FF  CELL  DMem\|ram~35321\|combout " "    18.291      0.063 FF  CELL  DMem\|ram~35321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.173      3.882 FF    IC  DMem\|ram~35322\|datac " "    22.173      3.882 FF    IC  DMem\|ram~35322\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.306      0.133 FF  CELL  DMem\|ram~35322\|combout " "    22.306      0.133 FF  CELL  DMem\|ram~35322\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.415      0.109 FF    IC  DMem\|ram~35323\|datad " "    22.415      0.109 FF    IC  DMem\|ram~35323\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.478      0.063 FF  CELL  DMem\|ram~35323\|combout " "    22.478      0.063 FF  CELL  DMem\|ram~35323\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.611      0.133 FF    IC  DMem\|ram~35366\|datab " "    22.611      0.133 FF    IC  DMem\|ram~35366\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.804      0.193 FF  CELL  DMem\|ram~35366\|combout " "    22.804      0.193 FF  CELL  DMem\|ram~35366\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.914      0.110 FF    IC  DMem\|ram~35367\|datad " "    22.914      0.110 FF    IC  DMem\|ram~35367\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.977      0.063 FF  CELL  DMem\|ram~35367\|combout " "    22.977      0.063 FF  CELL  DMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.087      0.110 FF    IC  DMem\|ram~35538\|datad " "    23.087      0.110 FF    IC  DMem\|ram~35538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.150      0.063 FF  CELL  DMem\|ram~35538\|combout " "    23.150      0.063 FF  CELL  DMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.574      0.424 FF    IC  Mux_PC4_Mem_Reg\|Mux5~2\|datac " "    23.574      0.424 FF    IC  Mux_PC4_Mem_Reg\|Mux5~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.707      0.133 FF  CELL  Mux_PC4_Mem_Reg\|Mux5~2\|combout " "    23.707      0.133 FF  CELL  Mux_PC4_Mem_Reg\|Mux5~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.836      0.129 FF    IC  Mux_PC4_Mem_Reg\|Mux5~3\|datab " "    23.836      0.129 FF    IC  Mux_PC4_Mem_Reg\|Mux5~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.028      0.192 FF  CELL  Mux_PC4_Mem_Reg\|Mux5~3\|combout " "    24.028      0.192 FF  CELL  Mux_PC4_Mem_Reg\|Mux5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.135      0.107 FF    IC  Mux_PC4_Mem_Reg\|Mux5~4\|datad " "    24.135      0.107 FF    IC  Mux_PC4_Mem_Reg\|Mux5~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.198      0.063 FF  CELL  Mux_PC4_Mem_Reg\|Mux5~4\|combout " "    24.198      0.063 FF  CELL  Mux_PC4_Mem_Reg\|Mux5~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.709      1.511 FF    IC  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q~feeder\|datac " "    25.709      1.511 FF    IC  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.842      0.133 FF  CELL  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q~feeder\|combout " "    25.842      0.133 FF  CELL  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.842      0.000 FF    IC  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q\|d " "    25.842      0.000 FF    IC  regfile_inst\|\\gen_registers:8:reg_i\|\\gen_dffg:26:dffg_inst\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.892      0.050 FF  CELL  register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "    25.892      0.050 FF  CELL  register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.802      1.802  R        clock network delay " "    21.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.807      0.005           clock pessimism removed " "    21.807      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.787     -0.020           clock uncertainty " "    21.787     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.794      0.007     uTsu  register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q " "    21.794      0.007     uTsu  register_file:regfile_inst\|register_N:\\gen_registers:8:reg_i\|dffg:\\gen_dffg:26:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.892 " "Data Arrival Time  :    25.892" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.794 " "Data Required Time :    21.794" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.098 (VIOLATED) " "Slack              :    -4.098 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801135 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155801135 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.172 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.172" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155801350 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.172  " "Path #1: Hold slack is 0.172 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "From Node    : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "To Node      : fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.817      1.817  R        clock network delay " "     1.817      1.817  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.922      0.105     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     1.922      0.105     uTco  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.922      0.000 RR  CELL  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|q " "     1.922      0.000 RR  CELL  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.922      0.000 RR    IC  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|datac " "     1.922      0.000 RR    IC  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      0.171 RR  CELL  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|combout " "     2.093      0.171 RR  CELL  fetch_inst\|jalr_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      0.000 RR    IC  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|d " "     2.093      0.000 RR    IC  fetch_inst\|PC\|\\gen_dffg:0:dffg_inst\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.124      0.031 RR  CELL  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     2.124      0.031 RR  CELL  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      1.888  R        clock network delay " "     1.888      1.888  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.868     -0.020           clock pessimism removed " "     1.868     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.868      0.000           clock uncertainty " "     1.868      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.952      0.084      uTh  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q " "     1.952      0.084      uTh  fetch:fetch_inst\|register_N:PC\|dffg:\\gen_dffg:0:dffg_inst\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.124 " "Data Arrival Time  :     2.124" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.952 " "Data Required Time :     1.952" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.172  " "Slack              :     0.172 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761155801350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761155801350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761155831717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761155863712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2579 " "Peak virtual memory: 2579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761155866031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 12:57:46 2025 " "Processing ended: Wed Oct 22 12:57:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761155866031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761155866031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761155866031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761155866031 ""}
