[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847255 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847255 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847255 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11762203 heartbeat IPC: 1.122 cumulative IPC: 1.122 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 19078580 heartbeat IPC: 1.367 cumulative IPC: 1.232 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 27429822 heartbeat IPC: 1.197 cumulative IPC: 1.22 (Simulation time: 00 hr 02 min 40 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 32339354 cumulative IPC: 1.237 (Simulation time: 00 hr 03 min 22 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 32339354 cumulative IPC: 1.237 (Simulation time: 00 hr 03 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.237 instructions: 40000000 cycles: 32339354
CPU 0 Branch Prediction Accuracy: 94.73% MPKI: 11.89 Average ROB Occupancy at Mispredict: 40.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 10.02
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197849 HIT:     194240 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197849 HIT:     194240 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568176 HIT:     460247 MISS:     107929 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430556 HIT:     343670 MISS:      86886 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35259 HIT:      21270 MISS:      13989 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95284 HIT:      95046 MISS:        238 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        261 MISS:       6816 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3153401 HIT:    2886398 MISS:     267003 MSHR_MERGE:      67301
cpu0->cpu0_L1I LOAD         ACCESS:    3153401 HIT:    2886398 MISS:     267003 MSHR_MERGE:      67301
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.619 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13388523 HIT:   12971288 MISS:     417235 MSHR_MERGE:     144041
cpu0->cpu0_L1D LOAD         ACCESS:    7492883 HIT:    7197336 MISS:     295547 MSHR_MERGE:      64692
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887901 HIT:    5773300 MISS:     114601 MSHR_MERGE:      79339
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        652 MISS:       7087 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.41 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2788012 HIT:    2744183 MISS:      43829 MSHR_MERGE:      27953
cpu0->cpu0_ITLB LOAD         ACCESS:    2788012 HIT:    2744183 MISS:      43829 MSHR_MERGE:      27953
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.591 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12674454 HIT:   12434735 MISS:     239719 MSHR_MERGE:      57746
cpu0->cpu0_DTLB LOAD         ACCESS:   12674454 HIT:   12434735 MISS:     239719 MSHR_MERGE:      57746
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.16 cycles
cpu0->LLC TOTAL        ACCESS:     136532 HIT:     126436 MISS:      10096 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86886 HIT:      81720 MISS:       5166 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13989 HIT:      10768 MISS:       3221 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28841 HIT:      28830 MISS:         11 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6816 HIT:       5118 MISS:       1698 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        528
  ROW_BUFFER_MISS:       9557
  AVG DBUS CONGESTED CYCLE: 14.84
Channel 0 WQ ROW_BUFFER_HIT:        218
  ROW_BUFFER_MISS:       1142
  FULL:          0
Channel 0 REFRESHES ISSUED:       2695
