// Seed: 4150501023
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor module_0,
    input wor id_5,
    input supply0 id_6,
    output wor id_7,
    output tri1 id_8,
    output tri1 id_9
    , id_22,
    output supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    input tri0 id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri id_16,
    input wand id_17,
    input tri0 id_18,
    input uwire id_19,
    output wor id_20
);
  wire id_23 = id_17;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_8,
      id_2,
      id_5,
      id_6,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_5,
      id_1,
      id_2,
      id_3,
      id_7,
      id_5,
      id_3,
      id_6,
      id_2
  );
endmodule
