--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml IM.twx IM.ncd -o IM.twr IM.pcf

Design file:              IM.ncd
Physical constraint file: IM.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock I_ROM_T
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
I_ROM_ADDRESS<0>|    2.945(F)|    0.267(F)|I_ROM_T_BUFGP     |   0.000|
I_ROM_ADDRESS<1>|    3.345(F)|    0.423(F)|I_ROM_T_BUFGP     |   0.000|
I_ROM_ADDRESS<2>|    2.688(F)|    0.630(F)|I_ROM_T_BUFGP     |   0.000|
I_ROM_ADDRESS<3>|    2.538(F)|    0.244(F)|I_ROM_T_BUFGP     |   0.000|
I_ROM_ADDRESS<4>|    3.281(F)|   -0.024(F)|I_ROM_T_BUFGP     |   0.000|
----------------+------------+------------+------------------+--------+

Clock I_ROM_T to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
O_ROM_DATA<0> |    5.636(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<1> |    5.633(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<2> |    5.617(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<3> |    5.629(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<16>|    5.615(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<19>|    5.620(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<24>|    5.615(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<26>|    5.615(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<28>|    5.615(F)|I_ROM_T_BUFGP     |   0.000|
O_ROM_DATA<29>|    5.624(F)|I_ROM_T_BUFGP     |   0.000|
--------------+------------+------------------+--------+


Analysis completed Wed Jan 13 20:39:56 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



