<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/isa.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">isa.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86_2isa_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2009 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2isa_8hh.html">arch/x86/isa.hh</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2decoder_8hh.html">arch/x86/decoder.hh</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2tlb_8hh.html">arch/x86/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;params/X86ISA.hh&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">   44</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">ISA::updateHandyM5Reg</a>(Efer efer, CR0 cr0,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                      SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                      <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    HandyM5Reg m5reg = 0;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">if</span> (efer.lma) {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        m5reg.mode = LongMode;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <span class="keywordflow">if</span> (csAttr.longMode)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            m5reg.submode = <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;            m5reg.submode = <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f">CompatabilityMode</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        m5reg.mode = LegacyMode;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keywordflow">if</span> (cr0.pe) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            <span class="keywordflow">if</span> (rflags.vm)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                m5reg.submode = <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f">Virtual8086Mode</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                m5reg.submode = <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975">ProtectedMode</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            m5reg.submode = <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">RealMode</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        }</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    m5reg.cpl = csAttr.dpl;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    m5reg.paging = cr0.pg;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    m5reg.prot = cr0.pe;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// Compute the default and alternate operand size.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a> || csAttr.defaultSize) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        m5reg.defOp = 2;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        m5reg.altOp = 1;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        m5reg.defOp = 1;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        m5reg.altOp = 2;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">// Compute the default and alternate address size.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>) {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        m5reg.defAddr = 3;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        m5reg.altAddr = 2;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (csAttr.defaultSize) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        m5reg.defAddr = 2;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        m5reg.altAddr = 1;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        m5reg.defAddr = 1;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        m5reg.altAddr = 2;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// Compute the stack size</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        m5reg.stack = 3;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ssAttr.defaultSize) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        m5reg.stack = 2;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        m5reg.stack = 1;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>] = m5reg;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">if</span> (tc)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a>()-&gt;setM5Reg(m5reg);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#ad6b96cb6791cc1b3e17dca52a7ded435">  106</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#ad6b96cb6791cc1b3e17dca52a7ded435">ISA::clear</a>()</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">// Blank everything. 0 might not be an appropriate value for some things,</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// but it is for most.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    memset(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>, 0, <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a> * <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>] = (<a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(8) &lt;&lt; 4) | (<a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(16) &lt;&lt; 16);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>] = 1 &lt;&lt; 10;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a9ade155fbf6fab4fa02d2f8d3a722941">  115</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#a9ade155fbf6fab4fa02d2f8d3a722941">ISA::ISA</a>(<a class="code" href="classX86ISA_1_1ISA.html#a03e34b994247faf9f1bd983480504474">Params</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>)</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    : <a class="code" href="classSimObject.html">SimObject</a>(p)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="classX86ISA_1_1ISA.html#ad6b96cb6791cc1b3e17dca52a7ded435">clear</a>();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">const</span> X86ISAParams *</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a40ad6395e7d1b2f695fc75bb45457281">  122</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#a40ad6395e7d1b2f695fc75bb45457281">ISA::params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classX86ISA_1_1ISA.html#a03e34b994247faf9f1bd983480504474">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#ac54636d4520ccf8f38bda968babe7ede">  128</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#ac54636d4520ccf8f38bda968babe7ede">ISA::readMiscRegNoEffect</a>(<span class="keywordtype">int</span> miscReg)<span class="keyword"> const</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="comment">// Make sure we&#39;re not dealing with an illegal control register.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">// Instructions should filter out these indexes, and nothing else should</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// attempt to read them directly.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    assert(<a class="code" href="namespaceX86ISA.html#ab65fe4da94918d59547b7bbfba4c36ba">isValidMiscReg</a>(miscReg));</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[miscReg];</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a9f592c4c60a723b39065469d1ea259df">  139</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#a9f592c4c60a723b39065469d1ea259df">ISA::readMiscReg</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="classThreadContext.html">ThreadContext</a> * tc)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;{</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span> (miscReg == <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>] + tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">if</span> (miscReg == <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> fsw = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>];</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classtop.html">top</a> = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73">MISCREG_X87_TOP</a>];</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a>(fsw, 13, 11, top);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#ac54636d4520ccf8f38bda968babe7ede">readMiscRegNoEffect</a>(miscReg);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a3f6d185edea934007f9de787f270d9ac">  155</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#a3f6d185edea934007f9de787f270d9ac">ISA::setMiscRegNoEffect</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// Make sure we&#39;re not dealing with an illegal control register.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// Instructions should filter out these indexes, and nothing else should</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">// attempt to write to them directly.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    assert(<a class="code" href="namespaceX86ISA.html#ab65fe4da94918d59547b7bbfba4c36ba">isValidMiscReg</a>(miscReg));</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    HandyM5Reg m5Reg = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>];</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordtype">int</span> reg_width = 64;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">switch</span> (miscReg) {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73">MISCREG_X87_TOP</a>:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        reg_width = 3;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">MISCREG_FTW</a>:</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        reg_width = 8;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>:</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313">MISCREG_FCW</a>:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493">MISCREG_FOP</a>:</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        reg_width = 16;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>:</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        reg_width = 32;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>:</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>:</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordflow">if</span> (m5Reg.submode != <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            reg_width = 16;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>:</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <span class="keywordflow">if</span> (m5Reg.submode != <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            reg_width = 32;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[miscReg] = val &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(reg_width);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a7ff2eb0a601be793da00f34eae2733a2">  197</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#a7ff2eb0a601be793da00f34eae2733a2">ISA::setMiscReg</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> * tc)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> newVal = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">switch</span>(miscReg)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>:</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            CR0 toggled = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[miscReg] ^ <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            CR0 newCR0 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            Efer efer = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>];</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            <span class="keywordflow">if</span> (toggled.pg &amp;&amp; efer.lme) {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <span class="keywordflow">if</span> (newCR0.pg) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                    <span class="comment">//Turning on long mode</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                    efer.lma = 1;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>] = efer;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                    <span class="comment">//Turning off long mode</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                    efer.lma = 0;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>] = efer;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            <span class="keywordflow">if</span> (toggled.pg) {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classX86ISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">getITBPtr</a>())-&gt;flushAll();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classX86ISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>())-&gt;flushAll();</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="comment">//This must always be 1.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            newCR0.et = 1;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            newVal = newCR0;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                             newCR0,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                             <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>],</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                             <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>],</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                             <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                             tc);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>:</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>:</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classX86ISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">getITBPtr</a>())-&gt;flushNonGlobal();</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classX86ISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>())-&gt;flushNonGlobal();</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            CR4 toggled = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[miscReg] ^ <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;            <span class="keywordflow">if</span> (toggled.pae || toggled.pse || toggled.pge) {</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classX86ISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">getITBPtr</a>())-&gt;flushAll();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classX86ISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>())-&gt;flushAll();</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            }</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        }</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            SegAttr toggled = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[miscReg] ^ <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            SegAttr newCSAttr = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <span class="keywordflow">if</span> (toggled.longMode) {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                <span class="keywordflow">if</span> (newCSAttr.longMode) {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeda3f36e0b10819bc2f960f405fdcbeb">MISCREG_ES_EFF_BASE</a>] = 0;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">MISCREG_CS_EFF_BASE</a>] = 0;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1fd80fd70a9c1b546918dd95880c3211">MISCREG_SS_EFF_BASE</a>] = 0;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9df35ee58450543d1ffa1955a8cce563">MISCREG_DS_EFF_BASE</a>] = 0;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeda3f36e0b10819bc2f960f405fdcbeb">MISCREG_ES_EFF_BASE</a>] = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8bca82276e7fd1a8b71f0b2fa4b9f5f0">MISCREG_ES_BASE</a>];</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">MISCREG_CS_EFF_BASE</a>] = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>];</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1fd80fd70a9c1b546918dd95880c3211">MISCREG_SS_EFF_BASE</a>] = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab2a27f784aaef76b0a1d7cbc25afd906">MISCREG_SS_BASE</a>];</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                    <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9df35ee58450543d1ffa1955a8cce563">MISCREG_DS_EFF_BASE</a>] = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac11f57e6cee074d15bcff6f082f0c3ed">MISCREG_DS_BASE</a>];</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;            }</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                             <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>],</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                             newCSAttr,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                             <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>],</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                             <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                             tc);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>:</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                         <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>],</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                         <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>],</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                         val,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                         <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                         tc);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="comment">// These segments always actually use their bases, or in other words</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="comment">// their effective bases must stay equal to their actual bases.</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891">MISCREG_FS_BASE</a>:</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b">MISCREG_GS_BASE</a>:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa853a10b976fc8d6cd4d4e94ad16f871c">MISCREG_HS_BASE</a>:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf">MISCREG_TSL_BASE</a>:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">MISCREG_TR_BASE</a>:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">MISCREG_IDTR_BASE</a>:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(miscReg - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9770664a2008549234842d04acb2c73c">MISCREG_SEG_BASE_BASE</a>)] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="comment">// These segments ignore their bases in 64 bit mode.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="comment">// their effective bases must stay equal to their actual bases.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8bca82276e7fd1a8b71f0b2fa4b9f5f0">MISCREG_ES_BASE</a>:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>:</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab2a27f784aaef76b0a1d7cbc25afd906">MISCREG_SS_BASE</a>:</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac11f57e6cee074d15bcff6f082f0c3ed">MISCREG_DS_BASE</a>:</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            Efer efer = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>];</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            SegAttr csAttr = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>];</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <span class="keywordflow">if</span> (!efer.lma || !csAttr.longMode) <span class="comment">// Check for non 64 bit mode.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(miscReg -</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                        <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9770664a2008549234842d04acb2c73c">MISCREG_SEG_BASE_BASE</a>)] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>:</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>] = val - tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">MISCREG_DR0</a>:</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">MISCREG_DR1</a>:</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">MISCREG_DR2</a>:</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">MISCREG_DR3</a>:</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <span class="comment">/* These should eventually set up breakpoints. */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8d6a2cca694c5d12d92643c9e798407e">MISCREG_DR4</a>:</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        miscReg = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>:</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            DR6 dr6 = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>];</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;            DR6 newDR6 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            dr6.b0 = newDR6.b0;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            dr6.b1 = newDR6.b1;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            dr6.b2 = newDR6.b2;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            dr6.b3 = newDR6.b3;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            dr6.bd = newDR6.bd;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            dr6.bs = newDR6.bs;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;            dr6.bt = newDR6.bt;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            newVal = dr6;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6e8198784a6a79d63e50617c35864e93">MISCREG_DR5</a>:</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        miscReg = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>:</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            DR7 dr7 = <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>];</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            DR7 newDR7 = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            dr7.l0 = newDR7.l0;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            dr7.g0 = newDR7.g0;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            <span class="keywordflow">if</span> (dr7.l0 || dr7.g0) {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                <span class="comment">/* Disable breakpoint 0. */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            dr7.l1 = newDR7.l1;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            dr7.g1 = newDR7.g1;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            <span class="keywordflow">if</span> (dr7.l1 || dr7.g1) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                <span class="comment">/* Disable breakpoint 1. */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            dr7.l2 = newDR7.l2;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            dr7.g2 = newDR7.g2;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;            <span class="keywordflow">if</span> (dr7.l2 || dr7.g2) {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                <span class="comment">/* Disable breakpoint 2. */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;            }</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            dr7.l3 = newDR7.l3;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;            dr7.g3 = newDR7.g3;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;            <span class="keywordflow">if</span> (dr7.l3 || dr7.g3) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                <span class="comment">/* Disable breakpoint 3. */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            dr7.gd = newDR7.gd;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            dr7.rw0 = newDR7.rw0;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            dr7.len0 = newDR7.len0;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            dr7.rw1 = newDR7.rw1;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            dr7.len1 = newDR7.len1;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            dr7.rw2 = newDR7.rw2;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            dr7.len2 = newDR7.len2;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;            dr7.rw3 = newDR7.rw3;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            dr7.len3 = newDR7.len3;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>:</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="comment">// Writing anything to the m5reg with side effects makes it update</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="comment">// based on the current values of the relevant registers. The actual</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <span class="comment">// value written is discarded.</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[MISCREG_EFER],</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                         <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[MISCREG_CR0],</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                         <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[MISCREG_CS_ATTR],</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                         <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>],</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                         <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[MISCREG_RFLAGS],</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                         tc);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="classX86ISA_1_1ISA.html#a3f6d185edea934007f9de787f270d9ac">setMiscRegNoEffect</a>(miscReg, newVal);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;}</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a33cefb0643ceb64c9f64692966928fd9">  398</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#a33cefb0643ceb64c9f64692966928fd9">ISA::serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>, <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;}</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a1f0c68f17d8d95304595a32a71592b24">  404</a></span>&#160;<a class="code" href="classX86ISA_1_1ISA.html#a1f0c68f17d8d95304595a32a71592b24">ISA::unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;{</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>, <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a>);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                     <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>],</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                     <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>],</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                     <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>],</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                     <a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                     NULL);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;}</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="classX86ISA_1_1ISA.html#a20c6563893e4ddbbbee320968fb1b025">  416</a></span>&#160;<a class="code" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">ISA::startup</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;{</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a>()-&gt;setM5Reg(<a class="code" href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>]);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;}</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<a class="code" href="classX86ISA_1_1ISA.html">X86ISA::ISA</a> *</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;X86ISAParams::create()</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classX86ISA_1_1ISA.html">X86ISA::ISA</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">X86ISA::MISCREG_DR7</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00133">misc.hh:133</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">X86ISA::MISCREG_SS_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00366">misc.hh:366</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a9f592c4c60a723b39065469d1ea259df"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a9f592c4c60a723b39065469d1ea259df">X86ISA::ISA::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int miscReg, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00139">isa.cc:139</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">X86ISA::MISCREG_CR8</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00115">misc.hh:115</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a33cefb0643ceb64c9f64692966928fd9"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a33cefb0643ceb64c9f64692966928fd9">X86ISA::ISA::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00398">isa.cc:398</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">X86ISA::MISCREG_FTW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00385">misc.hh:385</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">X86ISA::MISCREG_CR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00109">misc.hh:109</a></div></div>
<div class="ttc" id="classThreadContext_html_a8e70eee48e3846e8eb7ed55b085f9c7d"><div class="ttname"><a href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">ThreadContext::getDecoderPtr</a></div><div class="ttdeci">virtual TheISA::Decoder * getDecoderPtr()=0</div></div>
<div class="ttc" id="classtop_html"><div class="ttname"><a href="classtop.html">top</a></div><div class="ttdef"><b>Definition:</b> <a href="communication_2sc__signal_2register__port_2test01_2test_8h_source.html#l00061">test.h:61</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1fd80fd70a9c1b546918dd95880c3211"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1fd80fd70a9c1b546918dd95880c3211">X86ISA::MISCREG_SS_EFF_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00334">misc.hh:334</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">X86ISA::MISCREG_CS_EFF_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00333">misc.hh:333</a></div></div>
<div class="ttc" id="classThreadContext_html_a53bfdd465a582069be1d45a0e5ecf3c8"><div class="ttname"><a href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr</a></div><div class="ttdeci">virtual BaseTLB * getDTBPtr()=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">X86ISA::RealMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00196">types.hh:196</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a40ad6395e7d1b2f695fc75bb45457281"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a40ad6395e7d1b2f695fc75bb45457281">X86ISA::ISA::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00122">isa.cc:122</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493">X86ISA::MISCREG_FOP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00391">misc.hh:391</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">X86ISA::MISCREG_TSC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00145">misc.hh:145</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">X86ISA::MISCREG_TSG_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00322">misc.hh:322</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a1118faac9105b931175994b5d81633e7"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">X86ISA::ISA::updateHandyM5Reg</a></div><div class="ttdeci">void updateHandyM5Reg(Efer efer, CR0 cr0, SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00044">isa.cc:44</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">X86ISA::MISCREG_DR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00129">misc.hh:129</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8d6a2cca694c5d12d92643c9e798407e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8d6a2cca694c5d12d92643c9e798407e">X86ISA::MISCREG_DR4</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00130">misc.hh:130</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8bca82276e7fd1a8b71f0b2fa4b9f5f0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8bca82276e7fd1a8b71f0b2fa4b9f5f0">X86ISA::MISCREG_ES_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00314">misc.hh:314</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab65fe4da94918d59547b7bbfba4c36ba"><div class="ttname"><a href="namespaceX86ISA.html#ab65fe4da94918d59547b7bbfba4c36ba">X86ISA::isValidMiscReg</a></div><div class="ttdeci">static bool isValidMiscReg(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00404">misc.hh:404</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">X86ISA::MISCREG_FSW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00384">misc.hh:384</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_ad6b96cb6791cc1b3e17dca52a7ded435"><div class="ttname"><a href="classX86ISA_1_1ISA.html#ad6b96cb6791cc1b3e17dca52a7ded435">X86ISA::ISA::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00106">isa.cc:106</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a7ff2eb0a601be793da00f34eae2733a2"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a7ff2eb0a601be793da00f34eae2733a2">X86ISA::ISA::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int miscReg, RegVal val, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00197">isa.cc:197</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">X86ISA::MISCREG_CR4</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00111">misc.hh:111</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">X86ISA::MISCREG_FOSEG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00389">misc.hh:389</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">X86ISA::MISCREG_EFER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00247">misc.hh:247</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_ac54636d4520ccf8f38bda968babe7ede"><div class="ttname"><a href="classX86ISA_1_1ISA.html#ac54636d4520ccf8f38bda968babe7ede">X86ISA::ISA::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int miscReg) const</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00128">isa.cc:128</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">X86ISA::MISCREG_CS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00315">misc.hh:315</a></div></div>
<div class="ttc" id="compiler_8hh_html_af11a60640164f7def0b5a1dac3cdb63b"><div class="ttname"><a href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a></div><div class="ttdeci">#define M5_FALLTHROUGH</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8hh_source.html#l00086">compiler.hh:86</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">X86ISA::SixtyFourBitMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00192">types.hh:192</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f">X86ISA::CompatabilityMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00193">types.hh:193</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891">X86ISA::MISCREG_FS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00318">misc.hh:318</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a1f0c68f17d8d95304595a32a71592b24"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a1f0c68f17d8d95304595a32a71592b24">X86ISA::ISA::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00404">isa.cc:404</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a3a801d0a728552f9b9952acd5dab25e8"><div class="ttname"><a href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">X86ISA::mask</a></div><div class="ttdeci">mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00798">misc.hh:798</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a3f6d185edea934007f9de787f270d9ac"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a3f6d185edea934007f9de787f270d9ac">X86ISA::ISA::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int miscReg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00155">isa.cc:155</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab2a27f784aaef76b0a1d7cbc25afd906"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab2a27f784aaef76b0a1d7cbc25afd906">X86ISA::MISCREG_SS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00316">misc.hh:316</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fac11f57e6cee074d15bcff6f082f0c3ed"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac11f57e6cee074d15bcff6f082f0c3ed">X86ISA::MISCREG_DS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00317">misc.hh:317</a></div></div>
<div class="ttc" id="serialize_8hh_html_a9aa03522128bc19a3bc0294501226f8b"><div class="ttname"><a href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a></div><div class="ttdeci">#define SERIALIZE_ARRAY(member, size)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00658">serialize.hh:658</a></div></div>
<div class="ttc" id="classThreadContext_html_a2a9e2f3b0b81225d34ce2e840dbc43eb"><div class="ttname"><a href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">ThreadContext::getITBPtr</a></div><div class="ttdeci">virtual BaseTLB * getITBPtr()=0</div></div>
<div class="ttc" id="x86_2tlb_8hh_html"><div class="ttname"><a href="x86_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classClocked_html_a069f191370db82454b84e131ac5b54c5"><div class="ttname"><a href="classClocked.html#a069f191370db82454b84e131ac5b54c5">Clocked::curCycle</a></div><div class="ttdeci">Cycles curCycle() const</div><div class="ttdoc">Determine the current cycle, corresponding to a tick aligned to a clock edge. </div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00198">clocked_object.hh:198</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">X86ISA::MISCREG_TR_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00325">misc.hh:325</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a5588c07a4cbcd59a7075cde2263c623b"><div class="ttname"><a href="bitfield_8hh.html#a5588c07a4cbcd59a7075cde2263c623b">insertBits</a></div><div class="ttdeci">T insertBits(T val, int first, int last, B bit_val)</div><div class="ttdoc">Returns val with bits first to last set to the LSBs of bit_val. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00132">bitfield.hh:132</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313">X86ISA::MISCREG_FCW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00383">misc.hh:383</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">X86ISA::MISCREG_M5_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00139">misc.hh:139</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a7d47bb123fd279f7b638fca3b594ca2c"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a7d47bb123fd279f7b638fca3b594ca2c">X86ISA::ISA::regVal</a></div><div class="ttdeci">RegVal regVal[NUM_MISCREGS]</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8hh_source.html#l00054">isa.hh:54</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f">X86ISA::Virtual8086Mode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00195">types.hh:195</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">X86ISA::MISCREG_CS_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00365">misc.hh:365</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html"><div class="ttname"><a href="classX86ISA_1_1ISA.html">X86ISA::ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8hh_source.html#l00051">isa.hh:51</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">X86ISA::MISCREG_RFLAGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00136">misc.hh:136</a></div></div>
<div class="ttc" id="serialize_8hh_html_a8de12bf68d0f92f7ab8585820607932e"><div class="ttname"><a href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a></div><div class="ttdeci">#define UNSERIALIZE_ARRAY(member, size)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00661">serialize.hh:661</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">X86ISA::MISCREG_DR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00127">misc.hh:127</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">X86ISA::MISCREG_IDTR_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00326">misc.hh:326</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html"><div class="ttname"><a href="serialize_8hh.html">serialize.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b">X86ISA::MISCREG_GS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00319">misc.hh:319</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classX86ISA_1_1TLB_html"><div class="ttname"><a href="classX86ISA_1_1TLB.html">X86ISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2tlb_8hh_source.html#l00058">tlb.hh:58</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73">X86ISA::MISCREG_X87_TOP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00379">misc.hh:379</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">X86ISA::MISCREG_DR6</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00132">misc.hh:132</a></div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a48969e78833727c474e77163559d3cc0"><div class="ttname"><a href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">X86ISA::MISCREG_SEG_EFF_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_EFF_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00521">misc.hh:521</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">X86ISA::MISCREG_MXCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00382">misc.hh:382</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">X86ISA::MISCREG_DR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00128">misc.hh:128</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">X86ISA::MISCREG_FIOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00388">misc.hh:388</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="x86_2isa_8hh_html"><div class="ttname"><a href="x86_2isa_8hh.html">isa.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">X86ISA::MISCREG_FOOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00390">misc.hh:390</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a03e34b994247faf9f1bd983480504474"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a03e34b994247faf9f1bd983480504474">X86ISA::ISA::Params</a></div><div class="ttdeci">X86ISAParams Params</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8hh_source.html#l00060">isa.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">X86ISA::MISCREG_CR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00110">misc.hh:110</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa6e8198784a6a79d63e50617c35864e93"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6e8198784a6a79d63e50617c35864e93">X86ISA::MISCREG_DR5</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00131">misc.hh:131</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9770664a2008549234842d04acb2c73c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9770664a2008549234842d04acb2c73c">X86ISA::MISCREG_SEG_BASE_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00313">misc.hh:313</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975">X86ISA::ProtectedMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00194">types.hh:194</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf">X86ISA::MISCREG_TSL_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00321">misc.hh:321</a></div></div>
<div class="ttc" id="classX86ISA_1_1ISA_html_a9ade155fbf6fab4fa02d2f8d3a722941"><div class="ttname"><a href="classX86ISA_1_1ISA.html#a9ade155fbf6fab4fa02d2f8d3a722941">X86ISA::ISA::ISA</a></div><div class="ttdeci">ISA(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa_8cc_source.html#l00115">isa.cc:115</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">X86ISA::MISCREG_FISEG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00387">misc.hh:387</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a644bc02e5e9de3dc735ae2cac4c30c09"><div class="ttname"><a href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">X86ISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00057">registers.hh:57</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa853a10b976fc8d6cd4d4e94ad16f871c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa853a10b976fc8d6cd4d4e94ad16f871c">X86ISA::MISCREG_HS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00320">misc.hh:320</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">X86ISA::MISCREG_DR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00126">misc.hh:126</a></div></div>
<div class="ttc" id="x86_2decoder_8hh_html"><div class="ttname"><a href="x86_2decoder_8hh.html">decoder.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9df35ee58450543d1ffa1955a8cce563"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9df35ee58450543d1ffa1955a8cce563">X86ISA::MISCREG_DS_EFF_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00335">misc.hh:335</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">X86ISA::MISCREG_CR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00107">misc.hh:107</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faeda3f36e0b10819bc2f960f405fdcbeb"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeda3f36e0b10819bc2f960f405fdcbeb">X86ISA::MISCREG_ES_EFF_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00332">misc.hh:332</a></div></div>
<div class="ttc" id="classSimObject_html_a15d30a398e82cab3686d2e9d54fd71a4"><div class="ttname"><a href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject::startup</a></div><div class="ttdeci">virtual void startup()</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00099">sim_object.cc:99</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
