# Executables (no extension)
day1
day2

# Verilog simulation outputs
*.vcd
*.vvp
*_sim
*_debug

# Compiled object files
*.o
*.cmi
*.cmo
*.cmx

_build/
day1_hw.v
