{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583196609231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583196609231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 19:50:09 2020 " "Processing started: Mon Mar 02 19:50:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583196609231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583196609231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583196609231 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583196609528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD_Mux " "Found entity 1: MD_Mux" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583196609567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583196609569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32_to_1 " "Found entity 1: Mux_32_to_1" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583196609572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 9 9 " "Found 9 design units, including 9 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_stage_cell " "Found entity 1: bit_stage_cell" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""} { "Info" "ISGN_ENTITY_NAME" "3 sixteen_bit_carry_adder " "Found entity 3: sixteen_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""} { "Info" "ISGN_ENTITY_NAME" "4 thirtytwo_bit_carry_adder " "Found entity 4: thirtytwo_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""} { "Info" "ISGN_ENTITY_NAME" "5 thirtytwo_bit_twos_complement " "Found entity 5: thirtytwo_bit_twos_complement" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""} { "Info" "ISGN_ENTITY_NAME" "6 thirtytwo_bit_subtractor " "Found entity 6: thirtytwo_bit_subtractor" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirtytwo_bit_booth_algorithm " "Found entity 7: thirtytwo_bit_booth_algorithm" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""} { "Info" "ISGN_ENTITY_NAME" "8 nonrestoring_divison_algo " "Found entity 8: nonrestoring_divison_algo" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583196609575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q REG32_MDR.v(14) " "Verilog HDL Declaration information at REG32_MDR.v(14): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583196609579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file reg32_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609579 ""} { "Info" "ISGN_ENTITY_NAME" "2 mdr_reg " "Found entity 2: mdr_reg" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583196609579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr Datapath.v(47) " "Verilog HDL Declaration information at Datapath.v(47): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583196609582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583196609582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_testbench " "Found entity 1: div_testbench" {  } { { "div_testbench.v" "" { Text "D:/Elec_374/Virtual-Processor/div_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583196609585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583196609585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc2 ALU.v(29) " "Verilog HDL Implicit Net warning at ALU.v(29): created implicit net for \"pc2\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583196609586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go ALU.v(41) " "Verilog HDL Implicit Net warning at ALU.v(41): created implicit net for \"go\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583196609586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc2 ALU.v(68) " "Verilog HDL Implicit Net warning at ALU.v(68): created implicit net for \"pc2\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583196609586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go ALU.v(80) " "Verilog HDL Implicit Net warning at ALU.v(80): created implicit net for \"go\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583196609586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zval Datapath.v(42) " "Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for \"Zval\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583196609586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortVal Datapath.v(45) " "Verilog HDL Implicit Net warning at Datapath.v(45): created implicit net for \"InPortVal\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583196609586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortVal Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"OutPortVal\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583196609586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mDataIn Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"mDataIn\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583196609586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583196609615 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mdatain Datapath.v(30) " "Output port \"Mdatain\" at Datapath.v(30) has no driver" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583196609620 "|dataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:Y " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:Y\"" {  } { { "Datapath.v" "Y" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_reg mdr_reg:mdr " "Elaborating entity \"mdr_reg\" for hierarchy \"mdr_reg:mdr\"" {  } { { "Datapath.v" "mdr" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_Mux mdr_reg:mdr\|MD_Mux:MD_mux " "Elaborating entity \"MD_Mux\" for hierarchy \"mdr_reg:mdr\|MD_Mux:MD_mux\"" {  } { { "REG32_MDR.v" "MD_mux" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MD_Mux.v(5) " "Verilog HDL assignment warning at MD_Mux.v(5): truncated value with size 32 to match size of target (1)" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583196609629 "|dataPath|mdr_reg:mdr|MD_Mux:MD_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MD_Mux.v(9) " "Verilog HDL assignment warning at MD_Mux.v(9): truncated value with size 32 to match size of target (1)" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583196609629 "|dataPath|mdr_reg:mdr|MD_Mux:MD_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:BusMux_encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:BusMux_encoder\"" {  } { { "Datapath.v" "BusMux_encoder" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609644 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelectOut encoder_32_to_5.v(5) " "Verilog HDL Always Construct warning at encoder_32_to_5.v(5): inferring latch(es) for variable \"SelectOut\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583196609644 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[0\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[0\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609644 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[1\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[1\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609644 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[2\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[2\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609644 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[3\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[3\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609644 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelectOut\[4\] encoder_32_to_5.v(6) " "Inferred latch for \"SelectOut\[4\]\" at encoder_32_to_5.v(6)" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609645 "|dataPath|encoder_32_to_5:BusMux_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_to_1 Mux_32_to_1:Bus_Mux " "Elaborating entity \"Mux_32_to_1\" for hierarchy \"Mux_32_to_1:Bus_Mux\"" {  } { { "Datapath.v" "Bus_Mux" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609646 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusMuxOut Mux_32_to_1.v(5) " "Verilog HDL Always Construct warning at Mux_32_to_1.v(5): inferring latch(es) for variable \"BusMuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[0\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[0\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[1\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[1\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[2\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[2\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[3\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[3\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[4\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[4\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[5\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[5\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[6\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[6\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[7\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[7\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[8\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[8\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[9\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[9\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[10\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[10\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[11\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[11\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[12\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[12\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[13\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[13\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[14\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[14\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[15\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[15\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[16\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[16\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[17\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[17\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[18\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[18\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[19\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[19\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[20\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[20\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609647 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[21\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[21\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[22\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[22\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[23\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[23\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[24\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[24\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[25\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[25\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[26\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[26\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[27\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[27\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[28\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[28\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[29\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[29\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[30\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[30\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[31\] Mux_32_to_1.v(6) " "Inferred latch for \"BusMuxOut\[31\]\" at Mux_32_to_1.v(6)" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1583196609648 "|dataPath|Mux_32_to_1:Bus_Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "Datapath.v" "Alu" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_twos_complement alu:Alu\|thirtytwo_bit_twos_complement:c " "Elaborating entity \"thirtytwo_bit_twos_complement\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\"" {  } { { "ALU.v" "c" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_carry_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb " "Elaborating entity \"thirtytwo_bit_carry_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\"" {  } { { "ALU.v" "ttb" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_carry_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0 " "Elaborating entity \"sixteen_bit_carry_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\"" {  } { { "ALU.v" "s0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609655 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "go 0 ALU.v(80) " "Net \"go\" at ALU.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583196609655 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p2c2 0 ALU.v(67) " "Net \"p2c2\" at ALU.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583196609655 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum\[15..4\] ALU.v(46) " "Output port \"sum\[15..4\]\" at ALU.v(46) has no driver" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583196609655 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0 " "Elaborating entity \"four_bit_adder\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\"" {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609656 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "go 0 ALU.v(41) " "Net \"go\" at ALU.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583196609657 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "p2c2 0 ALU.v(28) " "Net \"p2c2\" at ALU.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1583196609657 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_stage_cell alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\|bit_stage_cell:b0 " "Elaborating entity \"bit_stage_cell\" for hierarchy \"alu:Alu\|thirtytwo_bit_twos_complement:c\|thirtytwo_bit_carry_adder:ttb\|sixteen_bit_carry_adder:s0\|four_bit_adder:f0\|bit_stage_cell:b0\"" {  } { { "ALU.v" "b0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_subtractor alu:Alu\|thirtytwo_bit_subtractor:s " "Elaborating entity \"thirtytwo_bit_subtractor\" for hierarchy \"alu:Alu\|thirtytwo_bit_subtractor:s\"" {  } { { "ALU.v" "s" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwo_bit_booth_algorithm alu:Alu\|thirtytwo_bit_booth_algorithm:m " "Elaborating entity \"thirtytwo_bit_booth_algorithm\" for hierarchy \"alu:Alu\|thirtytwo_bit_booth_algorithm:m\"" {  } { { "ALU.v" "m" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609849 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU.v(122) " "Verilog HDL Always Construct warning at ALU.v(122): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1583196609857 "|dataPath|alu:Alu|thirtytwo_bit_booth_algorithm:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonrestoring_divison_algo alu:Alu\|nonrestoring_divison_algo:d " "Elaborating entity \"nonrestoring_divison_algo\" for hierarchy \"alu:Alu\|nonrestoring_divison_algo:d\"" {  } { { "ALU.v" "d" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583196609858 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610048 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610048 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610048 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610049 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610049 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610049 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610049 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610049 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610049 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610050 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610050 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610050 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610050 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610050 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610050 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610051 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610051 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610051 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610051 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610051 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610051 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610052 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610052 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610052 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610054 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610055 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610055 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610055 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610055 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610055 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610055 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610055 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610056 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610056 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610056 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610056 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610056 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610057 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610057 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610057 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610057 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610057 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610057 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610057 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610058 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610058 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610058 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610058 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610059 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610059 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610059 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610059 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610059 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610060 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610060 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610060 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610060 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610060 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610060 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610061 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610061 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610061 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610061 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610062 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610062 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610062 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610062 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610062 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610062 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610063 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610063 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610063 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 ttb 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"ttb\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ALU.v" "ttb" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1583196610063 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610064 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610064 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610065 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610065 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610065 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610065 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610065 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610065 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610065 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610066 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610066 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610066 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610066 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610066 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610066 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610067 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610067 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610067 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610067 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610067 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610067 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610067 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610068 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610068 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f3 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610069 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f3 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610069 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f3 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f3" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 72 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610069 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f2 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610069 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f2 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610069 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f2 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f2" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 64 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610069 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f1 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610069 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f1 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610070 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f1 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f1" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610070 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 f0 1 4 " "Port \"ordered port 0\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1583196610070 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 f0 1 4 " "Port \"ordered port 3\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610070 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 f0 1 4 " "Port \"ordered port 4\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "ALU.v" "f0" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1583196610070 "|dataPath|alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[31\] " "Net \"mdr_reg:mdr\|d\[31\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[31\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[30\] " "Net \"mdr_reg:mdr\|d\[30\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[30\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[29\] " "Net \"mdr_reg:mdr\|d\[29\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[29\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[28\] " "Net \"mdr_reg:mdr\|d\[28\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[28\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[27\] " "Net \"mdr_reg:mdr\|d\[27\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[27\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[26\] " "Net \"mdr_reg:mdr\|d\[26\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[26\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[25\] " "Net \"mdr_reg:mdr\|d\[25\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[25\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[24\] " "Net \"mdr_reg:mdr\|d\[24\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[24\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[23\] " "Net \"mdr_reg:mdr\|d\[23\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[23\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[22\] " "Net \"mdr_reg:mdr\|d\[22\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[22\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[21\] " "Net \"mdr_reg:mdr\|d\[21\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[21\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[20\] " "Net \"mdr_reg:mdr\|d\[20\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[20\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[19\] " "Net \"mdr_reg:mdr\|d\[19\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[19\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[18\] " "Net \"mdr_reg:mdr\|d\[18\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[18\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[17\] " "Net \"mdr_reg:mdr\|d\[17\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[17\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[16\] " "Net \"mdr_reg:mdr\|d\[16\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[16\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[15\] " "Net \"mdr_reg:mdr\|d\[15\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[15\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[14\] " "Net \"mdr_reg:mdr\|d\[14\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[14\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[13\] " "Net \"mdr_reg:mdr\|d\[13\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[13\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[12\] " "Net \"mdr_reg:mdr\|d\[12\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[12\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[11\] " "Net \"mdr_reg:mdr\|d\[11\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[11\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[10\] " "Net \"mdr_reg:mdr\|d\[10\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[10\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[9\] " "Net \"mdr_reg:mdr\|d\[9\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[9\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[8\] " "Net \"mdr_reg:mdr\|d\[8\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[8\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[7\] " "Net \"mdr_reg:mdr\|d\[7\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[7\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[6\] " "Net \"mdr_reg:mdr\|d\[6\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[6\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[5\] " "Net \"mdr_reg:mdr\|d\[5\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[5\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[4\] " "Net \"mdr_reg:mdr\|d\[4\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[4\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[3\] " "Net \"mdr_reg:mdr\|d\[3\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[3\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[2\] " "Net \"mdr_reg:mdr\|d\[2\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[2\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mdr_reg:mdr\|d\[1\] " "Net \"mdr_reg:mdr\|d\[1\]\" is missing source, defaulting to GND" {  } { { "REG32_MDR.v" "d\[1\]" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610088 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[31\] " "Net \"MDRval\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[30\] " "Net \"MDRval\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[29\] " "Net \"MDRval\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[28\] " "Net \"MDRval\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[27\] " "Net \"MDRval\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[26\] " "Net \"MDRval\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[25\] " "Net \"MDRval\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[24\] " "Net \"MDRval\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[23\] " "Net \"MDRval\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[22\] " "Net \"MDRval\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[21\] " "Net \"MDRval\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[20\] " "Net \"MDRval\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[19\] " "Net \"MDRval\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[18\] " "Net \"MDRval\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[17\] " "Net \"MDRval\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[16\] " "Net \"MDRval\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[15\] " "Net \"MDRval\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[14\] " "Net \"MDRval\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[13\] " "Net \"MDRval\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[12\] " "Net \"MDRval\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[11\] " "Net \"MDRval\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[10\] " "Net \"MDRval\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[9\] " "Net \"MDRval\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[8\] " "Net \"MDRval\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[7\] " "Net \"MDRval\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[6\] " "Net \"MDRval\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[5\] " "Net \"MDRval\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[4\] " "Net \"MDRval\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[3\] " "Net \"MDRval\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[2\] " "Net \"MDRval\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[1\] " "Net \"MDRval\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[0\] " "Net \"MDRval\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610090 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[31\] " "Net \"MDRval\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[30\] " "Net \"MDRval\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[29\] " "Net \"MDRval\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[28\] " "Net \"MDRval\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[27\] " "Net \"MDRval\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[26\] " "Net \"MDRval\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[25\] " "Net \"MDRval\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[24\] " "Net \"MDRval\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[23\] " "Net \"MDRval\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[22\] " "Net \"MDRval\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[21\] " "Net \"MDRval\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[20\] " "Net \"MDRval\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[19\] " "Net \"MDRval\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[18\] " "Net \"MDRval\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[17\] " "Net \"MDRval\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[16\] " "Net \"MDRval\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[15\] " "Net \"MDRval\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[14\] " "Net \"MDRval\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[13\] " "Net \"MDRval\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[12\] " "Net \"MDRval\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[11\] " "Net \"MDRval\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[10\] " "Net \"MDRval\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[9\] " "Net \"MDRval\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[8\] " "Net \"MDRval\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[7\] " "Net \"MDRval\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[6\] " "Net \"MDRval\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[5\] " "Net \"MDRval\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[4\] " "Net \"MDRval\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[3\] " "Net \"MDRval\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[2\] " "Net \"MDRval\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[1\] " "Net \"MDRval\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[0\] " "Net \"MDRval\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610092 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[31\] " "Net \"MDRval\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[30\] " "Net \"MDRval\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[29\] " "Net \"MDRval\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[28\] " "Net \"MDRval\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[27\] " "Net \"MDRval\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[26\] " "Net \"MDRval\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[25\] " "Net \"MDRval\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[24\] " "Net \"MDRval\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[23\] " "Net \"MDRval\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[22\] " "Net \"MDRval\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[21\] " "Net \"MDRval\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[20\] " "Net \"MDRval\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[19\] " "Net \"MDRval\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[18\] " "Net \"MDRval\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[17\] " "Net \"MDRval\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[16\] " "Net \"MDRval\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[15\] " "Net \"MDRval\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[14\] " "Net \"MDRval\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[13\] " "Net \"MDRval\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[12\] " "Net \"MDRval\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[11\] " "Net \"MDRval\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[10\] " "Net \"MDRval\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[9\] " "Net \"MDRval\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[8\] " "Net \"MDRval\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[7\] " "Net \"MDRval\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[6\] " "Net \"MDRval\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[5\] " "Net \"MDRval\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[4\] " "Net \"MDRval\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[3\] " "Net \"MDRval\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[2\] " "Net \"MDRval\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[1\] " "Net \"MDRval\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[0\] " "Net \"MDRval\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610094 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[31\] " "Net \"MDRval\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[30\] " "Net \"MDRval\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[29\] " "Net \"MDRval\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[28\] " "Net \"MDRval\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[27\] " "Net \"MDRval\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[26\] " "Net \"MDRval\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[25\] " "Net \"MDRval\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[24\] " "Net \"MDRval\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[23\] " "Net \"MDRval\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[22\] " "Net \"MDRval\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[21\] " "Net \"MDRval\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[20\] " "Net \"MDRval\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[19\] " "Net \"MDRval\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[18\] " "Net \"MDRval\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[17\] " "Net \"MDRval\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[16\] " "Net \"MDRval\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[15\] " "Net \"MDRval\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[14\] " "Net \"MDRval\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[13\] " "Net \"MDRval\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[12\] " "Net \"MDRval\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[11\] " "Net \"MDRval\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[10\] " "Net \"MDRval\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[9\] " "Net \"MDRval\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[8\] " "Net \"MDRval\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[7\] " "Net \"MDRval\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[6\] " "Net \"MDRval\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[5\] " "Net \"MDRval\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[4\] " "Net \"MDRval\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[3\] " "Net \"MDRval\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[2\] " "Net \"MDRval\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[1\] " "Net \"MDRval\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[0\] " "Net \"MDRval\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610096 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[31\] " "Net \"MDRval\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[30\] " "Net \"MDRval\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[29\] " "Net \"MDRval\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[28\] " "Net \"MDRval\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[27\] " "Net \"MDRval\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[26\] " "Net \"MDRval\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[25\] " "Net \"MDRval\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[24\] " "Net \"MDRval\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[23\] " "Net \"MDRval\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[22\] " "Net \"MDRval\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[21\] " "Net \"MDRval\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[20\] " "Net \"MDRval\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[19\] " "Net \"MDRval\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[18\] " "Net \"MDRval\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[17\] " "Net \"MDRval\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[16\] " "Net \"MDRval\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[15\] " "Net \"MDRval\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[14\] " "Net \"MDRval\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[13\] " "Net \"MDRval\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[12\] " "Net \"MDRval\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[11\] " "Net \"MDRval\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[10\] " "Net \"MDRval\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[9\] " "Net \"MDRval\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[8\] " "Net \"MDRval\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[7\] " "Net \"MDRval\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[6\] " "Net \"MDRval\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[5\] " "Net \"MDRval\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[4\] " "Net \"MDRval\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[3\] " "Net \"MDRval\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[2\] " "Net \"MDRval\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[1\] " "Net \"MDRval\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[0\] " "Net \"MDRval\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610098 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[31\] " "Net \"MDRval\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[30\] " "Net \"MDRval\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[29\] " "Net \"MDRval\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[28\] " "Net \"MDRval\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[27\] " "Net \"MDRval\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[26\] " "Net \"MDRval\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[25\] " "Net \"MDRval\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[24\] " "Net \"MDRval\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[23\] " "Net \"MDRval\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[22\] " "Net \"MDRval\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[21\] " "Net \"MDRval\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[20\] " "Net \"MDRval\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[19\] " "Net \"MDRval\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[18\] " "Net \"MDRval\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[17\] " "Net \"MDRval\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[16\] " "Net \"MDRval\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[15\] " "Net \"MDRval\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[14\] " "Net \"MDRval\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[13\] " "Net \"MDRval\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[12\] " "Net \"MDRval\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[11\] " "Net \"MDRval\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[10\] " "Net \"MDRval\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[9\] " "Net \"MDRval\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[8\] " "Net \"MDRval\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[7\] " "Net \"MDRval\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[6\] " "Net \"MDRval\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[5\] " "Net \"MDRval\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[4\] " "Net \"MDRval\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[3\] " "Net \"MDRval\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[2\] " "Net \"MDRval\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[1\] " "Net \"MDRval\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[0\] " "Net \"MDRval\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610101 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[31\] " "Net \"MDRval\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[30\] " "Net \"MDRval\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[29\] " "Net \"MDRval\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[28\] " "Net \"MDRval\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[27\] " "Net \"MDRval\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[26\] " "Net \"MDRval\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[25\] " "Net \"MDRval\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[24\] " "Net \"MDRval\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[23\] " "Net \"MDRval\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[22\] " "Net \"MDRval\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[21\] " "Net \"MDRval\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[20\] " "Net \"MDRval\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[19\] " "Net \"MDRval\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[18\] " "Net \"MDRval\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[17\] " "Net \"MDRval\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[16\] " "Net \"MDRval\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[15\] " "Net \"MDRval\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[14\] " "Net \"MDRval\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[13\] " "Net \"MDRval\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[12\] " "Net \"MDRval\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[11\] " "Net \"MDRval\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[10\] " "Net \"MDRval\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[9\] " "Net \"MDRval\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[8\] " "Net \"MDRval\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[7\] " "Net \"MDRval\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[6\] " "Net \"MDRval\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[5\] " "Net \"MDRval\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[4\] " "Net \"MDRval\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[3\] " "Net \"MDRval\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[2\] " "Net \"MDRval\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[1\] " "Net \"MDRval\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[0\] " "Net \"MDRval\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610103 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[31\] " "Net \"MDRval\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[31\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[30\] " "Net \"MDRval\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[30\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[29\] " "Net \"MDRval\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[29\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[28\] " "Net \"MDRval\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[28\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[27\] " "Net \"MDRval\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[27\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[26\] " "Net \"MDRval\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[26\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[25\] " "Net \"MDRval\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[25\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[24\] " "Net \"MDRval\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[24\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[23\] " "Net \"MDRval\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[23\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[22\] " "Net \"MDRval\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[22\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[21\] " "Net \"MDRval\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[21\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[20\] " "Net \"MDRval\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[20\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[19\] " "Net \"MDRval\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[19\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[18\] " "Net \"MDRval\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[18\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[17\] " "Net \"MDRval\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[17\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[16\] " "Net \"MDRval\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[16\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[15\] " "Net \"MDRval\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[15\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[14\] " "Net \"MDRval\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[14\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[13\] " "Net \"MDRval\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[13\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[12\] " "Net \"MDRval\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[12\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[11\] " "Net \"MDRval\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[11\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[10\] " "Net \"MDRval\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[10\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[9\] " "Net \"MDRval\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[9\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[8\] " "Net \"MDRval\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[8\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[7\] " "Net \"MDRval\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[7\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[6\] " "Net \"MDRval\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[6\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[5\] " "Net \"MDRval\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[5\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[4\] " "Net \"MDRval\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[4\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[3\] " "Net \"MDRval\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[3\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[2\] " "Net \"MDRval\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[2\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[1\] " "Net \"MDRval\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[1\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRval\[0\] " "Net \"MDRval\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRval\[0\]" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1583196610105 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1583196610271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg " "Generated suppressed messages file D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1583196610442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 426 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 426 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583196610475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 19:50:10 2020 " "Processing ended: Mon Mar 02 19:50:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583196610475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583196610475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583196610475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583196610475 ""}
