#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 16 18:30:00 2020
# Process ID: 4252
# Current directory: D:/Verilog/Lab_01_full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8868 D:\Verilog\Lab_01_full_adder\Lab_01.xpr
# Log file: D:/Verilog/Lab_01_full_adder/vivado.log
# Journal file: D:/Verilog/Lab_01_full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Lab_01_full_adder/Lab_01.xpr
INFO: [Project 1-313] Project file moved from 'D:/Lab_01' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 873.152 ; gain = 219.336
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab01_full_adder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab01_full_adder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Lab_01_full_adder/Lab_01.srcs/sources_1/new/lab01_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Lab_01_full_adder/Lab_01.srcs/sim_1/new/lab01_full_adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01_full_adder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim'
"xelab -wto 4b26635ffa5c4a2280821ef454b80d92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab01_full_adder_test_behav xil_defaultlib.lab01_full_adder_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4b26635ffa5c4a2280821ef454b80d92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab01_full_adder_test_behav xil_defaultlib.lab01_full_adder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab01_full_adder
Compiling module xil_defaultlib.lab01_full_adder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab01_full_adder_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim/xsim.dir/lab01_full_adder_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim/xsim.dir/lab01_full_adder_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 16 18:30:45 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 16 18:30:45 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 911.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab01_full_adder_test_behav -key {Behavioral:sim_1:Functional:lab01_full_adder_test} -tclbatch {lab01_full_adder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source lab01_full_adder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab01_full_adder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 911.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 911.289 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 18:32:26 2020...
