I915_GEM_GPU_DOMAINS	,	V_192
virt	,	V_179
PIPE_CONTROL_STALL_AT_SCOREBOARD	,	V_31
i915_gem_object_unpin	,	F_43
dev	,	V_20
gen6_add_request	,	F_61
MI_SEMAPHORE_REGISTER	,	V_101
pipe_control	,	V_25
unlikely	,	F_127
" ring buffer\n"	,	L_16
MI_INVALIDATE_TLB	,	V_193
MI_BATCH_NON_SECURE_HSW	,	V_200
IS_HASWELL	,	F_138
MI_READ_FLUSH	,	V_17
EIO	,	V_57
mmio_offset	,	V_86
BCS	,	V_119
XY_SRC_COPY_BLT_CMD	,	V_138
init_status_page	,	F_93
size	,	V_8
HEAD_ADDR	,	V_5
busaddr	,	V_146
IS_845G	,	F_105
MI_FLUSH_DW_USE_GTT	,	V_198
irq_mask	,	V_114
RCS	,	V_117
err_unmap	,	V_160
I915_WRITE_START	,	F_31
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_39
to_gem_object	,	F_58
IS_GEN2	,	F_137
dispatch_execbuffer	,	V_214
BLT_RING_BASE	,	V_226
"Failed to allocate status page\n"	,	L_6
gen6_ring_dispatch_execbuffer	,	F_134
EBUSY	,	V_178
GEN6_BSD_SLEEP_PSMI_CONTROL	,	V_185
RENDER_HWS_PGA_GEN7	,	V_118
IS_GEN7	,	F_51
wait_for	,	F_32
i915_wait_seqno	,	F_110
GT_PIPE_NOTIFY	,	V_212
IS_GEN6	,	F_53
IS_GEN5	,	F_8
intel_init_bsd_ring_buffer	,	F_140
status_page	,	V_123
"failed to quiesce %s whilst cleaning up: %d\n"	,	L_10
_MASKED_BIT_ENABLE	,	F_50
get_seqno	,	V_206
tail	,	V_6
"Failed to map ringbuffer.\n"	,	L_9
GFX_REPLAY_MODE	,	V_79
drm_i915_gem_object	,	V_50
I915_DISPATCH_PINNED	,	V_132
n	,	V_163
jiffies	,	V_167
waiter	,	V_95
"render ring"	,	L_12
DRM_DEBUG_KMS	,	F_26
BLT_DEPTH_32	,	V_141
gen6_ring_sync	,	F_62
err_unref	,	V_66
MI_INVALIDATE_ISP	,	V_24
RING_NR_PAGES	,	V_55
acthd_reg	,	V_46
sgl	,	V_69
intel_ring_wait_seqno	,	F_109
i915_gem_object_pin	,	F_40
rem	,	V_180
VS_TIMER_DISPATCH	,	V_74
intel_init_ring_buffer	,	F_97
ret	,	V_12
GFX_MODE_GEN7	,	V_78
iowrite32	,	F_121
POSTING_READ	,	F_72
list	,	V_182
gen4_render_ring_flush	,	F_6
spin_unlock_irqrestore	,	F_73
DRM_ERROR	,	F_30
HAS_BROKEN_CS_TLB	,	F_57
GEN6_BSD_RNCID	,	V_187
err_hws	,	V_153
"Failed to allocate batch bo\n"	,	L_13
invalidate_domains	,	V_9
iounmap	,	F_106
private	,	V_27
I915_BOX_WAIT	,	V_176
_MASKED_BIT_DISABLE	,	F_52
mbox1_reg	,	V_88
GEN6_BVSYNC	,	V_222
MI_BATCH_PPGTT_HSW	,	V_199
trace_i915_ring_wait_begin	,	F_115
init_render_ring	,	F_48
I915_NEED_GFX_HWS	,	F_100
I915_WRITE_TAIL	,	F_15
kmalloc	,	F_37
end	,	V_166
GEN6_VRSYNC	,	V_210
MI_STORE_DWORD_INDEX_SHIFT	,	V_93
intel_read_status_page	,	F_67
seqno	,	V_97
length	,	V_126
"blitter ring"	,	L_18
PIPE_CONTROL_GLOBAL_GTT	,	V_32
dev_private	,	V_45
obj	,	V_51
gen6_ring_put_irq	,	F_87
list_entry	,	F_124
"Failed to allocate ringbuffer\n"	,	L_8
MI_FLUSH	,	V_13
"failed to set %s head to zero "	,	L_3
"bsd ring"	,	L_17
ENOMEM	,	V_63
sg_page	,	F_42
IS_I830	,	F_104
gen6_ring_get_irq	,	F_86
BLT_HWS_PGA_GEN7	,	V_120
GEN6_BLITTER_USER_INTERRUPT	,	V_227
dev_priv	,	V_44
intel_ring_get_active_head	,	F_16
HZ	,	V_168
semaphore_register	,	V_102
CACHE_MODE_0	,	V_80
id	,	V_103
init	,	V_159
kmap	,	F_41
status_page_dmah	,	V_145
gtt	,	V_156
I915_CACHE_LLC	,	V_65
ENOSPC	,	V_137
RING_TAIL	,	F_131
I915_GEM_HWS_SCRATCH_ADDR	,	V_197
PIPE_CONTROL_CS_STALL	,	V_30
I915_READ_CTL	,	F_27
MI_BATCH_BUFFER	,	V_133
cmd	,	V_11
i830_dispatch_execbuffer	,	F_89
intel_ring_setup_status_page	,	F_81
pc_render_add_request	,	F_64
RING_ACTHD	,	F_18
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_38
MI_MODE	,	V_73
MI_SEMAPHORE_SYNC_RB	,	V_209
PIPE_CONTROL_FLUSH	,	F_65
GEN6_BSD_USER_INTERRUPT	,	V_218
drm_gem_object_unreference	,	F_44
err	,	V_64
MI_SEMAPHORE_SYNC_RV	,	V_208
gen7_render_ring_flush	,	F_13
INSTPM_FORCE_ORDERING	,	V_84
signal_mbox	,	V_90
gen5_ring_put_irq	,	F_74
gfx_addr	,	V_124
ring_write_tail	,	F_14
RING_VALID	,	V_56
gen6_gt_force_wake_get	,	F_22
signaller	,	V_96
XY_SRC_COPY_BLT_WRITE_ALPHA	,	V_139
I915_READ_START	,	F_29
blt_ring_flush	,	F_135
itlb_before_ctx_switch	,	V_82
err_unpin	,	V_70
"%s hws offset: 0x%08x\n"	,	L_7
pages	,	V_68
u32	,	T_1
gtt_offset	,	V_29
GT_USER_INTERRUPT	,	V_205
intel_ring_flag	,	F_128
mm	,	V_155
"timed out waiting for the BSD ring to wake up\n"	,	L_11
irq_get	,	V_203
gen6_bsd_ring_write_tail	,	F_129
gt_irq_mask	,	V_111
intel_ring_invalidate_all_caches	,	F_144
intel_init_render_ring_buffer	,	F_136
spin_lock_irqsave	,	F_71
cleanup	,	V_162
I915_GEM_DOMAIN_COMMAND	,	V_23
gen6_gt_force_wake_put	,	F_35
gpu_caches_dirty	,	V_232
list_for_each_entry	,	F_113
I915_RING_FREE_SPACE	,	V_7
gen6_render_ring_flush	,	F_11
last_retired_head	,	V_61
intel_wrap_ring_buffer	,	F_120
BLT_ROP_GXCOPY	,	V_142
i9xx_add_request	,	F_85
head	,	V_4
TAIL_ADDR	,	V_60
IS_G4X	,	F_7
MI_SEMAPHORE_SYNC_VB	,	V_220
MI_BATCH_NON_SECURE	,	V_134
request_list	,	V_150
irq_put	,	V_204
GEN6_RVSYNC	,	V_221
mmio_base	,	V_48
i915_dispatch_execbuffer	,	F_91
MI_SEMAPHORE_SYNC_VR	,	V_219
master	,	V_170
u64	,	T_5
pc	,	V_26
MI_SEMAPHORE_SYNC_INVALID	,	V_104
intel_ring_alloc_seqno	,	F_125
I915_GEM_HWS_INDEX	,	V_92
effective_size	,	V_161
dw1	,	V_98
MI_FLUSH_DW_OP_STOREDW	,	V_196
ring	,	V_2
irq_refcount	,	V_110
DIV_ROUND_UP	,	F_90
cs_offset	,	V_135
prev	,	V_181
GEN6_BRSYNC	,	V_211
I915_WRITE	,	F_49
"Failed to ping batch bo\n"	,	L_14
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_81
msleep	,	F_117
i9xx_ring_put_irq	,	F_76
POSTING_READ16	,	F_79
gen7_render_ring_cs_stall_wa	,	F_12
len	,	V_131
intel_ring_begin	,	F_3
outstanding_lazy_request	,	V_87
drm_core_check_feature	,	F_33
pc_render_get_seqno	,	F_69
MI_SEMAPHORE_MBOX	,	V_99
i8xx_ring_get_irq	,	F_77
I915_WRITE_HEAD	,	F_24
MI_NO_WRITE_FLUSH	,	V_15
"ctl %08x head %08x tail %08x start %08x\n"	,	L_2
intel_ring_idle	,	F_108
intel_ring_emit	,	F_4
trace_i915_gem_ring_flush	,	F_143
stop_rings	,	V_184
I915_GEM_DOMAIN_INSTRUCTION	,	V_21
GFP_KERNEL	,	V_62
HAS_L3_GPU_CACHE	,	F_54
perf_boxes	,	V_175
MI_BATCH_BUFFER_START	,	V_127
init_phys_hws_pga	,	F_95
i915_gem_get_seqno	,	F_126
MI_FLUSH_DW_STORE_INDEX	,	V_195
intel_emit_post_sync_nonzero_flush	,	F_9
I830_BATCH_LIMIT	,	V_136
PIPE_CONTROL_TLB_INVALIDATE	,	V_37
INTEL_INFO	,	F_17
GEN6_BSD_SLEEP_MSG_DISABLE	,	V_186
GEN6_BSD_SLEEP_INDICATOR	,	V_188
"Failed to allocate seqno page\n"	,	L_5
render_ring_cleanup	,	F_56
i915_add_request	,	F_122
drm_i915_private	,	V_72
uint32_t	,	T_3
i9xx_ring_get_irq	,	F_75
HWS_PGA	,	V_147
sync_seqno	,	V_151
RENDER_RING_BASE	,	V_201
BSD_RING_BASE	,	V_223
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_42
hsw_ring_dispatch_execbuffer	,	F_133
irq_lock	,	V_109
ring_get_seqno	,	F_68
__iomem	,	T_4
intel_init_blt_ring_buffer	,	F_141
I915_READ_TAIL	,	F_28
INIT_LIST_HEAD	,	F_98
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_36
MI_STORE_DWORD_INDEX	,	V_91
intel_ring_flush_all_caches	,	F_142
intel_ring_wait_request	,	F_112
GEN6_RBSYNC	,	V_230
MI_LOAD_REGISTER_IMM	,	F_60
PIPE_CONTROL_QW_WRITE	,	V_33
write_tail	,	V_52
master_priv	,	V_172
GEN6_BSD_RING_BASE	,	V_217
HAS_FORCE_WAKE	,	F_21
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_41
name	,	V_53
sync_to	,	V_207
I915_WRITE_IMR	,	F_55
i8xx_ring_put_irq	,	F_80
BUG_ON	,	F_101
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_40
BSD_HWS_PGA_GEN7	,	V_122
lazy_coherency	,	V_107
flush	,	V_190
driver_priv	,	V_173
gen6_ring_get_seqno	,	F_66
gen5_ring_get_irq	,	F_70
cleanup_status_page	,	F_92
PIPE_CONTROL_NOTIFY	,	V_106
GFX_OP_PIPE_CONTROL	,	F_10
drm_pci_alloc	,	F_96
start	,	V_215
I915_DISPATCH_SECURE	,	V_129
XY_SRC_COPY_BLT_WRITE_RGB	,	V_140
virtual_start	,	V_154
sarea_priv	,	V_174
mmio	,	V_116
I915_GEM_DOMAIN_SAMPLER	,	V_16
ring_space	,	F_1
irq_queue	,	V_152
MI_INVALIDATE_BSD	,	V_194
init_pipe_control	,	F_36
base	,	V_71
add_request	,	V_202
update_mboxes	,	F_59
RING_HWS_PGA_GEN6	,	F_82
intel_cleanup_ring_buffer	,	F_107
I915_WRITE64	,	F_130
page_addr	,	V_143
list_empty	,	F_123
drm_device	,	V_19
MI_NOOP	,	V_18
num_dwords	,	V_183
init_waitqueue_head	,	F_99
"%s initialization failed "	,	L_4
PIPE_CONTROL_WRITE_FLUSH	,	V_105
DRM_DEBUG_DRIVER	,	F_94
cpu_page	,	V_67
MI_BATCH_NON_SECURE_I965	,	V_130
i965_dispatch_execbuffer	,	F_88
ASYNC_FLIP_PERF_DISABLE	,	V_75
GEN6_VBSYNC	,	V_231
init_ring_common	,	F_20
i915_gem_object_set_cache_level	,	F_39
PAGE_SIZE	,	V_54
GFX_MODE	,	V_76
I915_BSD_USER_INTERRUPT	,	V_225
DRIVER_MODESET	,	V_59
GT_BSD_USER_INTERRUPT	,	V_224
irq_enabled	,	V_108
primary	,	V_169
ENODEV	,	V_216
kfree	,	F_45
VCS	,	V_121
flags	,	V_34
I915_READ	,	F_19
MI_SEMAPHORE_COMPARE	,	V_100
out	,	V_58
"can not ioremap virtual address for"	,	L_15
gen	,	V_47
mbox2_reg	,	V_89
intel_render_ring_init_dri	,	F_139
time_after	,	F_119
ACTHD	,	V_49
MI_USER_INTERRUPT	,	V_94
"%s head not reset to zero "	,	L_1
active_list	,	V_149
cleanup_pipe_control	,	F_46
interruptible	,	V_177
I915_WRITE_CTL	,	F_23
EINVAL	,	V_158
MI_SEMAPHORE_SYNC_BV	,	V_229
flush_domains	,	V_10
MI_SEMAPHORE_SYNC_BR	,	V_228
RING_HWS_PGA	,	F_83
GFX_TLB_INVALIDATE_ALWAYS	,	V_77
irq_enable_mask	,	V_112
space	,	V_3
i915_kernel_lost_context	,	F_34
GEN6_RENDER_L3_PARITY_ERROR	,	V_85
drm_i915_private_t	,	T_2
gen2_render_ring_flush	,	F_2
MI_EXE_FLUSH	,	V_22
trace_i915_ring_wait_end	,	F_116
i915_gem_alloc_object	,	F_38
kunmap	,	F_47
offset	,	V_125
I915_WRITE16	,	F_78
GTIMR	,	V_113
IMR	,	V_115
gen6_ring_flush	,	F_132
INSTPM	,	V_83
request	,	V_165
i915_gem_retire_requests_ring	,	F_111
scratch_addr	,	V_28
MI_BATCH_GTT	,	V_128
vaddr	,	V_148
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_35
i915_gem_check_wedge	,	F_118
bsd_ring_flush	,	F_84
ioremap_wc	,	F_103
MI_FLUSH_DW	,	V_191
I915_GEM_DOMAIN_RENDER	,	V_14
addr	,	V_144
value	,	V_43
I915_READ_HEAD	,	F_25
i915_gem_object_set_to_gtt_domain	,	F_102
WARN_ON	,	F_63
ring_wait_for_space	,	F_114
invalidate	,	V_189
gma_bus_addr	,	V_157
I915_USER_INTERRUPT	,	V_213
drm_i915_master_private	,	V_171
intel_ring_advance	,	F_5
drm_i915_gem_request	,	V_164
intel_ring_buffer	,	V_1
