Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar 21 17:21:52 2020
| Host         : parallels-Parallels-Virtual-Platform running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
| Design       : zsys_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   415 |
|    Minimum number of control sets                        |   415 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1024 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   415 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    29 |
| >= 14 to < 16      |     8 |
| >= 16              |   198 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2776 |          778 |
| No           | No                    | Yes                    |              44 |           12 |
| No           | Yes                   | No                     |             982 |          382 |
| Yes          | No                    | No                     |            1258 |          349 |
| Yes          | No                    | Yes                    |              70 |           17 |
| Yes          | Yes                   | No                     |            5150 |         1583 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                                                                 Enable Signal                                                                                                                                 |                                                                                                                                   Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][11]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][11]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/pclk        |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              1 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                      |                1 |              1 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/audio/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                                                           |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                2 |              3 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                        |                2 |              3 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              3 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                1 |              3 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_arready0                                                                                                                                                                                                             | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                           | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                             |                2 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              4 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                               | zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_awready0                                                                                                                                                                                                             | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              4 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                             |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                           | zsys_i/audio/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                                                           |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                            | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                      |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_2[0]               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                2 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                               |                4 |              4 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                   |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                         | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                       |                2 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                   |                4 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                     | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                             |                3 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                                                                                  | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_to_pwm_0/U0/bit_addr[4]_i_2_n_0                                                                                                                                                                                                                              | zsys_i/audio/i2s_to_pwm_0/U0/bit_addr[4]_i_1_n_0                                                                                                                                                                                                                                    |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/start_dly_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/sum_dly                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/end_dly_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                      | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                     | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                             |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/curr_delay                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                                                                  | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/E[0]                                                                                                                                                                                                           | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                         | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                3 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                   | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                         |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/addr_cnt                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1[0]                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                       |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                3 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/resets/rst_proc_sys7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              5 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | zsys_i/video_in/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                         | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                 |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                 |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/resets/rst_proc_sys7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | zsys_i/resets/rst_proc_sys7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                3 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | zsys_i/video_in/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                    |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                    |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/word_cnt                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                    | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                    | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_1                                                   |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id[6]_i_1_n_0                                                                                                                                                                                     | zsys_i/audio/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                                                           |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                     |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              7 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                        |                2 |              7 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                         |                3 |              7 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                          | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                 |                3 |              7 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                       |                1 |              7 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                2 |              7 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                3 |              7 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                           |                1 |              7 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                       |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/FSM_sequential_sm_rx_state_reg[2]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                                                           |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                       | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                   | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg[0]                                                                                                        |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                3 |              8 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                   |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                              |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[19]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                    | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg[0]                                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                   | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/packet_size[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                5 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/to_cnt[0]_2                                                                                                                                                                                                                  | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/p_5_out[0]                                                                                                                                                                                                                         |                4 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                                     | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                      |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/to_cnt[1]_1                                                                                                                                                                                                                  | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/p_5_out[1]                                                                                                                                                                                                                         |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/p_0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/data_shift[1]_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                4 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[29]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[39]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                        |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                3 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]             | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                       |                3 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                                     |                3 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                       |                3 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                       |                4 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                4 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]             | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                       |                2 |              9 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                3 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                     |                2 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                            |                3 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                             |                2 |              9 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]    |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                         |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                         |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                         |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                               |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                              |                4 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]      |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0]    |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]           | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             11 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                     | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_1_n_0                                                                                                                                                                                                      |                2 |             11 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                     |                2 |             11 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       |                                                                                                                                                                                                                                                                               | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                4 |             11 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                6 |             11 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/FSM_onehot_fifo_state_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             11 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                5 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                             |                                                                                                                                                                                                                                                                                     |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                     |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr[2]_i_1_n_0                                                                                                                                                                                                      |                4 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr[2]_i_1__0_n_0                                                                                                                                                                                                   |                4 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                4 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                             |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                4 |             12 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                      | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                5 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK3                       | zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                2 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                4 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                8 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt                                                                                                                                                                                                                 | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0                                                                                                                                                                                                   |                3 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                3 |             13 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                             | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_1[0]               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                2 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                6 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                    |                3 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                6 |             13 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                      |                6 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                5 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                               |                4 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                    |                5 |             14 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                    |                7 |             15 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             15 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/E[0]                                                                                                                                                                                                                     | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/axi_awaddr_reg[5]_1[0]                                                                                                                                                                                                   | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                3 |             16 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/packet_size[7]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                    | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                   | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             16 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_2_n_0                                                                                                                                                                                                         | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_1_n_0                                                                                                                                                                                                               |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0[0]               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                8 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                6 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_tvalid                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_to_pwm_0/U0/update_right                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/i2s_to_pwm_0/U0/update_left                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                             | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axis_to_i2s_0/U0/data_sr[31]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3][0]                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                   | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |                4 |             17 |
| ~zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                3 |             17 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                      | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                   |                6 |             17 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                 |               10 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                                                     |                3 |             19 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |                9 |             19 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                          | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                         |                5 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                   | zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                         |                5 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                6 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0                                                                                                                                                                                               | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                                                                                                                                                    |                5 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                     |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                                                                                                                                                    |                6 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                     |                                                                                                                                                                                                                                                                                     |               10 |             21 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/de_reg_reg_0                                                                                                                                                                                                          |               10 |             21 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                     | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             21 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                          | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             21 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                8 |             21 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                   | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                6 |             21 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg_0                                                                                 |                4 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                     |                4 |             22 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               17 |             22 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                          | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             23 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                         | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             23 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                6 |             24 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                        | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                            | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                6 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                6 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                            | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |                6 |             24 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                9 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/data_latched[0]_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/p_3_in                                                                                                                                                                                                                           | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_1_n_0                                                                                                                                                                                                         |                5 |             24 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               21 |             25 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               22 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               18 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               20 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                7 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               15 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               18 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                        |                7 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               16 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                        |                4 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                           | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                            |                9 |             27 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |               10 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                            | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |                8 |             29 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                6 |             29 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                          | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                9 |             31 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               12 |             31 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                                   | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             31 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               14 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                9 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               15 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               15 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               18 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               16 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/p_0_in__0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/p_0_in__1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/rd_ack                                                                                                                                                                                                                   | zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |               11 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/p_5_in                                                                                                                                                                                                                           | zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int[0][31]_i_1__0_n_0                                                                                                                                                                                                      |                6 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                                                                  | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                                         |               22 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               10 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0[0]               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                          | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                8 |             32 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                          |               13 |             32 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                     | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                    |                9 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               |                                                                                                                                                                                                                                                                                     |                9 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               12 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               11 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                9 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               10 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               16 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               11 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               10 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               15 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               16 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                9 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               12 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                6 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                          | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                6 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                                        | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                6 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                  | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |               14 |             33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                            | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                 |                8 |             33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |               16 |             33 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               12 |             35 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                6 |             35 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                   | zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                    |                9 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |                7 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               11 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               12 |             37 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                               |               13 |             38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                               |               11 |             38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                8 |             38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1[0]                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               12 |             38 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                     |                5 |             39 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/buffer_we                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                8 |             41 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |               17 |             41 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                             | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               10 |             41 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                8 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                        | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                7 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/fifo_buf_gen.FIFO_inst/CE                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |               11 |             42 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                   | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                    |               12 |             43 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                8 |             45 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               12 |             47 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                9 |             47 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                   | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |               11 |             48 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         | zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_rxvalidhs                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               14 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                                     |               10 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                      | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                            |               10 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                9 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                8 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               10 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                 |                                                                                                                                                                                                                                                                                     |                7 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                          |                                                                                                                                                                                                                                                                                     |                7 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                     | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_3[0]                                                                                                                                                                              |                8 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_3[0]                                                                                                                                                                               |                9 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               21 |             55 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                    |               20 |             55 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/pixel[3]_4                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               13 |             55 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                      | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                 |               16 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               16 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               21 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                     | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               17 |             77 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |               15 |             77 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               31 |             77 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               19 |             78 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               24 |             78 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               54 |            101 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                      | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               30 |            141 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               65 |            153 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                        | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               38 |            168 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/CLK         |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               59 |            210 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |              325 |           1175 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |              387 |           1372 |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


