# Digital Electronics - Logic Function Simulation
## About
<p>This project was built along with the Laboratory Digital Electronics at the Technical University of Applied Sciences of Regensburg (OTH Regensburg), Bavaria, Germany. The simulation of the following logic function with AMD Vivado is the focus of the project.</p>

<div align="center">
<img alt="image" src="https://github.com/user-attachments/assets/59877f2e-9626-4ffb-997a-ef6612e4f434"/>
</div>

<p>This function has the following truth table:</p>
<div align="center">
<img width="130" alt="image" src="https://github.com/user-attachments/assets/2c34a856-ffa1-4976-9f28-f7de3166e262"/>
</div>

## Simulation
<p>After creating a testbench for this project, you can see how the output Y (as digital signal) changes depending on the status of the digital signals (as inputs) A, B, C and D.</p>
<div align="center">
<img alt="image" src="https://github.com/user-attachments/assets/70758c86-f7ea-479c-b27c-d5190905d1f9"/>
</div>
