Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Register0.vhd" into library work
Parsing entity <Register0>.
Parsing architecture <Behavioral> of entity <register0>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MyPackage.vhd" into library work
Parsing package <MyPackage>.
Parsing package body <MyPackage>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MUX_32_V2.vhd" into library work
Parsing entity <MUX_32_V2>.
Parsing architecture <Behavioral> of entity <mux_32_v2>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Decoder.vhd" into library work
Parsing entity <Decoder_1_to_32>.
Parsing architecture <Behavioral> of entity <decoder_1_to_32>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
WARNING:HDLCompiler:946 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\RegisterFile.vhd" Line 90: Actual for formal port load is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MyPackage1.vhd" into library work
Parsing package <MyPackage1>.
Parsing package body <MyPackage1>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Main_Decoder.vhd" into library work
Parsing entity <Main_Decoder>.
Parsing architecture <Behavioral> of entity <main_decoder>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\ALUdecoder.vhd" into library work
Parsing entity <ALUdecoder>.
Parsing architecture <Behavioral> of entity <aludecoder>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MyPackage2.vhd" into library work
Parsing package <MyPackage2>.
INFO:HDLCompiler:1676 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MyPackage2.vhd" Line 15. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MyPackage2.vhd" Line 16. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing package body <MyPackage2>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\datapath.vhd" into library work
Parsing entity <datapath>.
INFO:HDLCompiler:1676 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\datapath.vhd" Line 16. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\datapath.vhd" Line 17. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <datapath>.
WARNING:HDLCompiler:439 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\datapath.vhd" Line 50: Formal port dataout of mode out cannot be associated with actual port aluout of mode buffer
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\mips.vhd" into library work
Parsing entity <mips>.
Parsing architecture <Behavioral> of entity <mips>.
WARNING:HDLCompiler:439 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\mips.vhd" Line 43: Formal port aluout of mode buffer cannot be associated with actual port aluout of mode out
WARNING:HDLCompiler:439 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\mips.vhd" Line 44: Formal port writedata of mode buffer cannot be associated with actual port writedata of mode out

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mips> (architecture <Behavioral>) from library <work>.

Elaborating entity <datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder_1_to_32> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Decoder.vhd" Line 114. Case statement is complete. others clause is never selected

Elaborating entity <Register0> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Register0.vhd" Line 19: Assignment to internal_d ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MyPackage.vhd" Line 83: <registers> remains a black-box since it has no binding entity.

Elaborating entity <MUX_32_V2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MUX_32_V2.vhd" Line 82. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <Main_Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUdecoder> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\mips.vhd".
INFO:Xst:3210 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\mips.vhd" line 29: Output port <pc> of the instance <datapath> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\datapath.vhd".
WARNING:Xst:647 - Input <instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <readdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memtoreg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcsrc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alusrc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regdst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <jump> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\RegisterFile.vhd".
INFO:Xst:3210 - "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\RegisterFile.vhd" line 30: Output port <Y0> of the instance <Decoder_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <RegisterFile> synthesized.

Synthesizing Unit <Decoder_1_to_32>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Decoder.vhd".
    Found 32x32-bit Read Only RAM for signal <_n0065>
    Summary:
	inferred   1 RAM(s).
Unit <Decoder_1_to_32> synthesized.

Synthesizing Unit <Register0>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Register0.vhd".
        n = 32
WARNING:Xst:647 - Input <D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <Q<31:0>> (without init value) have a constant value of 0 in block <Register0>.
    Summary:
	no macro.
Unit <Register0> synthesized.

Synthesizing Unit <MUX_32_V2>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\MUX_32_V2.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <Y> created at line 49.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_32_V2> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\ALU.vhd".
    Found 32-bit adder for signal <n0165> created at line 52.
    Found 32-bit adder for signal <sum> created at line 52.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_67_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_71_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_75_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_79_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_83_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_87_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_91_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_95_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_99_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_103_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_107_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_111_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_115_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_119_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_123_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_127_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_131_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_135_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_139_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_143_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_147_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_151_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_155_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_159_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_163_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_167_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_171_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_175_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_179_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_183_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_187_o> created at line 56.
    Found 1-bit 4-to-1 multiplexer for signal <Z_14_o_abar[31]_MUX_191_o> created at line 56.
    Found 1-bit tristate buffer for signal <state<31>> created at line 56
    Found 1-bit tristate buffer for signal <state<30>> created at line 56
    Found 1-bit tristate buffer for signal <state<29>> created at line 56
    Found 1-bit tristate buffer for signal <state<28>> created at line 56
    Found 1-bit tristate buffer for signal <state<27>> created at line 56
    Found 1-bit tristate buffer for signal <state<26>> created at line 56
    Found 1-bit tristate buffer for signal <state<25>> created at line 56
    Found 1-bit tristate buffer for signal <state<24>> created at line 56
    Found 1-bit tristate buffer for signal <state<23>> created at line 56
    Found 1-bit tristate buffer for signal <state<22>> created at line 56
    Found 1-bit tristate buffer for signal <state<21>> created at line 56
    Found 1-bit tristate buffer for signal <state<20>> created at line 56
    Found 1-bit tristate buffer for signal <state<19>> created at line 56
    Found 1-bit tristate buffer for signal <state<18>> created at line 56
    Found 1-bit tristate buffer for signal <state<17>> created at line 56
    Found 1-bit tristate buffer for signal <state<16>> created at line 56
    Found 1-bit tristate buffer for signal <state<15>> created at line 56
    Found 1-bit tristate buffer for signal <state<14>> created at line 56
    Found 1-bit tristate buffer for signal <state<13>> created at line 56
    Found 1-bit tristate buffer for signal <state<12>> created at line 56
    Found 1-bit tristate buffer for signal <state<11>> created at line 56
    Found 1-bit tristate buffer for signal <state<10>> created at line 56
    Found 1-bit tristate buffer for signal <state<9>> created at line 56
    Found 1-bit tristate buffer for signal <state<8>> created at line 56
    Found 1-bit tristate buffer for signal <state<7>> created at line 56
    Found 1-bit tristate buffer for signal <state<6>> created at line 56
    Found 1-bit tristate buffer for signal <state<5>> created at line 56
    Found 1-bit tristate buffer for signal <state<4>> created at line 56
    Found 1-bit tristate buffer for signal <state<3>> created at line 56
    Found 1-bit tristate buffer for signal <state<2>> created at line 56
    Found 1-bit tristate buffer for signal <state<1>> created at line 56
    Found 1-bit tristate buffer for signal <state<0>> created at line 56
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Controller.vhd".
    Summary:
	no macro.
Unit <Controller> synthesized.

Synthesizing Unit <Main_Decoder>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\Main_Decoder.vhd".
    Summary:
	no macro.
Unit <Main_Decoder> synthesized.

Synthesizing Unit <ALUdecoder>.
    Related source file is "C:\Users\Renad\Desktop\xilinxProjects\COPROJECTPH2\ALUdecoder.vhd".
    Summary:
	no macro.
Unit <ALUdecoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Multiplexers                                         : 36
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Decoder_1_to_32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0065> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Decoder_1_to_32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 1
 32-bit adder carry in                                 : 1
# Multiplexers                                         : 36
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit mips: 32 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N2, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N3, N30, N31, N32, N33, N4, N5, N6, N7, N8, N9.

Optimizing unit <mips> ...

Optimizing unit <RegisterFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 873
#      GND                         : 1
#      LUT3                        : 32
#      LUT4                        : 4
#      LUT5                        : 65
#      LUT6                        : 644
#      MUXCY                       : 31
#      MUXF7                       : 64
#      XORCY                       : 32
# IO Buffers                       : 61
#      IBUF                        : 28
#      OBUF                        : 33
# Others                           : 31
#      Registers                   : 31

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  745  out of  63400     1%  
    Number used as Logic:               745  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    745
   Number with an unused Flip Flop:     745  out of    745   100%  
   Number with an unused LUT:             0  out of    745     0%  
   Number of fully used LUT-FF pairs:     0  out of    745     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         163
 Number of bonded IOBs:                  61  out of    210    29%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 4.650ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3092058 / 1087
-------------------------------------------------------------------------
Delay:               4.650ns (Levels of Logic = 39)
  Source:            instr<22> (PAD)
  Destination:       aluout<0> (PAD)

  Data Path: instr<22> to aluout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.834  instr_22_IBUF (instr_22_IBUF)
     LUT6:I0->O            1   0.097   0.556  datapath/regfile_inst/MUX1/Mmux_Y_81 (datapath/regfile_inst/MUX1/Mmux_Y_81)
     LUT6:I2->O            1   0.097   0.000  datapath/regfile_inst/MUX1/Mmux_Y_3 (datapath/regfile_inst/MUX1/Mmux_Y_3)
     MUXF7:I1->O           2   0.279   0.516  datapath/regfile_inst/MUX1/Mmux_Y_2_f7 (datapath/reg_read_data1<0>)
     LUT3:I0->O            1   0.097   0.000  datapath/alu_inst/Madd_sum_Madd_lut<0> (datapath/alu_inst/Madd_sum_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  datapath/alu_inst/Madd_sum_Madd_cy<0> (datapath/alu_inst/Madd_sum_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<1> (datapath/alu_inst/Madd_sum_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<2> (datapath/alu_inst/Madd_sum_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<3> (datapath/alu_inst/Madd_sum_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<4> (datapath/alu_inst/Madd_sum_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<5> (datapath/alu_inst/Madd_sum_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<6> (datapath/alu_inst/Madd_sum_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<7> (datapath/alu_inst/Madd_sum_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<8> (datapath/alu_inst/Madd_sum_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<9> (datapath/alu_inst/Madd_sum_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<10> (datapath/alu_inst/Madd_sum_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<11> (datapath/alu_inst/Madd_sum_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<12> (datapath/alu_inst/Madd_sum_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<13> (datapath/alu_inst/Madd_sum_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<14> (datapath/alu_inst/Madd_sum_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<15> (datapath/alu_inst/Madd_sum_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<16> (datapath/alu_inst/Madd_sum_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<17> (datapath/alu_inst/Madd_sum_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<18> (datapath/alu_inst/Madd_sum_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<19> (datapath/alu_inst/Madd_sum_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<20> (datapath/alu_inst/Madd_sum_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<21> (datapath/alu_inst/Madd_sum_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<22> (datapath/alu_inst/Madd_sum_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<23> (datapath/alu_inst/Madd_sum_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<24> (datapath/alu_inst/Madd_sum_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<25> (datapath/alu_inst/Madd_sum_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<26> (datapath/alu_inst/Madd_sum_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<27> (datapath/alu_inst/Madd_sum_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<28> (datapath/alu_inst/Madd_sum_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<29> (datapath/alu_inst/Madd_sum_Madd_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  datapath/alu_inst/Madd_sum_Madd_cy<30> (datapath/alu_inst/Madd_sum_Madd_cy<30>)
     XORCY:CI->O           2   0.370   0.383  datapath/alu_inst/Madd_sum_Madd_xor<31> (datapath/alu_inst/sum<31>)
     LUT6:I4->O            1   0.097   0.279  datapath/alu_inst/Mmux_Z_14_o_abar[31]_MUX_191_o11 (aluout_0_OBUF)
    Registers:D<0>             0.000          datapath/regfile_inst/gen_reg[1].REG
    ----------------------------------------
    Total                      4.650ns (2.081ns logic, 2.569ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.42 secs
 
--> 

Total memory usage is 4616752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    3 (   0 filtered)

