#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26100
#Hostname: xuan
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Oct 29 14:14:36 2025
Parse module hierarchy of project 'C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Oct 29 14:14:37 2025
E: Flow-0245: There is no top module. Please specify top module manually or wait for hierarchy update to complete.


Process "Compile" started.
Current time: Wed Oct 29 14:14:40 2025
E: Flow-0245: There is no top module. Please specify top module manually or wait for hierarchy update to complete.


Process "Compile" started.
Current time: Wed Oct 29 14:14:44 2025
Compiling architecture definition.
Analyzing project file 'C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:/pango/PDS_2022.2-SP6.4/license/new_pds_f46adde29aad.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 12)] Analyzing module test_ddr (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 384)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 392)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 404)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 410)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 416)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 420)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 425)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 429)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 433)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 441)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 445)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 449)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 453)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 457)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 463)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 811)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_top_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_top_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 9)] Analyzing module axi_bist_top_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_top_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_main_ctrl_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_main_ctrl_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 7)] Analyzing module test_main_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_main_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 2)] Analyzing module test_rd_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 2)] Analyzing module test_wr_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs15_64bit_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs15_64bit_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Analyzing module prbs15_64bit_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs15_64bit_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs31_128bit_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs31_128bit_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs31_128bit_v1_0.v(line number: 15)] Analyzing module prbs31_128bit_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs31_128bit_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/ips2t_drm_fifo.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/ips2t_drm_fifo.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/ips2t_drm_fifo.v(line number: 18)] Analyzing module ips2t_drm_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/ips2t_drm_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_ctrl.v(line number: 17)] Analyzing module ipm2l_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v(line number: 21)] Analyzing module ipm2l_fifo_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 20)] Analyzing module ipm2l_sdpram_data_fifo (library work)
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 351)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 352)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 355)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 359)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 363)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 367)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 403)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 404)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 407)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 408)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 411)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 412)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 419)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 420)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 423)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 424)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 427)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 428)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 431)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 432)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 435)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 436)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 439)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 440)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 444)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 445)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 448)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 449)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 453)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 454)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 467)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 468)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 472)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 475)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 476)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 481)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 482)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 7)] Analyzing module axi_bist_data_align (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 82)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v(line number: 18)] Analyzing module ips2t_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v(line number: 15)] Analyzing module ips2l_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v(line number: 15)] Analyzing module ips2l_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 15)] Analyzing module ips2l_seu_rs232_intf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v(line number: 15)] Analyzing module ips2l_seu_uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v(line number: 15)] Analyzing module ips2l_seu_uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 15)] Analyzing module ips2l_uart_ctrl_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 15)] Analyzing module ips2l_uart_ctrl_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v(line number: 15)] Analyzing module ips2l_ver_ctrl_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/state_group_mux_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/state_group_mux_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/state_group_mux_v1_0.v(line number: 10)] Analyzing module state_group_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/state_group_mux_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_rd_lock.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_rd_lock.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_rd_lock.v(line number: 2)] Analyzing module uart_rd_lock (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_rd_lock.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 1)] Analyzing module adc_ctrl (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 228)] Convert attribute name from syn_noprune to PAP_NOPRUNE
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 308)] Convert attribute name from syn_noprune to PAP_NOPRUNE
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 15)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 16)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 17)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 18)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 19)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 20)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 21)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 22)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 23)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 24)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 26)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 27)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 28)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 29)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 32)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 33)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 34)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 35)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 36)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 37)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 38)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 39)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 40)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 41)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 45)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 204)] Analyzing module ips2l_ddrphy_wrlvl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 525)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 544)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 545)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 247)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 166)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 101)] Analyzing module ips2l_ddrphy_training_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 123)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 300)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_14 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 331)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 765)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 254)] Analyzing module ips2l_ddrphy_main_ctrl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 592)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 189)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 333)] Analyzing module ips2l_ddrphy_gatecal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 115)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 243)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 592)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 541)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_12 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 211)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_12 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 335)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 321)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 388)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Analyzing module ips2l_ddrphy_data_slice_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 197)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 86)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 149)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 431)] Analyzing module ips2l_ddrphy_calib_top_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 214)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 99)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 186)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 257)] Analyzing module ips2l_ddrphy_check_ppll_out_sync_point_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 37)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 38)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 39)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 40)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 41)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 29)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 32)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 33)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 185)] Analyzing module ips2l_bresp_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_align_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 84)] Analyzing module ips2l_mcdq_axi_bresp_buf_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 183)] Analyzing module ips2l_mcdq_axi_buf_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 247)] Analyzing module ips2l_mcdq_axi_channel_v1_6 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 311)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 312)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 182)] Analyzing module ips2l_mcdq_axi_cmd_arb_v1_5a (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 190)] Analyzing module ips2l_mcdq_axi_dec_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 293)] Analyzing module ips2l_mcdq_axi_mc_v1_6 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 376)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 361)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 362)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 471)] Analyzing module ips2l_mcdq_axi_rdata_align_v1_6 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 502)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 503)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 504)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 313)] Analyzing module ips2l_mcdq_axi_rdata_arrange_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 361)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 336)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 341)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 643)] Analyzing module ips2l_mcdq_axi_wdata_align_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 708)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 713)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 675)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 676)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 677)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 197)] Analyzing module ips2l_rddata_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 238)] Analyzing module ips2l_rdata_align_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 284)] Analyzing module ips2l_wdata_align_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 289)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 299)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 288)] Analyzing module ips2l_wdata_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 293)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 303)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Analyzing module ips2l_mcdq_reg_fifo2_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 114)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 115)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 144)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 160)] Analyzing module ips2l_mcdq_apb_cross_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 116)] Analyzing module ips2l_mcdq_calib_delay_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 729)] Analyzing module ips2l_mcdq_cfg_apb_v1_5a (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 265)] Analyzing module ips2l_mcdq_dcd_bm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 91)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcd_sm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 190)] Analyzing module ips2l_mcdq_dcd_top_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 663)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_6 (library work)
I: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 855)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 313)] Analyzing module ips2l_mcdq_dcp_buf_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcp_out_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 344)] Analyzing module ips2l_mcdq_dcp_top_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 721)] Analyzing module ips2l_mcdq_dfi_v1_7a (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 330)] Analyzing module ips2l_mcdq_lp_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 649)] Analyzing module ips2l_mcdq_mac_top_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 329)] Analyzing module ips2l_mcdq_mpr_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 371)] Analyzing module ips2l_mcdq_mrs_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 110)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 98)] Analyzing module ips2l_mcdq_rdatapath_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 188)] Analyzing module ips2l_mcdq_wdatapath_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 155)] Analyzing module ips2l_mcdq_wdp_align_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 148)] Analyzing module ips2l_mcdq_wdp_dcp_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Analyzing module ips2l_mcdq_com_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_tfaw_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Analyzing module ips2l_mcdq_tfaw_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 107)] Analyzing module ips2l_mcdq_timing_act_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 130)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 105)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 142)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Analyzing module ips2l_mcdq_trc_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/para.vh
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3.v(line number: 13)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 13)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 13)] Analyzing module ddr3_slice_top_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 8)] Analyzing module ddr3_mcdq_wrapper_v1_9 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/pnr} C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v successfully.
I: Module "test_ddr" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.443s wall, 0.328s user + 0.031s system = 0.359s CPU (14.7%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 12)] Elaborating module test_ddr
I: Module instance {test_ddr} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_14 = 32'b00000000000000000000000000000000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 370)] Elaborating instance refclk_inbuf
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 377)] Elaborating instance free_clk_ibufg
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 595)] Elaborating instance u_manu_clear_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_manu_clear_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 606)] Elaborating instance u_free_clk_rst_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_free_clk_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 634)] Elaborating instance u_ips2l_uart_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 15)] Elaborating module ips2l_uart_ctrl_top_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_14 = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 109)] Elaborating instance u_uart_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 15)] Elaborating module ips2l_seu_rs232_intf
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    FIFO_D = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 74)] Elaborating instance u_ips2l_clk_gen
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v(line number: 15)] Elaborating module ips2l_clk_gen_32bit
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 82)] Elaborating instance u_ips2l_seu_uart_tx
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v(line number: 15)] Elaborating module ips2l_seu_uart_tx
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 94)] Elaborating instance u_ips2l_seu_uart_rx
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v(line number: 15)] Elaborating module ips2l_seu_uart_rx
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 143)] Elaborating instance u_uart_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 15)] Elaborating module ips2l_uart_ctrl_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_ctrl} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_14 = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 85)] Elaborating instance u_cmd_parser
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v(line number: 15)] Elaborating module ips2l_cmd_parser_32bit
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 116)] Elaborating instance u_ver_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v(line number: 15)] Elaborating module ips2l_ver_ctrl_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_ctrl/u_ver_ctrl} parameter value:
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_14 = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 664)] Elaborating instance u_uart_rd_lock
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/uart_rd_lock.v(line number: 2)] Elaborating module uart_rd_lock
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 799)] Elaborating instance u_core_clk_rst_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_core_clk_rst_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 845)] Elaborating instance I_ips_ddr_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3.v(line number: 13)] Elaborating module ddr3
I: Module instance {test_ddr/I_ips_ddr_top} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000010
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011110
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    DEVICE_ID = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3.v(line number: 363)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3.v(line number: 403)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 8)] Elaborating module ddr3_mcdq_wrapper_v1_9
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011110
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    REF_NUM = 32'b00000000000000000000000000001000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 230)] Elaborating instance mcdq_axi_mc
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 293)] Elaborating module ips2l_mcdq_axi_mc_v1_6
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc} parameter value:
    AXI0_ADDR_WIDTH = 32'b00000000000000000000000000011110
    AXI0_DATA_WIDTH = 32'b00000000000000000000000100000000
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000100100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 440)] Elaborating instance mcdq_axi_channel0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 247)] Elaborating module ips2l_mcdq_axi_channel_v1_6
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011110
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000100100000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110011
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000100100001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 332)] Elaborating instance mcdq_axi_buf
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 183)] Elaborating module ips2l_mcdq_axi_buf_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011110
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110011
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000100100001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 310)] Elaborating instance u_axi_rdcmd_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000110011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 328)] Elaborating instance u_axi_wrcmd_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_wrcmd_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000110011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 346)] Elaborating instance u_wdata_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 288)] Elaborating module ips2l_wdata_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 364)] Elaborating instance ips2l_distributed_fifo_wstrb0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[4].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[5].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[6].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[7].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 377)] Elaborating instance mcdq_axi_wdata_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 643)] Elaborating module ips2l_mcdq_axi_wdata_align_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011110
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    AXI_WDATA_DEPTH = 32'b00000000000000000000000000001010
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110011
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000100100001
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000100100000
    AXI_WDATA_BYTES_MAX = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 815)] Elaborating instance u_axi_wrcmd_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000101010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 1446)] Elaborating instance u_axi_wdata_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 284)] Elaborating module ips2l_wdata_align_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 353)] Elaborating instance ips2l_distributed_fifo_wstrb0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[4].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[5].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[6].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[7].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 396)] Elaborating instance mcdq_axi_bresp_buf
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 84)] Elaborating module ips2l_mcdq_axi_bresp_buf_v1_5
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 109)] Elaborating instance u_axi_bresp_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 185)] Elaborating module ips2l_bresp_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000001010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 244)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 418)] Elaborating instance mcdq_axi_rdata_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 471)] Elaborating module ips2l_mcdq_axi_rdata_align_v1_6
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011110
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110011
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_BYTES_MAX = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 845)] Elaborating instance u_axi_rdcmd_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_align_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_align_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000101010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_align_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 906)] Elaborating instance u_axi_rdcmd_back_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000100001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 926)] Elaborating instance u_mcdq_axi_rdata_arrange
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 313)] Elaborating module ips2l_mcdq_axi_rdata_arrange_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange} parameter value:
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    AXI_BACK_CMD_FIFO_WIDTH = 32'b00000000000000000000000000100001
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000010
    DATA_WIDTH_MUL = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 394)] Elaborating instance u_axi_rdata_mac_fifo0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 197)] Elaborating module ips2l_rddata_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0} parameter value:
    D = 32'b00000000000000000000000001000000
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000110
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[1].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[2].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[3].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[4].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[5].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[6].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[7].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 447)] Elaborating instance u_axi_rdata_mac_fifo1
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Elaborating module ips2l_mcdq_reg_fifo2_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo1} parameter value:
    W = 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 605)] Elaborating instance u_axi_rdata_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 238)] Elaborating module ips2l_rdata_align_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 304)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[4].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[5].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[6].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[7].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 505)] Elaborating instance mcdq_axi_cmd_arb
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 182)] Elaborating module ips2l_mcdq_axi_cmd_arb_v1_5a
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb} parameter value:
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ARB_AXI_WIDTH = 32'b00000000000000000000000000101100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 334)] Elaborating instance mcdq_axi_dec
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 190)] Elaborating module ips2l_mcdq_axi_dec_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb/mcdq_axi_dec} parameter value:
    ARB_AXI_WIDTH = 32'b00000000000000000000000000101100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 358)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Elaborating module ips2l_mcdq_reg_fifo2_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb/mcdq_axi_dec/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000111110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 326)] Elaborating instance mcdq_mac_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 649)] Elaborating module ips2l_mcdq_mac_top_v1_8b
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_BG_ADDR_WIDTH = 32'b00000000000000000000000000000000
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    REF_NUM = 32'b00000000000000000000000000001000
    MR0_DDR4 = 16'b0000000000000000
    MR1_DDR4 = 16'b0000000000000000
    MR2_DDR4 = 16'b0000000000000000
    MR3_DDR4 = 16'b0000000000000000
    MR4_DDR4 = 16'b0000000000000000
    MR5_DDR4 = 16'b0000000000000000
    MR6_DDR4 = 16'b0000000000000000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 900)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 188)] Elaborating module ips2l_mcdq_wdatapath_v1_8
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 258)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 289)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 148)] Elaborating module ips2l_mcdq_wdp_dcp_v1_6
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 324)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 155)] Elaborating module ips2l_mcdq_wdp_align_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 927)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 98)] Elaborating module ips2l_mcdq_rdatapath_v1_6
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 129)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 110)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000001011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 180)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 956)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 190)] Elaborating module ips2l_mcdq_dcd_top_v1_8
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001111111111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 254)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 265)] Elaborating module ips2l_mcdq_dcd_bm_v1_6
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001111111111
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 396)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 91)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 298)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 225)] Elaborating module ips2l_mcdq_dcd_sm_v1_6
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1005)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 344)] Elaborating module ips2l_mcdq_dcp_top_v1_8b
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 449)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 313)] Elaborating module ips2l_mcdq_dcp_buf_v1_8b
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000110001
    TRFC = 32'b00000000000000000000000010001001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 423)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 474)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 513)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 663)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_6
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000110001
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1058)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 130)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1072)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 143)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1091)] Elaborating instance timing_wr_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 142)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1178)] Elaborating instance timing_prea_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1198)] Elaborating instance timing_ref_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 105)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1265)] Elaborating instance tfaw_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 143)] Elaborating module ips2l_mcdq_tfaw_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1350)] Elaborating instance timing_act_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 107)] Elaborating module ips2l_mcdq_timing_act_pass_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 550)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 225)] Elaborating module ips2l_mcdq_dcp_out_v1_6
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1056)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 116)] Elaborating module ips2l_mcdq_calib_delay_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 721)] Elaborating module ips2l_mcdq_dfi_v1_7a
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    BG_ADDR_WIDTH = 32'b00000000000000000000000000000000
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1109)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1261)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1133)] Elaborating instance mcdq_apb_cross
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 160)] Elaborating module ips2l_mcdq_apb_cross_v1_5
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1176)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 729)] Elaborating module ips2l_mcdq_cfg_apb_v1_5a
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MR0_DDR4 = 16'b0000000000000000
    MR1_DDR4 = 16'b0000000000000000
    MR2_DDR4 = 16'b0000000000000000
    MR3_DDR4 = 16'b0000000000000000
    MR4_DDR4 = 16'b0000000000000000
    MR5_DDR4 = 16'b0000000000000000
    MR6_DDR4 = 16'b0000000000000000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1236)] Elaborating instance mcdq_mrs
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 371)] Elaborating module ips2l_mcdq_mrs_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1261)] Elaborating instance mcdq_mpr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 329)] Elaborating module ips2l_mcdq_mpr_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_mpr} parameter value:
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1283)] Elaborating instance mcdq_lp
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 330)] Elaborating module ips2l_mcdq_lp_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000010001001
    TREFI = 32'b00000000000000000000001111111111
    TRP = 32'b00000000000000000000000000001000
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3.v(line number: 511)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 13)] Elaborating module ddr3_ddrphy_top
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    DEVICE_ID = 32'b00000000000000000000000000000001
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 454)] Elaborating instance u_clkbufm
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 467)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 186)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
    OUT_SYNC_RST_CLK_PHASE_ADJ_STEP = 8'b00100000
    SCAN_RST_CLK_WINDOW = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 388)] Elaborating instance u_gpll_phase_adj_req_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_gpll_phase_adj_req_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 399)] Elaborating instance u_find_out_sync_point_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_find_out_sync_point_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 410)] Elaborating instance u_terminate_rst_clk_phase_adj_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_terminate_rst_clk_phase_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 421)] Elaborating instance u_dll_update_req_rst_ctrl_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_dll_update_req_rst_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 496)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 42.000000
    ODIV1 = 32'b00000000000000000000000001010100
    DUTY0 = 32'b00000000000000000000000000101010
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 104)] Elaborating instance u_gpll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 511)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 520)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 538)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 104)] Elaborating instance u_gpll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 553)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 562)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 569)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 582)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 589)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 86)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 597)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 197)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 619)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 300)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl} parameter value:
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 468)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 99)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 679)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 689)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 661)] Elaborating instance ddrphy_check_ppll_out_sync_point
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 257)] Elaborating module ips2l_ddrphy_check_ppll_out_sync_point_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_check_ppll_out_sync_point} parameter value:
    OUT_SYNC_RST_CLK_PHASE_ADJ_STEP = 8'b00100000
    SCAN_RST_CLK_WINDOW = 1'b0
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
    JUDGE_OUT_SYNC_DIFFERENCE_CALUE = 8'b00101000
    RST_CLK_WINDOW_MIN_STEP = 8'b00011000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 561)] Elaborating instance u_rst_gpll_phase_adj_finish_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_rst_gpll_phase_adj_finish_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 572)] Elaborating instance u_check_out_sync_point_begin_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_check_out_sync_point_begin_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 583)] Elaborating instance u_wrlvl_step_fix_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_wrlvl_step_fix_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 679)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 139)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_14
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 696)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 706)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 716)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 115)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_11
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 197)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_11
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 197)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_11
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 197)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_11
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 197)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_11
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 752)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 431)] Elaborating module ips2l_ddrphy_calib_top_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 647)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 254)] Elaborating module ips2l_ddrphy_main_ctrl_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 522)] Elaborating instance u_wrlvl_done_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 532)] Elaborating instance u_rst_gpll_phase_adj_finish_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_rst_gpll_phase_adj_finish_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 542)] Elaborating instance u_wrlvl_trained_flag_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_trained_flag_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 697)] Elaborating instance ddrphy_init
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 592)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 725)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 204)] Elaborating module ips2l_ddrphy_wrlvl_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00100011
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 755)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 765)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 813)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 525)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 844)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 243)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 872)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 214)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 940)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 166)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 831)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 101)] Elaborating module ips2l_ddrphy_training_ctrl_v1_11
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 843)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 853)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 863)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 873)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 901)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 13)] Elaborating module ddr3_slice_top_v1_15
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001010100
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    DEVICE_ID = 32'b00000000000000000000000000000001
    MIN_DQSI_WIN = 9'b000001010
    GATEI_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 258)] Elaborating instance u_wrlvl_trained_flag_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_wrlvl_trained_flag_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 769)] Elaborating instance u_clkbufr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 789)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 78)] Elaborating instance u_ppll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 804)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 769)] Elaborating instance u_clkbufr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 789)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 804)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 769)] Elaborating instance u_clkbufr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 789)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[2].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 804)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 829)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Elaborating module ips2l_ddrphy_data_slice_v1_15
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
    DEVICE_ID = 32'b00000000000000000000000000000001
    GATEI_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 760)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 321)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 800)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 541)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_12
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 836)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 247)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 910)] Elaborating instance u_ddc_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 953)] Elaborating instance u_dll_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 985)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1027)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1069)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1101)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1236)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1257)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 829)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Elaborating module ips2l_ddrphy_data_slice_v1_15
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
    DEVICE_ID = 32'b00000000000000000000000000000001
    GATEI_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 829)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Elaborating module ips2l_ddrphy_data_slice_v1_15
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
    DEVICE_ID = 32'b00000000000000000000000000000001
    GATEI_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 829)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Elaborating module ips2l_ddrphy_data_slice_v1_15
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
    DEVICE_ID = 32'b00000000000000000000000000000001
    GATEI_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 925)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 388)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_wrcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 955)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 592)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_15
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 996)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 139)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 181)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 211)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_12
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 198)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 333)] Elaborating module ips2l_ddrphy_gatecal_v1_14
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1036)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 123)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1053)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 149)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1362)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1421)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1428)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1458)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1482)] Elaborating instance u_odelay_odt
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1489)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1518)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1542)] Elaborating instance u_odelay_csn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1549)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1578)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1602)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1609)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1638)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1662)] Elaborating instance u_odelay_casn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1669)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1697)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1721)] Elaborating instance u_odelay_wen
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1728)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1757)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1781)] Elaborating instance u_odelay_cke
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1788)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1421)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1482)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1542)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1602)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1662)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1721)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1781)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 1032)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 335)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 1104)] Elaborating instance ddrphy_info
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 189)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 972)] Elaborating instance u_axi_bist_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 9)] Elaborating module axi_bist_top_v1_0
I: Module instance {test_ddr/u_axi_bist_top} parameter value:
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 139)] Elaborating instance u_test_main_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 7)] Elaborating module test_main_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_main_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 216)] Elaborating instance I_prbs31_128bit
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs31_128bit_v1_0.v(line number: 15)] Elaborating module prbs31_128bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit} parameter value:
    PRBS_INIT = 128'b00010010001101000101011001111000100110101011110011011110111100001000011010000110001000000001011000000111000001110011001101101010
    PRBS_GEN_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 180)] Elaborating instance u_test_wr_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 2)] Elaborating module test_wr_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_wr_ctrl} parameter value:
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 335)] Elaborating instance u_prbs15_64bit
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Elaborating module prbs15_64bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit} parameter value:
    PRBS_INIT = 16'b0000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 225)] Elaborating instance u_test_rd_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 2)] Elaborating module test_rd_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_rd_ctrl} parameter value:
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 351)] Elaborating instance u_prbs15_64bit
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Elaborating module prbs15_64bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit} parameter value:
    PRBS_INIT = 16'b0000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 1027)] Elaborating instance axi_bist_data_align0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 7)] Elaborating module axi_bist_data_align
I: Module instance {test_ddr/axi_bist_data_align0} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011110
    AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000010
    DATA_WIDTH_MUL = 32'b00000000000000000000000000000001
    LEN_SHIFT = 32'b00000000000000000000000000000000
    SAMEWIDTH_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 189)] Elaborating instance u_axi_wdata_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v(line number: 18)] Elaborating module ips2t_data_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo} parameter value:
    SAMEWIDTH_EN = 32'b00000000000000000000000000000001
    WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    RD_DATA_WIDTH = 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v(line number: 74)] Elaborating instance u_ips2t_drm_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/ips2t_drm_fifo.v(line number: 18)] Elaborating module ips2t_drm_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo} parameter value:
    RESET_TYPE = ASYNC
    FIFO_TYPE = SYN_FIFO
    POWER_OPT = 32'b00000000000000000000000000000001
    SAMEWIDTH_EN = 32'b00000000000000000000000000000001
    WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    ALMOST_FULL_NUM = 32'b00000000000000000000000111111100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/ips2t_drm_fifo.v(line number: 147)] Elaborating instance U_ipm2l_fifo_data_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v(line number: 21)] Elaborating module ipm2l_fifo_data_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v(line number: 86)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 20)] Elaborating module ipm2l_sdpram_data_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000001
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 526)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 527)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 548)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 549)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 550)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 553)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 553)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 548)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 549)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 550)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 553)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 553)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 548)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 549)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 550)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 553)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 553)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 548)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 549)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 550)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 553)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 553)] Case condition never applies
W: Verilog-2039: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 655)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 672)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 673)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 674)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 677)] Case condition never applies
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Elaborating instance U_GTP_DRM36K_E1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[8] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[17] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[26] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[35] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[44] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[53] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[62] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[71] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[80] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[89] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[98] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[107] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[116] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[125] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[134] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[143] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[8] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[17] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[26] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[35] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[44] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[53] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[62] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[71] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[80] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[89] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[98] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[107] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[116] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[125] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[134] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[143] in ipm2l_sdpram_data_fifo(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v(line number: 111)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_ctrl.v(line number: 17)] Elaborating module ipm2l_fifo_ctrl
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wdata_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_ctrl.v(line number: 311)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 208)] Elaborating instance u_axi_wstrb_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v(line number: 18)] Elaborating module ips2t_data_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wstrb_align_fifo} parameter value:
    SAMEWIDTH_EN = 32'b00000000000000000000000000000001
    WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    RD_DATA_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v(line number: 74)] Elaborating instance u_ips2t_drm_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/ips2t_drm_fifo.v(line number: 18)] Elaborating module ips2t_drm_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wstrb_align_fifo/u_ips2t_drm_fifo} parameter value:
    RESET_TYPE = ASYNC
    FIFO_TYPE = SYN_FIFO
    POWER_OPT = 32'b00000000000000000000000000000001
    SAMEWIDTH_EN = 32'b00000000000000000000000000000001
    WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    ALMOST_FULL_NUM = 32'b00000000000000000000000111111100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/ips2t_drm_fifo.v(line number: 147)] Elaborating instance U_ipm2l_fifo_data_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v(line number: 21)] Elaborating module ipm2l_fifo_data_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wstrb_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v(line number: 86)] Elaborating instance U_ipm2l_sdpram
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 20)] Elaborating module ipm2l_sdpram_data_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wstrb_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000001
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 526)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 548)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 549)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 550)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 551)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 552)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 672)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 673)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 674)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 676)] Case condition never applies
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Elaborating instance U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_SBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wstrb_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2023: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 854)] Give initial value 0 for the no drive pin INJECT_DBITERR in module instance test_ddr/axi_bist_data_align0/u_axi_wstrb_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[8] in ipm2l_sdpram_data_fifo_1(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[17] in ipm2l_sdpram_data_fifo_1(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[26] in ipm2l_sdpram_data_fifo_1(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 764)] Net DA_bus[35] in ipm2l_sdpram_data_fifo_1(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[8] in ipm2l_sdpram_data_fifo_1(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[17] in ipm2l_sdpram_data_fifo_1(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[26] in ipm2l_sdpram_data_fifo_1(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_sdpram_data_fifo.v(line number: 765)] Net DB_bus[35] in ipm2l_sdpram_data_fifo_1(original module ipm2l_sdpram_data_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_data_fifo.v(line number: 111)] Elaborating instance U_ipm2l_fifo_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/drm_fifo/rtl/ipm2l_fifo_ctrl.v(line number: 17)] Elaborating module ipm2l_fifo_ctrl
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_wstrb_align_fifo/u_ips2t_drm_fifo/U_ipm2l_fifo_data_fifo/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/axi_bist_data_align.v(line number: 238)] Elaborating instance u_axi_rdata_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/ips2t_data_fifo.v(line number: 18)] Elaborating module ips2t_data_fifo
I: Module instance {test_ddr/axi_bist_data_align0/u_axi_rdata_align_fifo} parameter value:
    SAMEWIDTH_EN = 32'b00000000000000000000000000000001
    WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    RD_DATA_WIDTH = 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 1088)] Elaborating instance u_adc_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 1)] Elaborating module adc_ctrl
I: Module instance {test_ddr/u_adc_ctrl} parameter value:
    DEVICE_ID = 32'b00000000000000000000000000000001
    CREG_00H = 16'b0011000000111111
    CREG_01H = 16'b1101000000011110
    CREG_02H = 16'b0000000000001001
    CREG_03H = 16'b0000000001111100
    CREG_04H = 16'b0000000000000000
    CREG_0AH = 16'b0000000000000000
    CREG_05H = 16'b0000000000000000
    CREG_06H = 16'b0000000000000000
    CREG_0CH = 16'b0000000000000000
    CREG_07H = 16'b0000000001111100
    CREG_08H = 16'b0000000000000000
    CREG_0EH = 16'b0000000000000000
    CREG_16H = 16'b0000000000000000
    CREG_17H = 16'b0000000000000000
    CREG_18H = 16'b0000000000000000
    CREG_19H = 16'b0000000000000000
    CREG_1AH = 16'b0000000000000000
    CREG_1BH = 16'b0000000000000000
    CREG_20H = 12'b110011000010
    CREG_21H = 12'b011101111001
    CREG_22H = 12'b010110011010
    CREG_23H = 12'b010100010001
    CREG_24H = 12'b101000010100
    CREG_25H = 12'b100100011111
    CREG_26H = 12'b011011101111
    CREG_27H = 12'b011001100110
    CREG_28H = 12'b010110011010
    CREG_29H = 12'b010100010001
    CREG_2AH = 12'b110011000010
    CREG_2BH = 12'b101001011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 228)] Elaborating instance u_adc
W: Verilog-2019: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 202)] Width mismatch between port ALARM and signal bound to it for instantiated module GTP_ADC_E2
W: Verilog-2021: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 47)] Net adc_di in adc_ctrl(original module adc_ctrl) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/test_ddr.v(line number: 1100)] Elaborating instance u_state_group_mux
I: Verilog-0003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/example_design/rtl/state_group_mux_v1_0.v(line number: 10)] Elaborating module state_group_mux_v1_0
I: Module instance {test_ddr/u_state_group_mux} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REM_DQS_WIDTH = 32'b00000000000000000000000000000101
Executing : rtl-elaborate successfully. Time elapsed: 0.622s wall, 0.469s user + 0.125s system = 0.594s CPU (95.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.443s wall, 0.422s user + 0.016s system = 0.438s CPU (98.7%)

Start rtl-infer.
Start DFF-inference.
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2003: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1249)] The net 'idly_set_diff_1' in test_ddr.I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.ddrphy_dqsi_rdel_cal is un-driven.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[7] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[6] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[5] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[4] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[3] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[2] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[1] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 662)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal/idly_set_diff_1[0] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 162)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 511)] Removed register node I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_mpr/mpr_bg[1] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 511)] Removed register node I_ips_ddr_top/u_ips_ddrc_top/mcdq_mac_top/mcdq_mpr/mpr_bg[0] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 442)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 442)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 442)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 762)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 762)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 762)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Removed inst SYN_CTRL.rptr[9:0] that is redundant to SYN_CTRL.rbin[9:0].
I: Removed inst SYN_CTRL.wptr[9:0] that is redundant to SYN_CTRL.wbin[9:0].
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=32, width=11.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=49.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=51.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=32.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=33.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=42.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=32, width=32.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=32, width=10.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=16, width=11.
I: Sdm-0001: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 195)] Found Ram mem, depth=64, width=32.
Executing : rtl-infer successfully. Time elapsed: 10.402s wall, 7.375s user + 2.688s system = 10.062s CPU (96.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.106s wall, 0.109s user + 0.000s system = 0.109s CPU (103.0%)

Start rtl-data-opt.
W: Sdm-2000: [C:/Users/realw/Desktop/npu/PANGO_top/PANGO/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 333)] Removed register node I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
Executing : rtl-data-opt successfully. Time elapsed: 0.636s wall, 0.516s user + 0.031s system = 0.547s CPU (86.0%)

Start FSM inference.
I: FSM test_main_state_fsm[3:0] inferred.
FSM test_main_state_fsm[3:0] STG:
Number of reachable states: 5
Input nets: ddrc_init_done_d1 init_done random_write_en read_done_p write_done_p write_to_read 
S0(0000)-->S1(0001): 1xxxx0
S0(0000)-->S2(0010): 1xxxx1
S1(0001)-->S2(0010): x1xxxx
S2(0010)-->S3(0011): xxxx11
S2(0010)-->S4(0100): xxxx10
S3(0011)-->S2(0010): xxx1x1
S3(0011)-->S4(0100): xxx1x0
S4(0100)-->S2(0010): xx1xxx
S4(0100)-->S3(0011): xx0xxx
S0(0000)-->S2(0010): 1x1xx1
S4(0100)-->S2(0010): 1x1xx1
S0(0000)-->S0(0000): 0xxxxx

I: FSM test_wr_state_fsm[2:0] inferred.
FSM test_wr_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N19 N46 write_finished 
S0(000)-->S1(001): x1x
S1(001)-->S2(010): 1xx
S2(010)-->S0(000): xx1

I: FSM test_rd_state_fsm[2:0] inferred.
FSM test_rd_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N7 N11 read_finished 
S0(000)-->S1(001): 1xx
S1(001)-->S2(010): x1x
S2(010)-->S0(000): xx1

I: FSM cpd_state_fsm[2:0] inferred.
FSM cpd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N10 N37 N132 N134 dll_update_req_rst_ctrl_synced find_out_sync_point_synced 
S0(000)-->S0(000): 0xxxxx
S0(000)-->S1(001): 1xxxxx
S1(001)-->S2(010): xx00xx
S1(001)-->S2(010): xxx0x0
S1(001)-->S2(010): xx0xx1
S1(001)-->S4(100): xx11xx
S1(001)-->S4(100): xx1xx1
S1(001)-->S4(100): xxx1x0
S2(010)-->S3(011): xxxxxx
S3(011)-->S1(001): x1xxxx
S2(010)-->S3(011): x0xxxx
S3(011)-->S3(011): x0xxxx
S4(100)-->S4(100): xxxx0x
S4(100)-->S0(000): xxxx1x

I: FSM cpd_state_fsm[3:0] inferred.
FSM cpd_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N52 N68 N80 N230 N301 cpd_lock_d[1] ddrphy_cpd_start_d1 debug_cpd_offset_adj_pos 
S0(0000)-->S3(0011): xxxxxx1x
S1(0001)-->S4(0100): xxxxx1xx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S1(0001): xxx1x0xx
S0(0000)-->S3(0011): 1xxxxx1x
S2(0010)-->S3(0011): 1xxxxx1x
S1(0001)-->S4(0100): xxx1x1xx
S3(0011)-->S4(0100): xxx1x1xx
S4(0100)-->S5(0101): x1xxxxxx
S4(0100)-->S6(0110): xxxx1xxx
S5(0101)-->S2(0010): xxxxxxxx
S6(0110)-->S7(0111): xx0xxxxx
S6(0110)-->S9(1001): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S1(0001)-->S2(0010): xxxxx0xx
S5(0101)-->S2(0010): xxxxx0xx
S8(1000)-->S6(0110): 1xxxxxxx
S9(1001)-->S6(0110): xxxxxxx1
S9(1001)-->S9(1001): xxxxxxx0
S8(1000)-->S6(0110): 1xxxxxx1
S9(1001)-->S6(0110): 1xxxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N171 N249 N250 N252 N335 N338 cnt[3:2] cnt[7:5] dbg_cpd_start_pos dbg_gate_start_pos dbg_gpll_scan_rst_d[1] ddrphy_cpd_done_d[1] dll_update_ack_rst_ctrl_d[1] pll_lock_deb rst_clk_adj_done_pos training_error_d[1] wrlvl_trained_flag_pos 
S0(0000)-->S0(0000): x0xxxxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxx1xxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxx1xxxxxxxxx
S0(0000)-->S1(0001): x111xx10110xxxxxxxxx
S1(0001)-->S1(0001): xxxxxxxxxxxxxxxx0xxx
S1(0001)-->S2(0010): xxxxxxxxxxxxxxxx1xxx
S2(0010)-->S2(0010): xxxx1xxxxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxxxxxxx
S3(0011)-->S3(0011): xxxxxxxxxxxxxxx0xxxx
S3(0011)-->S4(0100): xxxxxxxxxxxxxxx1xxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxx0xxxx
S3(0011)-->S3(0011): xxxxx1xxxxxxxxx0xxxx
S4(0100)-->S4(0100): xxxxxxxxxxxxxxx1xxxx
S4(0100)-->S5(0101): xxxxxxxxxxxxxxx0xxxx
S5(0101)-->S5(0101): x0xxxxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xx0xxxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxx0xxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxx0xxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxx1xxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxx1xxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxx1xxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxx1xxxxxxxxx
S5(0101)-->S6(0110): x111xx10000xxxxxxxxx
S6(0110)-->S6(0110): x0xxxxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xx0xxxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxx0xxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxx1xxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxx1xxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxx1xxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxxx1xxxxxxxxx
S6(0110)-->S7(0111): x111xx10000xxxxxxxxx
S7(0111)-->S7(0111): x0xxxxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xx0xxxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxx0xxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxx0xxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxx1xxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxx1xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxx1xxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx1xxxxxxxxx
S7(0111)-->S8(1000): x111xx10000xx0xxxxxx
S7(0111)-->S10(1010): x111xx10000xx1xxxxxx
S8(1000)-->S9(1001): xxxxxxxxxxxxxxxxxxxx
S9(1001)-->S10(1010): xxxxxxxxxxxxxx1xxxxx
S10(1010)-->S5(0101): xxxxxxxxxxxx11xxxxxx
S10(1010)-->S5(0101): 0xxxxxxxxxxx1xxx10x0
S10(1010)-->S5(0101): xxxxxxxxxxxx1xxx1000
S10(1010)-->S8(1000): xxxxxxxxxxx101xxxxxx
S10(1010)-->S8(1000): 0xxxxxxxxxx10xxx10x0
S10(1010)-->S8(1000): xxxxxxxxxxx10xxx1000
S10(1010)-->S10(1010): xxxxxxxxxxx001xxxxxx
S10(1010)-->S10(1010): 0xxxxxxxxxx00xxx10x0
S10(1010)-->S10(1010): xxxxxxxxxxx00xxx1000
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xx0xxx
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xxx1xx
S10(1010)-->S0(0000): 1xxxxxxxxxxxx0xxxx1x
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 5
Input nets: N19 N43 check_out_sync_point_begin_synced cnt[2] 
S0(0000)-->S1(0001): 1xxx
S1(0001)-->S2(0010): xx1x
S2(0010)-->S2(0010): xxx0
S2(0010)-->S3(0011): xxx1
S3(0011)-->S3(0011): xxx0
S3(0011)-->S4(0100): xxx1
S4(0100)-->S0(0000): x1xx

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N93 cnt[3] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM tx_cs_fsm[1:0] inferred.
FSM tx_cs_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N30 data_end transmitting 
S0(00)-->S0(00): xx0
S0(00)-->S1(01): xx1
S1(01)-->S2(10): xxx
S2(10)-->S2(10): x0x
S2(10)-->S3(11): x1x
S3(11)-->S0(00): 0xx
S3(11)-->S1(01): 1xx

I: FSM crt_st_fsm[3:0] inferred.
FSM crt_st_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N176 N195 N196 cmd_done fifo_data_valid 
S0(0000)-->S0(0000): xx1xx
S0(0000)-->S0(0000): xxxx0
S0(0000)-->S1(0001): 1xxx1
S0(0000)-->S10(1010): x1xx1
S1(0001)-->S1(0001): xxxx0
S1(0001)-->S2(0010): xxxx1
S2(0010)-->S2(0010): xxxx0
S2(0010)-->S3(0011): xxxx1
S3(0011)-->S3(0011): xxxx0
S3(0011)-->S4(0100): xxxx1
S4(0100)-->S4(0100): xxxx0
S4(0100)-->S5(0101): xxxx1
S5(0101)-->S5(0101): xxxx0
S5(0101)-->S6(0110): xxxx1
S6(0110)-->S6(0110): xxxx0
S6(0110)-->S7(0111): xxxx1
S7(0111)-->S7(0111): xxxx0
S7(0111)-->S8(1000): xxxx1
S8(1000)-->S9(1001): xxxxx
S9(1001)-->S0(0000): xxx1x
S8(1000)-->S9(1001): xxx0x
S9(1001)-->S9(1001): xxx0x
S10(1010)-->S10(1010): xxxx0
S10(1010)-->S11(1011): xxxx1
S11(1011)-->S11(1011): xxxx0
S11(1011)-->S12(1100): xxxx1
S12(1100)-->S12(1100): xxxx0
S12(1100)-->S13(1101): xxxx1
S13(1101)-->S9(1001): xxxxx

I: FSM mode_state_fsm[2:0] inferred.
FSM mode_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N684 N686 N688 N690 sr_en_dly2 
S0(000)-->S0(000): xxx1x
S1(001)-->S0(000): xxx1x
S2(010)-->S0(000): xxx1x
S3(011)-->S0(000): xxx1x
S4(100)-->S0(000): xxx1x
S0(000)-->S1(001): xxxx1
S1(001)-->S1(001): xxxx1
S2(010)-->S1(001): xxxx1
S3(011)-->S1(001): xxxx1
S4(100)-->S1(001): xxxx1
S0(000)-->S2(010): 1xxxx
S1(001)-->S2(010): 1xxxx
S2(010)-->S2(010): 1xxxx
S3(011)-->S2(010): 1xxxx
S4(100)-->S2(010): 1xxxx
S0(000)-->S3(011): x1xxx
S1(001)-->S3(011): x1xxx
S2(010)-->S3(011): x1xxx
S3(011)-->S3(011): x1xxx
S4(100)-->S3(011): x1xxx
S0(000)-->S4(100): xx1xx
S1(001)-->S4(100): xx1xx
S2(010)-->S4(100): xx1xx
S3(011)-->S4(100): xx1xx
S4(100)-->S4(100): xx1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 7
Input nets: N208 N221 N247 N607 N836 lp_done lp_pd_req lp_sr_req mrs_done mrs_req rd_mpr_done update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxxxx
S1(000010)-->S2(000100): xxx1xxxxx1x0
S1(000010)-->S3(001000): xxx1xx1xx0x0
S1(000010)-->S4(010000): xxx1xx01x0x0
S1(000010)-->S5(100000): xxx1xxxxxxx1
S1(000010)-->S6(100001): xxxx1xxxxxxx
S2(000100)-->S2(000100): xxxxxxxx0xxx
S3(001000)-->S2(000100): xxxxx1xxx1xx
S3(001000)-->S3(001000): xx0xx0xxxxxx
S3(001000)-->S3(001000): xx0xxxx0x0xx
S3(001000)-->S4(010000): xx0xx1x1x0xx
S4(010000)-->S2(000100): xxxxx1xxx1xx
S4(010000)-->S3(001000): xx0xx11xx0xx
S4(010000)-->S4(010000): xx0xx0xxxxxx
S4(010000)-->S4(010000): xx0xxx0xx0xx
S5(100000)-->S5(100000): 0xxxxxxxxxxx
S6(100001)-->S6(100001): xxxxxxxxxx0x
S5(100000)-->S0(000001): 1xxxxxxxxxxx
S6(100001)-->S0(000001): xxxxxxxxxx1x
S5(100000)-->S0(000001): 1xxxxxxxxx1x
S6(100001)-->S0(000001): 1xxxxxxxxx1x
S4(010000)-->S0(000001): xx1xx0xxxxxx
S4(010000)-->S0(000001): xx1xxxxxx0xx
S3(001000)-->S0(000001): xx1xx0xxxxxx
S3(001000)-->S0(000001): xx1xxxxxx0xx
S2(000100)-->S0(000001): xxxxxxxx1xxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N34 N40 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM state_fsm[7:0] inferred.
FSM state_fsm[7:0] STG:
Number of reachable states: 8
Input nets: N27 mpr_en 
S0(00000001)-->S1(00000010): x1
S1(00000010)-->S1(00000010): 0x
S1(00000010)-->S2(00000100): 1x
S2(00000100)-->S2(00000100): 0x
S2(00000100)-->S3(00001000): 1x
S3(00001000)-->S3(00001000): 0x
S3(00001000)-->S4(00010000): 1x
S4(00010000)-->S4(00010000): 0x
S4(00010000)-->S5(00100000): 1x
S5(00100000)-->S5(00100000): 0x
S5(00100000)-->S6(01000000): 1x
S6(01000000)-->S6(01000000): 0x
S6(01000000)-->S7(10000000): 1x
S7(10000000)-->S7(10000000): x1
S7(10000000)-->S0(00000001): x0
S0(00000001)-->S0(00000001): x0
S7(10000000)-->S0(00000001): x0

I: FSM mpr_addr_fsm[16:14] inferred.
FSM mpr_addr_fsm[16:14] STG:
Number of reachable states: 5
Input nets: N256 N257 N258 N259 N260 N261 N262 mpr_cmd_trig mr3[1:0] mr3[13:3] pre_cmd_trig rd_cmd_trig ref_cmd_trig 
S0(000)-->S0(000): xxx1xxx1xxxxxxxxxxxxxxxx
S1(001)-->S0(000): xxx1xxx1xxxxxxxxxxxxxxxx
S2(010)-->S0(000): xxx1xxx1xxxxxxxxxxxxxxxx
S3(101)-->S0(000): xxx1xxx1xxxxxxxxxxxxxxxx
S4(111)-->S0(000): xxx1xxx1xxxxxxxxxxxxxxxx
S0(000)-->S0(000): xxxxx1x1xxxxxxxxxxxxxxxx
S1(001)-->S0(000): xxxxx1x1xxxxxxxxxxxxxxxx
S2(010)-->S0(000): xxxxx1x1xxxxxxxxxxxxxxxx
S3(101)-->S0(000): xxxxx1x1xxxxxxxxxxxxxxxx
S4(111)-->S0(000): xxxxx1x1xxxxxxxxxxxxxxxx
S0(000)-->S0(000): 0000000xxxxxxxxxxxxxxxxx
S1(001)-->S0(000): 0000000xxxxxxxxxxxxxxxxx
S2(010)-->S0(000): 0000000xxxxxxxxxxxxxxxxx
S3(101)-->S0(000): 0000000xxxxxxxxxxxxxxxxx
S4(111)-->S0(000): 0000000xxxxxxxxxxxxxxxxx
S0(000)-->S1(001): xx1xxxxxxxxxxxxxxxxxxxx1
S1(001)-->S1(001): xx1xxxxxxxxxxxxxxxxxxxx1
S2(010)-->S1(001): xx1xxxxxxxxxxxxxxxxxxxx1
S3(101)-->S1(001): xx1xxxxxxxxxxxxxxxxxxxx1
S4(111)-->S1(001): xx1xxxxxxxxxxxxxxxxxxxx1
S0(000)-->S2(010): x1xxxxxxxxxxxxxxxxxxx1xx
S1(001)-->S2(010): x1xxxxxxxxxxxxxxxxxxx1xx
S2(010)-->S2(010): x1xxxxxxxxxxxxxxxxxxx1xx
S3(101)-->S2(010): x1xxxxxxxxxxxxxxxxxxx1xx
S4(111)-->S2(010): x1xxxxxxxxxxxxxxxxxxx1xx
S0(000)-->S2(010): xxxxxx1xxxxxxxxxxxxxx1xx
S1(001)-->S2(010): xxxxxx1xxxxxxxxxxxxxx1xx
S2(010)-->S2(010): xxxxxx1xxxxxxxxxxxxxx1xx
S3(101)-->S2(010): xxxxxx1xxxxxxxxxxxxxx1xx
S4(111)-->S2(010): xxxxxx1xxxxxxxxxxxxxx1xx
S0(000)-->S3(101): xxxx1xxxxxxxxxxxxxxxxx1x
S1(001)-->S3(101): xxxx1xxxxxxxxxxxxxxxxx1x
S2(010)-->S3(101): xxxx1xxxxxxxxxxxxxxxxx1x
S3(101)-->S3(101): xxxx1xxxxxxxxxxxxxxxxx1x
S4(111)-->S3(101): xxxx1xxxxxxxxxxxxxxxxx1x
S0(000)-->S4(111): 1xxxxxxxxxxxxxxxxxxxxxxx
S1(001)-->S4(111): 1xxxxxxxxxxxxxxxxxxxxxxx
S2(010)-->S4(111): 1xxxxxxxxxxxxxxxxxxxxxxx
S3(101)-->S4(111): 1xxxxxxxxxxxxxxxxxxxxxxx
S4(111)-->S4(111): 1xxxxxxxxxxxxxxxxxxxxxxx
S0(000)-->S4(111): xxx1xxx0xxxxxxxxxxxxxxxx
S1(001)-->S4(111): xxx1xxx0xxxxxxxxxxxxxxxx
S2(010)-->S4(111): xxx1xxx0xxxxxxxxxxxxxxxx
S3(101)-->S4(111): xxx1xxx0xxxxxxxxxxxxxxxx
S4(111)-->S4(111): xxx1xxx0xxxxxxxxxxxxxxxx
S0(000)-->S4(111): x1xxxxxxxxxxxxxxxxxxx0xx
S1(001)-->S4(111): x1xxxxxxxxxxxxxxxxxxx0xx
S2(010)-->S4(111): x1xxxxxxxxxxxxxxxxxxx0xx
S3(101)-->S4(111): x1xxxxxxxxxxxxxxxxxxx0xx
S4(111)-->S4(111): x1xxxxxxxxxxxxxxxxxxx0xx
S0(000)-->S4(111): xxxx1xxxxxxxxxxxxxxxxx0x
S1(001)-->S4(111): xxxx1xxxxxxxxxxxxxxxxx0x
S2(010)-->S4(111): xxxx1xxxxxxxxxxxxxxxxx0x
S3(101)-->S4(111): xxxx1xxxxxxxxxxxxxxxxx0x
S4(111)-->S4(111): xxxx1xxxxxxxxxxxxxxxxx0x
S0(000)-->S4(111): xx1xxxxxxxxxxxxxxxxxxxx0
S1(001)-->S4(111): xx1xxxxxxxxxxxxxxxxxxxx0
S2(010)-->S4(111): xx1xxxxxxxxxxxxxxxxxxxx0
S3(101)-->S4(111): xx1xxxxxxxxxxxxxxxxxxxx0
S4(111)-->S4(111): xx1xxxxxxxxxxxxxxxxxxxx0
S0(000)-->S4(111): xxxxx1x0xxxxxxxxxxxxxxxx
S1(001)-->S4(111): xxxxx1x0xxxxxxxxxxxxxxxx
S2(010)-->S4(111): xxxxx1x0xxxxxxxxxxxxxxxx
S3(101)-->S4(111): xxxxx1x0xxxxxxxxxxxxxxxx
S4(111)-->S4(111): xxxxx1x0xxxxxxxxxxxxxxxx
S0(000)-->S4(111): xxxxxx1xxxxxxxxxxxxxx0xx
S1(001)-->S4(111): xxxxxx1xxxxxxxxxxxxxx0xx
S2(010)-->S4(111): xxxxxx1xxxxxxxxxxxxxx0xx
S3(101)-->S4(111): xxxxxx1xxxxxxxxxxxxxx0xx
S4(111)-->S4(111): xxxxxx1xxxxxxxxxxxxxx0xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2197 N2198 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2222 N2223 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM init_state_fsm[3:0] inferred.
FSM init_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(0000)-->S0(0000): xxxxxx0x
S0(0000)-->S1(0001): xxxxxx1x
S1(0001)-->S1(0001): x0xxxxxx
S1(0001)-->S2(0010): x1xxxxxx
S0(0000)-->S1(0001): x0xxxx1x
S1(0001)-->S1(0001): x0xxxx1x
S2(0010)-->S2(0010): 0xxxxxxx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S3(0011): xxxx0xxx
S3(0011)-->S4(0100): xxxx1xxx
S2(0010)-->S3(0011): 1xxx0xxx
S3(0011)-->S3(0011): 1xxx0xxx
S4(0100)-->S5(0101): xxxxxxxx
S5(0101)-->S4(0100): xxx1xxx0
S5(0101)-->S6(0110): xxxxxxx1
S4(0100)-->S5(0101): xxx0xxx0
S5(0101)-->S5(0101): xxx0xxx0
S6(0110)-->S6(0110): xx0xxxxx
S6(0110)-->S7(0111): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S8(1000)-->S8(1000): xxxxx0xx
S8(1000)-->S9(1001): xxxxx1xx
S9(1001)-->S0(0000): xxxxxxxx

I: FSM wrlvl_state_fsm[3:0] inferred.
FSM wrlvl_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_error wrlvl_start 
S0(0000)-->S0(0000): xxxxxx0
S0(0000)-->S1(0001): xxxxxx1
S1(0001)-->S2(0010): xxxx0xx
S1(0001)-->S6(0110): xxxx1xx
S2(0010)-->S2(0010): xx0xxxx
S2(0010)-->S3(0011): xx1xxxx
S3(0011)-->S4(0100): xxxxxxx
S4(0100)-->S4(0100): xxx0x0x
S4(0100)-->S5(0101): xxx1x0x
S4(0100)-->S8(1000): xxxxx1x
S5(0101)-->S1(0001): 1xxxxxx
S5(0101)-->S5(0101): 0xxxxxx
S4(0100)-->S5(0101): 0xx1x0x
S5(0101)-->S5(0101): 0xx1x0x
S6(0110)-->S6(0110): x0xxxxx
S6(0110)-->S7(0111): x1xxxxx
S8(1000)-->S8(1000): xxxxxxx
S7(0111)-->S0(0000): xxxxxxx

W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
FSM genblk1.rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N736 adj_rdel_done bslip_cnt[3] bslip_start cnt cnt_trfc_pass ddrphy_rst_ack_r[1] dqgt_debug gate_adj_done gate_cal_error gate_check_pass rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error rdel_rd_cnt ref_cnt_done write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S1(00001)-->S2(00010): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx0x
S3(00011)-->S4(00100): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx1x
S4(00100)-->S5(00101): xxxx00000010xxxxxxxxxxxxxxxxxxxxx
S5(00101)-->S5(00101): xxxx00000110xxxxxxxxxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxx00000110xxxxxxxxxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxx01xxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxxxxxxxxxxxx11xxxxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxx1xxx0xxxxxxxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxx10xx0xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxx10xx1x1xxxxxxxxxxxxx
S9(01001)-->S12(01100): xxxxxxxxxxxxx10xx1x0xxxxxxxxxxxxx
S10(01010)-->S10(01010): xxxxxx0xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S11(01011): xx0xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx
S10(01010)-->S18(10010): xx1xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S11(01011)-->S9(01001): xxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S11(01011)-->S11(01011): xxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S12(01100): xxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S14(01110): xxxxxxxxxxxxxxxxxxxxxxx00000000xx
S14(01110)-->S15(01111): xxxx11111111xxxxxxxxxxx11111111xx
S14(01110)-->S15(01111): xxxx11111110xxxxxxxxxxx11111110xx
S14(01110)-->S15(01111): xxxx11111101xxxxxxxxxxx11111101xx
S14(01110)-->S15(01111): xxxx11111100xxxxxxxxxxx11111100xx
S14(01110)-->S15(01111): xxxx11111011xxxxxxxxxxx11111011xx
S14(01110)-->S15(01111): xxxx11111010xxxxxxxxxxx11111010xx
S14(01110)-->S15(01111): xxxx11111001xxxxxxxxxxx11111001xx
S14(01110)-->S15(01111): xxxx11111000xxxxxxxxxxx11111000xx
S14(01110)-->S15(01111): xxxx11110111xxxxxxxxxxx11110111xx
S14(01110)-->S15(01111): xxxx11110110xxxxxxxxxxx11110110xx
S14(01110)-->S15(01111): xxxx11110101xxxxxxxxxxx11110101xx
S14(01110)-->S15(01111): xxxx11110100xxxxxxxxxxx11110100xx
S14(01110)-->S15(01111): xxxx11110011xxxxxxxxxxx11110011xx
S14(01110)-->S15(01111): xxxx11110010xxxxxxxxxxx11110010xx
S14(01110)-->S15(01111): xxxx11110001xxxxxxxxxxx11110001xx
S14(01110)-->S15(01111): xxxx11110000xxxxxxxxxxx11110000xx
S14(01110)-->S15(01111): xxxx11101111xxxxxxxxxxx11101111xx
S14(01110)-->S15(01111): xxxx11101110xxxxxxxxxxx11101110xx
S14(01110)-->S15(01111): xxxx11101101xxxxxxxxxxx11101101xx
S14(01110)-->S15(01111): xxxx11101100xxxxxxxxxxx11101100xx
S14(01110)-->S15(01111): xxxx11101011xxxxxxxxxxx11101011xx
S14(01110)-->S15(01111): xxxx11101010xxxxxxxxxxx11101010xx
S14(01110)-->S15(01111): xxxx11101001xxxxxxxxxxx11101001xx
S14(01110)-->S15(01111): xxxx11101000xxxxxxxxxxx11101000xx
S14(01110)-->S15(01111): xxxx11100111xxxxxxxxxxx11100111xx
S14(01110)-->S15(01111): xxxx11100110xxxxxxxxxxx11100110xx
S14(01110)-->S15(01111): xxxx11100101xxxxxxxxxxx11100101xx
S14(01110)-->S15(01111): xxxx11100100xxxxxxxxxxx11100100xx
S14(01110)-->S15(01111): xxxx11100011xxxxxxxxxxx11100011xx
S14(01110)-->S15(01111): xxxx11100010xxxxxxxxxxx11100010xx
S14(01110)-->S15(01111): xxxx11100001xxxxxxxxxxx11100001xx
S14(01110)-->S15(01111): xxxx11100000xxxxxxxxxxx11100000xx
S14(01110)-->S15(01111): xxxx11011111xxxxxxxxxxx11011111xx
S14(01110)-->S15(01111): xxxx11011110xxxxxxxxxxx11011110xx
S14(01110)-->S15(01111): xxxx11011101xxxxxxxxxxx11011101xx
S14(01110)-->S15(01111): xxxx11011100xxxxxxxxxxx11011100xx
S14(01110)-->S15(01111): xxxx11011011xxxxxxxxxxx11011011xx
S14(01110)-->S15(01111): xxxx11011010xxxxxxxxxxx11011010xx
S14(01110)-->S15(01111): xxxx11011001xxxxxxxxxxx11011001xx
S14(01110)-->S15(01111): xxxx11011000xxxxxxxxxxx11011000xx
S14(01110)-->S15(01111): xxxx11010111xxxxxxxxxxx11010111xx
S14(01110)-->S15(01111): xxxx11010110xxxxxxxxxxx11010110xx
S14(01110)-->S15(01111): xxxx11010101xxxxxxxxxxx11010101xx
S14(01110)-->S15(01111): xxxx11010100xxxxxxxxxxx11010100xx
S14(01110)-->S15(01111): xxxx11010011xxxxxxxxxxx11010011xx
S14(01110)-->S15(01111): xxxx11010010xxxxxxxxxxx11010010xx
S14(01110)-->S15(01111): xxxx11010001xxxxxxxxxxx11010001xx
S14(01110)-->S15(01111): xxxx11010000xxxxxxxxxxx11010000xx
S14(01110)-->S15(01111): xxxx11001111xxxxxxxxxxx11001111xx
S14(01110)-->S15(01111): xxxx11001110xxxxxxxxxxx11001110xx
S14(01110)-->S15(01111): xxxx11001101xxxxxxxxxxx11001101xx
S14(01110)-->S15(01111): xxxx11001100xxxxxxxxxxx11001100xx
S14(01110)-->S15(01111): xxxx11001011xxxxxxxxxxx11001011xx
S14(01110)-->S15(01111): xxxx11001010xxxxxxxxxxx11001010xx
S14(01110)-->S15(01111): xxxx11001001xxxxxxxxxxx11001001xx
S14(01110)-->S15(01111): xxxx11001000xxxxxxxxxxx11001000xx
S14(01110)-->S15(01111): xxxx11000111xxxxxxxxxxx11000111xx
S14(01110)-->S15(01111): xxxx11000110xxxxxxxxxxx11000110xx
S14(01110)-->S15(01111): xxxx11000101xxxxxxxxxxx11000101xx
S14(01110)-->S15(01111): xxxx11000100xxxxxxxxxxx11000100xx
S14(01110)-->S15(01111): xxxx11000011xxxxxxxxxxx11000011xx
S14(01110)-->S15(01111): xxxx11000010xxxxxxxxxxx11000010xx
S14(01110)-->S15(01111): xxxx11000001xxxxxxxxxxx11000001xx
S14(01110)-->S15(01111): xxxx11000000xxxxxxxxxxx11000000xx
S14(01110)-->S15(01111): xxxx10111111xxxxxxxxxxx10111111xx
S14(01110)-->S15(01111): xxxx10111110xxxxxxxxxxx10111110xx
S14(01110)-->S15(01111): xxxx10111101xxxxxxxxxxx10111101xx
S14(01110)-->S15(01111): xxxx10111100xxxxxxxxxxx10111100xx
S14(01110)-->S15(01111): xxxx10111011xxxxxxxxxxx10111011xx
S14(01110)-->S15(01111): xxxx10111010xxxxxxxxxxx10111010xx
S14(01110)-->S15(01111): xxxx10111001xxxxxxxxxxx10111001xx
S14(01110)-->S15(01111): xxxx10111000xxxxxxxxxxx10111000xx
S14(01110)-->S15(01111): xxxx10110111xxxxxxxxxxx10110111xx
S14(01110)-->S15(01111): xxxx10110110xxxxxxxxxxx10110110xx
S14(01110)-->S15(01111): xxxx10110101xxxxxxxxxxx10110101xx
S14(01110)-->S15(01111): xxxx10110100xxxxxxxxxxx10110100xx
S14(01110)-->S15(01111): xxxx10110011xxxxxxxxxxx10110011xx
S14(01110)-->S15(01111): xxxx10110010xxxxxxxxxxx10110010xx
S14(01110)-->S15(01111): xxxx10110001xxxxxxxxxxx10110001xx
S14(01110)-->S15(01111): xxxx10110000xxxxxxxxxxx10110000xx
S14(01110)-->S15(01111): xxxx10101111xxxxxxxxxxx10101111xx
S14(01110)-->S15(01111): xxxx10101110xxxxxxxxxxx10101110xx
S14(01110)-->S15(01111): xxxx10101101xxxxxxxxxxx10101101xx
S14(01110)-->S15(01111): xxxx10101100xxxxxxxxxxx10101100xx
S14(01110)-->S15(01111): xxxx10101011xxxxxxxxxxx10101011xx
S14(01110)-->S15(01111): xxxx10101010xxxxxxxxxxx10101010xx
S14(01110)-->S15(01111): xxxx10101001xxxxxxxxxxx10101001xx
S14(01110)-->S15(01111): xxxx10101000xxxxxxxxxxx10101000xx
S14(01110)-->S15(01111): xxxx10100111xxxxxxxxxxx10100111xx
S14(01110)-->S15(01111): xxxx10100110xxxxxxxxxxx10100110xx
S14(01110)-->S15(01111): xxxx10100101xxxxxxxxxxx10100101xx
S14(01110)-->S15(01111): xxxx10100100xxxxxxxxxxx10100100xx
S14(01110)-->S15(01111): xxxx10100011xxxxxxxxxxx10100011xx
S14(01110)-->S15(01111): xxxx10100010xxxxxxxxxxx10100010xx
S14(01110)-->S15(01111): xxxx10100001xxxxxxxxxxx10100001xx
S14(01110)-->S15(01111): xxxx10100000xxxxxxxxxxx10100000xx
S14(01110)-->S15(01111): xxxx10011111xxxxxxxxxxx10011111xx
S14(01110)-->S15(01111): xxxx10011110xxxxxxxxxxx10011110xx
S14(01110)-->S15(01111): xxxx10011101xxxxxxxxxxx10011101xx
S14(01110)-->S15(01111): xxxx10011100xxxxxxxxxxx10011100xx
S14(01110)-->S15(01111): xxxx10011011xxxxxxxxxxx10011011xx
S14(01110)-->S15(01111): xxxx10011010xxxxxxxxxxx10011010xx
S14(01110)-->S15(01111): xxxx10011001xxxxxxxxxxx10011001xx
S14(01110)-->S15(01111): xxxx10011000xxxxxxxxxxx10011000xx
S14(01110)-->S15(01111): xxxx10010111xxxxxxxxxxx10010111xx
S14(01110)-->S15(01111): xxxx10010110xxxxxxxxxxx10010110xx
S14(01110)-->S15(01111): xxxx10010101xxxxxxxxxxx10010101xx
S14(01110)-->S15(01111): xxxx10010100xxxxxxxxxxx10010100xx
S14(01110)-->S15(01111): xxxx10010011xxxxxxxxxxx10010011xx
S14(01110)-->S15(01111): xxxx10010010xxxxxxxxxxx10010010xx
S14(01110)-->S15(01111): xxxx10010001xxxxxxxxxxx10010001xx
S14(01110)-->S15(01111): xxxx10010000xxxxxxxxxxx10010000xx
S14(01110)-->S15(01111): xxxx10001111xxxxxxxxxxx10001111xx
S14(01110)-->S15(01111): xxxx10001110xxxxxxxxxxx10001110xx
S14(01110)-->S15(01111): xxxx10001101xxxxxxxxxxx10001101xx
S14(01110)-->S15(01111): xxxx10001100xxxxxxxxxxx10001100xx
S14(01110)-->S15(01111): xxxx10001011xxxxxxxxxxx10001011xx
S14(01110)-->S15(01111): xxxx10001010xxxxxxxxxxx10001010xx
S14(01110)-->S15(01111): xxxx10001001xxxxxxxxxxx10001001xx
S14(01110)-->S15(01111): xxxx10001000xxxxxxxxxxx10001000xx
S14(01110)-->S15(01111): xxxx10000111xxxxxxxxxxx10000111xx
S14(01110)-->S15(01111): xxxx10000110xxxxxxxxxxx10000110xx
S14(01110)-->S15(01111): xxxx10000101xxxxxxxxxxx10000101xx
S14(01110)-->S15(01111): xxxx10000100xxxxxxxxxxx10000100xx
S14(01110)-->S15(01111): xxxx10000011xxxxxxxxxxx10000011xx
S14(01110)-->S15(01111): xxxx10000010xxxxxxxxxxx10000010xx
S14(01110)-->S15(01111): xxxx10000001xxxxxxxxxxx10000001xx
S14(01110)-->S15(01111): xxxx10000000xxxxxxxxxxx10000000xx
S14(01110)-->S15(01111): xxxx01111111xxxxxxxxxxx01111111xx
S14(01110)-->S15(01111): xxxx01111110xxxxxxxxxxx01111110xx
S14(01110)-->S15(01111): xxxx01111101xxxxxxxxxxx01111101xx
S14(01110)-->S15(01111): xxxx01111100xxxxxxxxxxx01111100xx
S14(01110)-->S15(01111): xxxx01111011xxxxxxxxxxx01111011xx
S14(01110)-->S15(01111): xxxx01111010xxxxxxxxxxx01111010xx
S14(01110)-->S15(01111): xxxx01111001xxxxxxxxxxx01111001xx
S14(01110)-->S15(01111): xxxx01111000xxxxxxxxxxx01111000xx
S14(01110)-->S15(01111): xxxx01110111xxxxxxxxxxx01110111xx
S14(01110)-->S15(01111): xxxx01110110xxxxxxxxxxx01110110xx
S14(01110)-->S15(01111): xxxx01110101xxxxxxxxxxx01110101xx
S14(01110)-->S15(01111): xxxx01110100xxxxxxxxxxx01110100xx
S14(01110)-->S15(01111): xxxx01110011xxxxxxxxxxx01110011xx
S14(01110)-->S15(01111): xxxx01110010xxxxxxxxxxx01110010xx
S14(01110)-->S15(01111): xxxx01110001xxxxxxxxxxx01110001xx
S14(01110)-->S15(01111): xxxx01110000xxxxxxxxxxx01110000xx
S14(01110)-->S15(01111): xxxx01101111xxxxxxxxxxx01101111xx
S14(01110)-->S15(01111): xxxx01101110xxxxxxxxxxx01101110xx
S14(01110)-->S15(01111): xxxx01101101xxxxxxxxxxx01101101xx
S14(01110)-->S15(01111): xxxx01101100xxxxxxxxxxx01101100xx
S14(01110)-->S15(01111): xxxx01101011xxxxxxxxxxx01101011xx
S14(01110)-->S15(01111): xxxx01101010xxxxxxxxxxx01101010xx
S14(01110)-->S15(01111): xxxx01101001xxxxxxxxxxx01101001xx
S14(01110)-->S15(01111): xxxx01101000xxxxxxxxxxx01101000xx
S14(01110)-->S15(01111): xxxx01100111xxxxxxxxxxx01100111xx
S14(01110)-->S15(01111): xxxx01100110xxxxxxxxxxx01100110xx
S14(01110)-->S15(01111): xxxx01100101xxxxxxxxxxx01100101xx
S14(01110)-->S15(01111): xxxx01100100xxxxxxxxxxx01100100xx
S14(01110)-->S15(01111): xxxx01100011xxxxxxxxxxx01100011xx
S14(01110)-->S15(01111): xxxx01100010xxxxxxxxxxx01100010xx
S14(01110)-->S15(01111): xxxx01100001xxxxxxxxxxx01100001xx
S14(01110)-->S15(01111): xxxx01100000xxxxxxxxxxx01100000xx
S14(01110)-->S15(01111): xxxx01011111xxxxxxxxxxx01011111xx
S14(01110)-->S15(01111): xxxx01011110xxxxxxxxxxx01011110xx
S14(01110)-->S15(01111): xxxx01011101xxxxxxxxxxx01011101xx
S14(01110)-->S15(01111): xxxx01011100xxxxxxxxxxx01011100xx
S14(01110)-->S15(01111): xxxx01011011xxxxxxxxxxx01011011xx
S14(01110)-->S15(01111): xxxx01011010xxxxxxxxxxx01011010xx
S14(01110)-->S15(01111): xxxx01011001xxxxxxxxxxx01011001xx
S14(01110)-->S15(01111): xxxx01011000xxxxxxxxxxx01011000xx
S14(01110)-->S15(01111): xxxx01010111xxxxxxxxxxx01010111xx
S14(01110)-->S15(01111): xxxx01010110xxxxxxxxxxx01010110xx
S14(01110)-->S15(01111): xxxx01010101xxxxxxxxxxx01010101xx
S14(01110)-->S15(01111): xxxx01010100xxxxxxxxxxx01010100xx
S14(01110)-->S15(01111): xxxx01010011xxxxxxxxxxx01010011xx
S14(01110)-->S15(01111): xxxx01010010xxxxxxxxxxx01010010xx
S14(01110)-->S15(01111): xxxx01010001xxxxxxxxxxx01010001xx
S14(01110)-->S15(01111): xxxx01010000xxxxxxxxxxx01010000xx
S14(01110)-->S15(01111): xxxx01001111xxxxxxxxxxx01001111xx
S14(01110)-->S15(01111): xxxx01001110xxxxxxxxxxx01001110xx
S14(01110)-->S15(01111): xxxx01001101xxxxxxxxxxx01001101xx
S14(01110)-->S15(01111): xxxx01001100xxxxxxxxxxx01001100xx
S14(01110)-->S15(01111): xxxx01001011xxxxxxxxxxx01001011xx
S14(01110)-->S15(01111): xxxx01001010xxxxxxxxxxx01001010xx
S14(01110)-->S15(01111): xxxx01001001xxxxxxxxxxx01001001xx
S14(01110)-->S15(01111): xxxx01001000xxxxxxxxxxx01001000xx
S14(01110)-->S15(01111): xxxx01000111xxxxxxxxxxx01000111xx
S14(01110)-->S15(01111): xxxx01000110xxxxxxxxxxx01000110xx
S14(01110)-->S15(01111): xxxx01000101xxxxxxxxxxx01000101xx
S14(01110)-->S15(01111): xxxx01000100xxxxxxxxxxx01000100xx
S14(01110)-->S15(01111): xxxx01000011xxxxxxxxxxx01000011xx
S14(01110)-->S15(01111): xxxx01000010xxxxxxxxxxx01000010xx
S14(01110)-->S15(01111): xxxx01000001xxxxxxxxxxx01000001xx
S14(01110)-->S15(01111): xxxx01000000xxxxxxxxxxx01000000xx
S14(01110)-->S15(01111): xxxx00111111xxxxxxxxxxx00111111xx
S14(01110)-->S15(01111): xxxx00111110xxxxxxxxxxx00111110xx
S14(01110)-->S15(01111): xxxx00111101xxxxxxxxxxx00111101xx
S14(01110)-->S15(01111): xxxx00111100xxxxxxxxxxx00111100xx
S14(01110)-->S15(01111): xxxx00111011xxxxxxxxxxx00111011xx
S14(01110)-->S15(01111): xxxx00111010xxxxxxxxxxx00111010xx
S14(01110)-->S15(01111): xxxx00111001xxxxxxxxxxx00111001xx
S14(01110)-->S15(01111): xxxx00111000xxxxxxxxxxx00111000xx
S14(01110)-->S15(01111): xxxx00110111xxxxxxxxxxx00110111xx
S14(01110)-->S15(01111): xxxx00110110xxxxxxxxxxx00110110xx
S14(01110)-->S15(01111): xxxx00110101xxxxxxxxxxx00110101xx
S14(01110)-->S15(01111): xxxx00110100xxxxxxxxxxx00110100xx
S14(01110)-->S15(01111): xxxx00110011xxxxxxxxxxx00110011xx
S14(01110)-->S15(01111): xxxx00110010xxxxxxxxxxx00110010xx
S14(01110)-->S15(01111): xxxx00110001xxxxxxxxxxx00110001xx
S14(01110)-->S15(01111): xxxx00110000xxxxxxxxxxx00110000xx
S14(01110)-->S15(01111): xxxx00101111xxxxxxxxxxx00101111xx
S14(01110)-->S15(01111): xxxx00101110xxxxxxxxxxx00101110xx
S14(01110)-->S15(01111): xxxx00101101xxxxxxxxxxx00101101xx
S14(01110)-->S15(01111): xxxx00101100xxxxxxxxxxx00101100xx
S14(01110)-->S15(01111): xxxx00101011xxxxxxxxxxx00101011xx
S14(01110)-->S15(01111): xxxx00101010xxxxxxxxxxx00101010xx
S14(01110)-->S15(01111): xxxx00101001xxxxxxxxxxx00101001xx
S14(01110)-->S15(01111): xxxx00101000xxxxxxxxxxx00101000xx
S14(01110)-->S15(01111): xxxx00100111xxxxxxxxxxx00100111xx
S14(01110)-->S15(01111): xxxx00100110xxxxxxxxxxx00100110xx
S14(01110)-->S15(01111): xxxx00100101xxxxxxxxxxx00100101xx
S14(01110)-->S15(01111): xxxx00100100xxxxxxxxxxx00100100xx
S14(01110)-->S15(01111): xxxx00100011xxxxxxxxxxx00100011xx
S14(01110)-->S15(01111): xxxx00100010xxxxxxxxxxx00100010xx
S14(01110)-->S15(01111): xxxx00100001xxxxxxxxxxx00100001xx
S14(01110)-->S15(01111): xxxx00100000xxxxxxxxxxx00100000xx
S14(01110)-->S15(01111): xxxx00011111xxxxxxxxxxx00011111xx
S14(01110)-->S15(01111): xxxx00011110xxxxxxxxxxx00011110xx
S14(01110)-->S15(01111): xxxx00011101xxxxxxxxxxx00011101xx
S14(01110)-->S15(01111): xxxx00011100xxxxxxxxxxx00011100xx
S14(01110)-->S15(01111): xxxx00011011xxxxxxxxxxx00011011xx
S14(01110)-->S15(01111): xxxx00011010xxxxxxxxxxx00011010xx
S14(01110)-->S15(01111): xxxx00011001xxxxxxxxxxx00011001xx
S14(01110)-->S15(01111): xxxx00011000xxxxxxxxxxx00011000xx
S14(01110)-->S15(01111): xxxx00010111xxxxxxxxxxx00010111xx
S14(01110)-->S15(01111): xxxx00010110xxxxxxxxxxx00010110xx
S14(01110)-->S15(01111): xxxx00010101xxxxxxxxxxx00010101xx
S14(01110)-->S15(01111): xxxx00010100xxxxxxxxxxx00010100xx
S14(01110)-->S15(01111): xxxx00010011xxxxxxxxxxx00010011xx
S14(01110)-->S15(01111): xxxx00010010xxxxxxxxxxx00010010xx
S14(01110)-->S15(01111): xxxx00010001xxxxxxxxxxx00010001xx
S14(01110)-->S15(01111): xxxx00010000xxxxxxxxxxx00010000xx
S14(01110)-->S15(01111): xxxx00001111xxxxxxxxxxx00001111xx
S14(01110)-->S15(01111): xxxx00001110xxxxxxxxxxx00001110xx
S14(01110)-->S15(01111): xxxx00001101xxxxxxxxxxx00001101xx
S14(01110)-->S15(01111): xxxx00001100xxxxxxxxxxx00001100xx
S14(01110)-->S15(01111): xxxx00001011xxxxxxxxxxx00001011xx
S14(01110)-->S15(01111): xxxx00001010xxxxxxxxxxx00001010xx
S14(01110)-->S15(01111): xxxx00001001xxxxxxxxxxx00001001xx
S14(01110)-->S15(01111): xxxx00001000xxxxxxxxxxx00001000xx
S14(01110)-->S15(01111): xxxx00000111xxxxxxxxxxx00000111xx
S14(01110)-->S15(01111): xxxx00000110xxxxxxxxxxx00000110xx
S14(01110)-->S15(01111): xxxx00000101xxxxxxxxxxx00000101xx
S14(01110)-->S15(01111): xxxx00000100xxxxxxxxxxx00000100xx
S14(01110)-->S15(01111): xxxx00000011xxxxxxxxxxx00000011xx
S14(01110)-->S15(01111): xxxx00000010xxxxxxxxxxx00000010xx
S14(01110)-->S15(01111): xxxx00000001xxxxxxxxxxx00000001xx
S15(01111)-->S14(01110): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S15(01111)-->S16(10000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx
S16(10000)-->S2(00010): xxxxxx1xxxxxxxxxxxxxxx0xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S17(10001)-->S0(00000): xxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N26 dqs_gate_comp_done update_start 
S0(0000)-->S1(0001): xx1
S1(0001)-->S1(0001): x0x
S1(0001)-->S2(0010): x1x
S0(0000)-->S1(0001): x01
S1(0001)-->S1(0001): x01
S2(0010)-->S2(0010): 0xx
S0(0000)-->S0(0000): xx0
S2(0010)-->S0(0000): 1xx

I: FSM wrcal_state_fsm[3:0] inferred.
FSM wrcal_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: N357 N458 cnt[4:2] cnt_trfc_pass ref_cnt_done wrcal_check_pass wrcal_start 
S0(0000)-->S1(0001): xxxxxxxx1
S1(0001)-->S2(0010): xxxxxxxxx
S2(0010)-->S1(0001): xxxxx10xx
S2(0010)-->S3(0011): xxxxx11xx
S3(0011)-->S4(0100): 1xxxxxxxx
S4(0100)-->S5(0101): xxx1xxxxx
S5(0101)-->S8(1001): xxxx1xxxx
S8(1001)-->S9(1010): xx1xxxxxx
S9(1010)-->S0(0000): xxx1xxxxx

I: FSM eyecal_state_fsm[3:0] inferred.
FSM eyecal_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N188 N242 cnt[4:2] cnt_trfc_pass eye_calibration_error eyecal_check_pass eyecal_start ref_cnt_done 
S0(0000)-->S1(0001): xxxxxxxx1x
S1(0001)-->S2(0010): xxxxxxxxxx
S2(0010)-->S1(0001): xxxxx1xxx0
S2(0010)-->S3(0011): xxxxx1xxx1
S3(0011)-->S4(0100): 1xxxxxxxxx
S4(0100)-->S5(0101): xxxx1xxxxx
S5(0101)-->S6(0110): xx1xxxxxxx
S6(0110)-->S4(0100): x1xxxxxxxx
S6(0110)-->S7(0111): xxxxxxx1xx
S7(0111)-->S8(1000): xx1xxx0xxx
S7(0111)-->S9(1001): xx1xxx1xxx
S9(1001)-->S9(1001): xxxxxxxxxx
S8(1000)-->S0(0000): xxx1xxxxxx

I: FSM error_status_fsm[3:0] inferred.
FSM error_status_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N137 N174 N176 N178 N180 N182 N184 
S0(0000)-->S0(0000): 1xxxxxx
S1(0001)-->S0(0000): 1xxxxxx
S2(0010)-->S0(0000): 1xxxxxx
S3(0011)-->S0(0000): 1xxxxxx
S4(0100)-->S0(0000): 1xxxxxx
S5(0101)-->S0(0000): 1xxxxxx
S6(0110)-->S0(0000): 1xxxxxx
S0(0000)-->S1(0001): x1xxxxx
S1(0001)-->S1(0001): x1xxxxx
S2(0010)-->S1(0001): x1xxxxx
S3(0011)-->S1(0001): x1xxxxx
S4(0100)-->S1(0001): x1xxxxx
S5(0101)-->S1(0001): x1xxxxx
S6(0110)-->S1(0001): x1xxxxx
S0(0000)-->S2(0010): xx1xxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S2(0010): xx1xxxx
S3(0011)-->S2(0010): xx1xxxx
S4(0100)-->S2(0010): xx1xxxx
S5(0101)-->S2(0010): xx1xxxx
S6(0110)-->S2(0010): xx1xxxx
S0(0000)-->S3(0011): xxx1xxx
S1(0001)-->S3(0011): xxx1xxx
S2(0010)-->S3(0011): xxx1xxx
S3(0011)-->S3(0011): xxx1xxx
S4(0100)-->S3(0011): xxx1xxx
S5(0101)-->S3(0011): xxx1xxx
S6(0110)-->S3(0011): xxx1xxx
S0(0000)-->S4(0100): xxxx1xx
S1(0001)-->S4(0100): xxxx1xx
S2(0010)-->S4(0100): xxxx1xx
S3(0011)-->S4(0100): xxxx1xx
S4(0100)-->S4(0100): xxxx1xx
S5(0101)-->S4(0100): xxxx1xx
S6(0110)-->S4(0100): xxxx1xx
S0(0000)-->S5(0101): xxxxx1x
S1(0001)-->S5(0101): xxxxx1x
S2(0010)-->S5(0101): xxxxx1x
S3(0011)-->S5(0101): xxxxx1x
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S5(0101): xxxxx1x
S6(0110)-->S5(0101): xxxxx1x
S0(0000)-->S6(0110): xxxxxx1
S1(0001)-->S6(0110): xxxxxx1
S2(0010)-->S6(0110): xxxxxx1
S3(0011)-->S6(0110): xxxxxx1
S4(0100)-->S6(0110): xxxxxx1
S5(0101)-->S6(0110): xxxxxx1
S6(0110)-->S6(0110): xxxxxx1

I: FSM main_state_fsm[3:0] inferred.
FSM main_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: N10 eyecal_done init_done rdcal_done rst_gpll_phase_adj_finish_synced update_cal_req update_done wrcal_done wrlvl_done 
S0(0000)-->S1(0001): xxxxxxxxx
S1(0001)-->S2(0010): 1x1xxxxxx
S1(0001)-->S3(0011): 0x1xxxxxx
S0(0000)-->S1(0001): xx0xxxxxx
S1(0001)-->S1(0001): xx0xxxxxx
S2(0010)-->S2(0010): xxxxxxxx0
S2(0010)-->S3(0011): xxxx1xxx1
S2(0010)-->S8(1000): xxxx0xxx1
S3(0011)-->S3(0011): xxx0xxxxx
S3(0011)-->S4(0100): xxx1xxxxx
S4(0100)-->S4(0100): xxxxxxx0x
S4(0100)-->S5(0101): xxxxxxx1x
S5(0101)-->S5(0101): x0xxxxxxx
S5(0101)-->S7(0111): x1xxxxxxx
S6(0110)-->S6(0110): xxxxxx0xx
S6(0110)-->S7(0111): xxxxxx1xx
S7(0111)-->S6(0110): xxxxx1xxx
S7(0111)-->S7(0111): xxxxx0xxx
S5(0101)-->S7(0111): x1xxx0xxx
S7(0111)-->S7(0111): x1xxx0xxx
S8(1000)-->S8(1000): xxxxxxxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 15
Input nets: N20 N956 cnt[3] wrcal_move_en wrdata_check_pass_sel write_calibration 
S0(0000)-->S1(0001): xxxxx1
S1(0001)-->S2(0010): xxxxxx
S2(0010)-->S3(0011): 0xx1x1
S2(0010)-->S4(0100): 1xx1x1
S0(0000)-->S0(0000): xxxxx0
S2(0010)-->S0(0000): xxxxx0
S1(0001)-->S2(0010): xx10xx
S3(0011)-->S2(0010): xx10xx
S4(0100)-->S5(0101): xx1xxx
S5(0101)-->S6(0110): xxx0xx
S6(0110)-->S7(0111): 0xx1xx
S6(0110)-->S8(1000): 1xx1xx
S5(0101)-->S6(0110): xx10xx
S7(0111)-->S6(0110): xx10xx
S8(1000)-->S9(1001): xx1xxx
S9(1001)-->S10(1010): xxx0xx
S10(1010)-->S13(1101): xxx10x
S10(1010)-->S14(1110): xxx11x
S11(1011)-->S11(1011): xxxxx1
S11(1011)-->S12(1100): xxxxx0
S12(1100)-->S0(0000): xxxxx1
S13(1101)-->S13(1101): xxxxxx
S14(1110)-->S1(0001): x0xxxx
S14(1110)-->S11(1011): x1xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 13
Input nets: N37 N105 N1935 N2343 cnt[3:2] dqsi_move_en init_adj_rdel 
S0(0000)-->S1(0001): xxxxxxx1
S0(0000)-->S4(0100): xxx1xxxx
S1(0001)-->S2(0010): xxxx1xxx
S2(0010)-->S3(0011): xxxxx1xx
S3(0011)-->S0(0000): xxxxxxxx
S4(0100)-->S5(0101): 0xxxxx1x
S4(0100)-->S6(0110): 1xxxxx1x
S5(0101)-->S4(0100): xxxx1x0x
S6(0110)-->S7(0111): xxxx1xxx
S7(0111)-->S8(1000): xxxxx10x
S8(1000)-->S9(1001): 0xxxxx1x
S8(1000)-->S10(1010): 1xxxxx1x
S9(1001)-->S8(1000): xxxx1x0x
S10(1010)-->S12(1100): xxxx1x0x
S12(1100)-->S2(0010): xx0xxxxx
S12(1100)-->S11(1011): xx1xxxxx
S3(0011)-->S0(0000): x1xxxxxx
S11(1011)-->S0(0000): x1xxxxxx

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N15 N372 all_group_dq_rising cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): 0xxxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): x10xx
S4(100)-->S4(100): x0xxx
S4(100)-->S6(110): x11xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): x11x1
S6(110)-->S6(110): x11x1
S1(001)-->S5(101): 1xxxx
S5(101)-->S5(101): 1xxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N24 N28 dqs_gate_vld 
S0(000)-->S0(000): xx0
S0(000)-->S1(001): xx1
S1(001)-->S1(001): 00x
S1(001)-->S2(010): 01x
S2(010)-->S2(010): 00x
S2(010)-->S3(011): 01x
S3(011)-->S4(100): xxx
S4(100)-->S4(100): 0xx
S4(100)-->S0(000): 1xx
S1(001)-->S0(000): 1xx
S0(000)-->S0(000): 1x0
S1(001)-->S0(000): 1x0
S4(100)-->S0(000): 1x0
S2(010)-->S0(000): 1xx

I: FSM rdchk_state0_fsm[3:0] inferred.
FSM rdchk_state0_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N84 N225 N236 N247 N258 rdcheck_pass 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x0xxx0
S1(0001)-->S2(0010): x1xxx0
S2(0010)-->S2(0010): xx0xx0
S2(0010)-->S3(0011): xx1xx0
S3(0011)-->S3(0011): xxx0x0
S3(0011)-->S4(0100): xxx1x0
S2(0010)-->S3(0011): xx10x0
S3(0011)-->S3(0011): xx10x0
S4(0100)-->S4(0100): xxxx00
S4(0100)-->S5(0101): xxxx10
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): xxxxx1
S3(0011)-->S0(0000): xxxxx1
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): xxxxx1
S6(0110)-->S0(0000): xxxxx1
S2(0010)-->S0(0000): xxxxx1
S3(0011)-->S0(0000): xxxxx1
S6(0110)-->S0(0000): xxxxx1
S0(0000)-->S0(0000): 0xxxx1
S2(0010)-->S0(0000): 0xxxx1
S4(0100)-->S0(0000): 0xxxx1
S6(0110)-->S0(0000): 0xxxx1

I: FSM rdchk_state1_fsm[3:0] inferred.
FSM rdchk_state1_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N84 N292 N303 N314 N325 rdcheck_pass 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x0xxx0
S1(0001)-->S2(0010): x1xxx0
S2(0010)-->S2(0010): xx0xx0
S2(0010)-->S3(0011): xx1xx0
S3(0011)-->S3(0011): xxx0x0
S3(0011)-->S4(0100): xxx1x0
S2(0010)-->S3(0011): xx10x0
S3(0011)-->S3(0011): xx10x0
S4(0100)-->S4(0100): xxxx00
S4(0100)-->S5(0101): xxxx10
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): xxxxx1
S3(0011)-->S0(0000): xxxxx1
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): xxxxx1
S6(0110)-->S0(0000): xxxxx1
S2(0010)-->S0(0000): xxxxx1
S3(0011)-->S0(0000): xxxxx1
S6(0110)-->S0(0000): xxxxx1
S0(0000)-->S0(0000): 0xxxx1
S2(0010)-->S0(0000): 0xxxx1
S4(0100)-->S0(0000): 0xxxx1
S6(0110)-->S0(0000): 0xxxx1

I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N20 N618 dqs_gate_vld_n gate_move_en gate_value_sel[6] gatecal_start sample_done_sel 
S0(000)-->S1(001): xxxxx1x
S1(001)-->S2(010): xxxxxxx
S2(010)-->S2(010): xx0xxxx
S2(010)-->S3(011): xx1x0x0
S2(010)-->S5(101): xx1x1x0
S2(010)-->S6(110): xx1xxx1
S3(011)-->S3(011): 0xx0xxx
S3(011)-->S5(101): 1xx0xxx
S1(001)-->S2(010): xxx1xxx
S3(011)-->S2(010): xxx1xxx
S4(100)-->S4(100): 0xxxx1x
S5(101)-->S5(101): xxxxxxx
S4(100)-->S5(101): 1xxxx1x
S5(101)-->S5(101): 1xxxx1x
S6(110)-->S1(001): x0xxxxx
S6(110)-->S4(100): x1xxxxx
S0(000)-->S0(000): xxxxx0x
S4(100)-->S0(000): xxxxx0x

Executing : FSM inference successfully. Time elapsed: 0.448s wall, 0.344s user + 0.109s system = 0.453s CPU (101.0%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N63_2 (bmsWIDEMUX).
I: Constant propagation done on N1188 (bmsPMUX).
I: Constant propagation done on N788[0] (bmsWIDEMUX).
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N1212 (bmsPMUX).
I: Constant propagation done on N1149_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N918_1 (bmsWIDEMUX).
I: Constant propagation done on N1005 (bmsPMUX).
I: Constant propagation done on N839[0] (bmsWIDEMUX).
I: Constant propagation done on N889 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.844s wall, 0.609s user + 0.156s system = 0.766s CPU (90.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:37s
Action compile: CPU time elapsed is 0h:0m:14s
Action compile: Process CPU time elapsed is 0h:0m:14s
Current time: Wed Oct 29 14:15:20 2025
Action compile: Peak memory pool usage is 430 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:37s
Action from compile to compile: Total CPU time elapsed is 0h:0m:14s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:14s
Process "Compile" done.
Compiling technology operator (valence) library.
