#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x289b030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x289b1c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x288d2d0 .functor NOT 1, L_0x28edb60, C4<0>, C4<0>, C4<0>;
L_0x28ed940 .functor XOR 2, L_0x28ed7e0, L_0x28ed8a0, C4<00>, C4<00>;
L_0x28eda50 .functor XOR 2, L_0x28ed940, L_0x28ed9b0, C4<00>, C4<00>;
v0x28e82f0_0 .net *"_ivl_10", 1 0, L_0x28ed9b0;  1 drivers
v0x28e83f0_0 .net *"_ivl_12", 1 0, L_0x28eda50;  1 drivers
v0x28e84d0_0 .net *"_ivl_2", 1 0, L_0x28eb6b0;  1 drivers
v0x28e8590_0 .net *"_ivl_4", 1 0, L_0x28ed7e0;  1 drivers
v0x28e8670_0 .net *"_ivl_6", 1 0, L_0x28ed8a0;  1 drivers
v0x28e87a0_0 .net *"_ivl_8", 1 0, L_0x28ed940;  1 drivers
v0x28e8880_0 .net "a", 0 0, v0x28e48c0_0;  1 drivers
v0x28e8920_0 .net "b", 0 0, v0x28e4960_0;  1 drivers
v0x28e89c0_0 .net "c", 0 0, v0x28e4a00_0;  1 drivers
v0x28e8a60_0 .var "clk", 0 0;
v0x28e8b00_0 .net "d", 0 0, v0x28e4b40_0;  1 drivers
v0x28e8ba0_0 .net "out_pos_dut", 0 0, L_0x28ed510;  1 drivers
v0x28e8c40_0 .net "out_pos_ref", 0 0, L_0x28ea170;  1 drivers
v0x28e8ce0_0 .net "out_sop_dut", 0 0, L_0x28eb0d0;  1 drivers
v0x28e8d80_0 .net "out_sop_ref", 0 0, L_0x28bf070;  1 drivers
v0x28e8e20_0 .var/2u "stats1", 223 0;
v0x28e8ec0_0 .var/2u "strobe", 0 0;
v0x28e8f60_0 .net "tb_match", 0 0, L_0x28edb60;  1 drivers
v0x28e9030_0 .net "tb_mismatch", 0 0, L_0x288d2d0;  1 drivers
v0x28e90d0_0 .net "wavedrom_enable", 0 0, v0x28e4e10_0;  1 drivers
v0x28e91a0_0 .net "wavedrom_title", 511 0, v0x28e4eb0_0;  1 drivers
L_0x28eb6b0 .concat [ 1 1 0 0], L_0x28ea170, L_0x28bf070;
L_0x28ed7e0 .concat [ 1 1 0 0], L_0x28ea170, L_0x28bf070;
L_0x28ed8a0 .concat [ 1 1 0 0], L_0x28ed510, L_0x28eb0d0;
L_0x28ed9b0 .concat [ 1 1 0 0], L_0x28ea170, L_0x28bf070;
L_0x28edb60 .cmp/eeq 2, L_0x28eb6b0, L_0x28eda50;
S_0x289b350 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x289b1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x288d6b0 .functor AND 1, v0x28e4a00_0, v0x28e4b40_0, C4<1>, C4<1>;
L_0x288da90 .functor NOT 1, v0x28e48c0_0, C4<0>, C4<0>, C4<0>;
L_0x288de70 .functor NOT 1, v0x28e4960_0, C4<0>, C4<0>, C4<0>;
L_0x288e0f0 .functor AND 1, L_0x288da90, L_0x288de70, C4<1>, C4<1>;
L_0x28a5bc0 .functor AND 1, L_0x288e0f0, v0x28e4a00_0, C4<1>, C4<1>;
L_0x28bf070 .functor OR 1, L_0x288d6b0, L_0x28a5bc0, C4<0>, C4<0>;
L_0x28e95f0 .functor NOT 1, v0x28e4960_0, C4<0>, C4<0>, C4<0>;
L_0x28e9660 .functor OR 1, L_0x28e95f0, v0x28e4b40_0, C4<0>, C4<0>;
L_0x28e9770 .functor AND 1, v0x28e4a00_0, L_0x28e9660, C4<1>, C4<1>;
L_0x28e9830 .functor NOT 1, v0x28e48c0_0, C4<0>, C4<0>, C4<0>;
L_0x28e9900 .functor OR 1, L_0x28e9830, v0x28e4960_0, C4<0>, C4<0>;
L_0x28e9970 .functor AND 1, L_0x28e9770, L_0x28e9900, C4<1>, C4<1>;
L_0x28e9af0 .functor NOT 1, v0x28e4960_0, C4<0>, C4<0>, C4<0>;
L_0x28e9b60 .functor OR 1, L_0x28e9af0, v0x28e4b40_0, C4<0>, C4<0>;
L_0x28e9a80 .functor AND 1, v0x28e4a00_0, L_0x28e9b60, C4<1>, C4<1>;
L_0x28e9cf0 .functor NOT 1, v0x28e48c0_0, C4<0>, C4<0>, C4<0>;
L_0x28e9df0 .functor OR 1, L_0x28e9cf0, v0x28e4b40_0, C4<0>, C4<0>;
L_0x28e9eb0 .functor AND 1, L_0x28e9a80, L_0x28e9df0, C4<1>, C4<1>;
L_0x28ea060 .functor XNOR 1, L_0x28e9970, L_0x28e9eb0, C4<0>, C4<0>;
v0x288cc00_0 .net *"_ivl_0", 0 0, L_0x288d6b0;  1 drivers
v0x288d000_0 .net *"_ivl_12", 0 0, L_0x28e95f0;  1 drivers
v0x288d3e0_0 .net *"_ivl_14", 0 0, L_0x28e9660;  1 drivers
v0x288d7c0_0 .net *"_ivl_16", 0 0, L_0x28e9770;  1 drivers
v0x288dba0_0 .net *"_ivl_18", 0 0, L_0x28e9830;  1 drivers
v0x288df80_0 .net *"_ivl_2", 0 0, L_0x288da90;  1 drivers
v0x288e200_0 .net *"_ivl_20", 0 0, L_0x28e9900;  1 drivers
v0x28e2e30_0 .net *"_ivl_24", 0 0, L_0x28e9af0;  1 drivers
v0x28e2f10_0 .net *"_ivl_26", 0 0, L_0x28e9b60;  1 drivers
v0x28e2ff0_0 .net *"_ivl_28", 0 0, L_0x28e9a80;  1 drivers
v0x28e30d0_0 .net *"_ivl_30", 0 0, L_0x28e9cf0;  1 drivers
v0x28e31b0_0 .net *"_ivl_32", 0 0, L_0x28e9df0;  1 drivers
v0x28e3290_0 .net *"_ivl_36", 0 0, L_0x28ea060;  1 drivers
L_0x7fd249c08018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28e3350_0 .net *"_ivl_38", 0 0, L_0x7fd249c08018;  1 drivers
v0x28e3430_0 .net *"_ivl_4", 0 0, L_0x288de70;  1 drivers
v0x28e3510_0 .net *"_ivl_6", 0 0, L_0x288e0f0;  1 drivers
v0x28e35f0_0 .net *"_ivl_8", 0 0, L_0x28a5bc0;  1 drivers
v0x28e36d0_0 .net "a", 0 0, v0x28e48c0_0;  alias, 1 drivers
v0x28e3790_0 .net "b", 0 0, v0x28e4960_0;  alias, 1 drivers
v0x28e3850_0 .net "c", 0 0, v0x28e4a00_0;  alias, 1 drivers
v0x28e3910_0 .net "d", 0 0, v0x28e4b40_0;  alias, 1 drivers
v0x28e39d0_0 .net "out_pos", 0 0, L_0x28ea170;  alias, 1 drivers
v0x28e3a90_0 .net "out_sop", 0 0, L_0x28bf070;  alias, 1 drivers
v0x28e3b50_0 .net "pos0", 0 0, L_0x28e9970;  1 drivers
v0x28e3c10_0 .net "pos1", 0 0, L_0x28e9eb0;  1 drivers
L_0x28ea170 .functor MUXZ 1, L_0x7fd249c08018, L_0x28e9970, L_0x28ea060, C4<>;
S_0x28e3d90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x289b1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28e48c0_0 .var "a", 0 0;
v0x28e4960_0 .var "b", 0 0;
v0x28e4a00_0 .var "c", 0 0;
v0x28e4aa0_0 .net "clk", 0 0, v0x28e8a60_0;  1 drivers
v0x28e4b40_0 .var "d", 0 0;
v0x28e4c30_0 .var/2u "fail", 0 0;
v0x28e4cd0_0 .var/2u "fail1", 0 0;
v0x28e4d70_0 .net "tb_match", 0 0, L_0x28edb60;  alias, 1 drivers
v0x28e4e10_0 .var "wavedrom_enable", 0 0;
v0x28e4eb0_0 .var "wavedrom_title", 511 0;
E_0x28999a0/0 .event negedge, v0x28e4aa0_0;
E_0x28999a0/1 .event posedge, v0x28e4aa0_0;
E_0x28999a0 .event/or E_0x28999a0/0, E_0x28999a0/1;
S_0x28e40c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28e3d90;
 .timescale -12 -12;
v0x28e4300_0 .var/2s "i", 31 0;
E_0x2899840 .event posedge, v0x28e4aa0_0;
S_0x28e4400 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28e3d90;
 .timescale -12 -12;
v0x28e4600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28e46e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28e3d90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28e5090 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x289b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28ea320 .functor NOT 1, v0x28e4960_0, C4<0>, C4<0>, C4<0>;
L_0x28ea4c0 .functor AND 1, v0x28e48c0_0, L_0x28ea320, C4<1>, C4<1>;
L_0x28ea5a0 .functor NOT 1, v0x28e4a00_0, C4<0>, C4<0>, C4<0>;
L_0x28ea720 .functor AND 1, L_0x28ea4c0, L_0x28ea5a0, C4<1>, C4<1>;
L_0x28ea860 .functor NOT 1, v0x28e4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28ea9e0 .functor AND 1, L_0x28ea720, L_0x28ea860, C4<1>, C4<1>;
L_0x28eab30 .functor NOT 1, v0x28e48c0_0, C4<0>, C4<0>, C4<0>;
L_0x28eacb0 .functor AND 1, L_0x28eab30, v0x28e4960_0, C4<1>, C4<1>;
L_0x28eadc0 .functor AND 1, L_0x28eacb0, v0x28e4a00_0, C4<1>, C4<1>;
L_0x28eae80 .functor AND 1, L_0x28eadc0, v0x28e4b40_0, C4<1>, C4<1>;
L_0x28eafa0 .functor OR 1, L_0x28ea9e0, L_0x28eae80, C4<0>, C4<0>;
L_0x28eb060 .functor AND 1, v0x28e48c0_0, v0x28e4960_0, C4<1>, C4<1>;
L_0x28eb140 .functor AND 1, L_0x28eb060, v0x28e4a00_0, C4<1>, C4<1>;
L_0x28eb200 .functor AND 1, L_0x28eb140, v0x28e4b40_0, C4<1>, C4<1>;
L_0x28eb0d0 .functor OR 1, L_0x28eafa0, L_0x28eb200, C4<0>, C4<0>;
L_0x28eb430 .functor NOT 1, v0x28e48c0_0, C4<0>, C4<0>, C4<0>;
L_0x28eb530 .functor NOT 1, v0x28e4960_0, C4<0>, C4<0>, C4<0>;
L_0x28eb5a0 .functor OR 1, L_0x28eb430, L_0x28eb530, C4<0>, C4<0>;
L_0x28eb750 .functor OR 1, L_0x28eb5a0, v0x28e4a00_0, C4<0>, C4<0>;
L_0x28eb810 .functor OR 1, L_0x28eb750, v0x28e4b40_0, C4<0>, C4<0>;
L_0x28eb980 .functor NOT 1, v0x28e4960_0, C4<0>, C4<0>, C4<0>;
L_0x28eb9f0 .functor OR 1, v0x28e48c0_0, L_0x28eb980, C4<0>, C4<0>;
L_0x28ebb70 .functor NOT 1, v0x28e4a00_0, C4<0>, C4<0>, C4<0>;
L_0x28ebbe0 .functor OR 1, L_0x28eb9f0, L_0x28ebb70, C4<0>, C4<0>;
L_0x28ebdc0 .functor NOT 1, v0x28e4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28ebe30 .functor OR 1, L_0x28ebbe0, L_0x28ebdc0, C4<0>, C4<0>;
L_0x28ec020 .functor AND 1, L_0x28eb810, L_0x28ebe30, C4<1>, C4<1>;
L_0x28ec130 .functor NOT 1, v0x28e48c0_0, C4<0>, C4<0>, C4<0>;
L_0x28ec290 .functor OR 1, L_0x28ec130, v0x28e4960_0, C4<0>, C4<0>;
L_0x28ec350 .functor NOT 1, v0x28e4a00_0, C4<0>, C4<0>, C4<0>;
L_0x28ec4c0 .functor OR 1, L_0x28ec290, L_0x28ec350, C4<0>, C4<0>;
L_0x28ec5d0 .functor NOT 1, v0x28e4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28ec750 .functor OR 1, L_0x28ec4c0, L_0x28ec5d0, C4<0>, C4<0>;
L_0x28ec860 .functor AND 1, L_0x28ec020, L_0x28ec750, C4<1>, C4<1>;
L_0x28eca90 .functor OR 1, v0x28e48c0_0, v0x28e4960_0, C4<0>, C4<0>;
L_0x28ecb00 .functor NOT 1, v0x28e4a00_0, C4<0>, C4<0>, C4<0>;
L_0x28ecca0 .functor OR 1, L_0x28eca90, L_0x28ecb00, C4<0>, C4<0>;
L_0x28ecdb0 .functor NOT 1, v0x28e4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28ecb70 .functor OR 1, L_0x28ecca0, L_0x28ecdb0, C4<0>, C4<0>;
L_0x28ecf60 .functor AND 1, L_0x28ec860, L_0x28ecb70, C4<1>, C4<1>;
L_0x28ed1c0 .functor OR 1, v0x28e48c0_0, v0x28e4960_0, C4<0>, C4<0>;
L_0x28ed230 .functor OR 1, L_0x28ed1c0, v0x28e4a00_0, C4<0>, C4<0>;
L_0x28ed450 .functor OR 1, L_0x28ed230, v0x28e4b40_0, C4<0>, C4<0>;
L_0x28ed510 .functor AND 1, L_0x28ecf60, L_0x28ed450, C4<1>, C4<1>;
v0x28e5250_0 .net *"_ivl_0", 0 0, L_0x28ea320;  1 drivers
v0x28e5330_0 .net *"_ivl_10", 0 0, L_0x28ea9e0;  1 drivers
v0x28e5410_0 .net *"_ivl_12", 0 0, L_0x28eab30;  1 drivers
v0x28e5500_0 .net *"_ivl_14", 0 0, L_0x28eacb0;  1 drivers
v0x28e55e0_0 .net *"_ivl_16", 0 0, L_0x28eadc0;  1 drivers
v0x28e5710_0 .net *"_ivl_18", 0 0, L_0x28eae80;  1 drivers
v0x28e57f0_0 .net *"_ivl_2", 0 0, L_0x28ea4c0;  1 drivers
v0x28e58d0_0 .net *"_ivl_20", 0 0, L_0x28eafa0;  1 drivers
v0x28e59b0_0 .net *"_ivl_22", 0 0, L_0x28eb060;  1 drivers
v0x28e5b20_0 .net *"_ivl_24", 0 0, L_0x28eb140;  1 drivers
v0x28e5c00_0 .net *"_ivl_26", 0 0, L_0x28eb200;  1 drivers
v0x28e5ce0_0 .net *"_ivl_30", 0 0, L_0x28eb430;  1 drivers
v0x28e5dc0_0 .net *"_ivl_32", 0 0, L_0x28eb530;  1 drivers
v0x28e5ea0_0 .net *"_ivl_34", 0 0, L_0x28eb5a0;  1 drivers
v0x28e5f80_0 .net *"_ivl_36", 0 0, L_0x28eb750;  1 drivers
v0x28e6060_0 .net *"_ivl_38", 0 0, L_0x28eb810;  1 drivers
v0x28e6140_0 .net *"_ivl_4", 0 0, L_0x28ea5a0;  1 drivers
v0x28e6330_0 .net *"_ivl_40", 0 0, L_0x28eb980;  1 drivers
v0x28e6410_0 .net *"_ivl_42", 0 0, L_0x28eb9f0;  1 drivers
v0x28e64f0_0 .net *"_ivl_44", 0 0, L_0x28ebb70;  1 drivers
v0x28e65d0_0 .net *"_ivl_46", 0 0, L_0x28ebbe0;  1 drivers
v0x28e66b0_0 .net *"_ivl_48", 0 0, L_0x28ebdc0;  1 drivers
v0x28e6790_0 .net *"_ivl_50", 0 0, L_0x28ebe30;  1 drivers
v0x28e6870_0 .net *"_ivl_52", 0 0, L_0x28ec020;  1 drivers
v0x28e6950_0 .net *"_ivl_54", 0 0, L_0x28ec130;  1 drivers
v0x28e6a30_0 .net *"_ivl_56", 0 0, L_0x28ec290;  1 drivers
v0x28e6b10_0 .net *"_ivl_58", 0 0, L_0x28ec350;  1 drivers
v0x28e6bf0_0 .net *"_ivl_6", 0 0, L_0x28ea720;  1 drivers
v0x28e6cd0_0 .net *"_ivl_60", 0 0, L_0x28ec4c0;  1 drivers
v0x28e6db0_0 .net *"_ivl_62", 0 0, L_0x28ec5d0;  1 drivers
v0x28e6e90_0 .net *"_ivl_64", 0 0, L_0x28ec750;  1 drivers
v0x28e6f70_0 .net *"_ivl_66", 0 0, L_0x28ec860;  1 drivers
v0x28e7050_0 .net *"_ivl_68", 0 0, L_0x28eca90;  1 drivers
v0x28e7340_0 .net *"_ivl_70", 0 0, L_0x28ecb00;  1 drivers
v0x28e7420_0 .net *"_ivl_72", 0 0, L_0x28ecca0;  1 drivers
v0x28e7500_0 .net *"_ivl_74", 0 0, L_0x28ecdb0;  1 drivers
v0x28e75e0_0 .net *"_ivl_76", 0 0, L_0x28ecb70;  1 drivers
v0x28e76c0_0 .net *"_ivl_78", 0 0, L_0x28ecf60;  1 drivers
v0x28e77a0_0 .net *"_ivl_8", 0 0, L_0x28ea860;  1 drivers
v0x28e7880_0 .net *"_ivl_80", 0 0, L_0x28ed1c0;  1 drivers
v0x28e7960_0 .net *"_ivl_82", 0 0, L_0x28ed230;  1 drivers
v0x28e7a40_0 .net *"_ivl_84", 0 0, L_0x28ed450;  1 drivers
v0x28e7b20_0 .net "a", 0 0, v0x28e48c0_0;  alias, 1 drivers
v0x28e7bc0_0 .net "b", 0 0, v0x28e4960_0;  alias, 1 drivers
v0x28e7cb0_0 .net "c", 0 0, v0x28e4a00_0;  alias, 1 drivers
v0x28e7da0_0 .net "d", 0 0, v0x28e4b40_0;  alias, 1 drivers
v0x28e7e90_0 .net "out_pos", 0 0, L_0x28ed510;  alias, 1 drivers
v0x28e7f50_0 .net "out_sop", 0 0, L_0x28eb0d0;  alias, 1 drivers
S_0x28e80d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x289b1c0;
 .timescale -12 -12;
E_0x28829f0 .event anyedge, v0x28e8ec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28e8ec0_0;
    %nor/r;
    %assign/vec4 v0x28e8ec0_0, 0;
    %wait E_0x28829f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28e3d90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e4c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e4cd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28e3d90;
T_4 ;
    %wait E_0x28999a0;
    %load/vec4 v0x28e4d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28e4c30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28e3d90;
T_5 ;
    %wait E_0x2899840;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %wait E_0x2899840;
    %load/vec4 v0x28e4c30_0;
    %store/vec4 v0x28e4cd0_0, 0, 1;
    %fork t_1, S_0x28e40c0;
    %jmp t_0;
    .scope S_0x28e40c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e4300_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28e4300_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2899840;
    %load/vec4 v0x28e4300_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e4300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28e4300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28e3d90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28999a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28e4b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e4960_0, 0;
    %assign/vec4 v0x28e48c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28e4c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28e4cd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x289b1c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e8a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e8ec0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x289b1c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28e8a60_0;
    %inv;
    %store/vec4 v0x28e8a60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x289b1c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28e4aa0_0, v0x28e9030_0, v0x28e8880_0, v0x28e8920_0, v0x28e89c0_0, v0x28e8b00_0, v0x28e8d80_0, v0x28e8ce0_0, v0x28e8c40_0, v0x28e8ba0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x289b1c0;
T_9 ;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x289b1c0;
T_10 ;
    %wait E_0x28999a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e8e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8e20_0, 4, 32;
    %load/vec4 v0x28e8f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8e20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e8e20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8e20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28e8d80_0;
    %load/vec4 v0x28e8d80_0;
    %load/vec4 v0x28e8ce0_0;
    %xor;
    %load/vec4 v0x28e8d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8e20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8e20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28e8c40_0;
    %load/vec4 v0x28e8c40_0;
    %load/vec4 v0x28e8ba0_0;
    %xor;
    %load/vec4 v0x28e8c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8e20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28e8e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8e20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response48/top_module.sv";
