Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Nov  1 14:23:57 2019
| Host             : DUHEON-DTL-190909 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku115-flvb2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.380        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.980        |
| Device Static (W)        | 1.400        |
| Total Off-Chip Power (W) | 0.147        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 94.9         |
| Junction Temperature (C) | 30.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.444 |       23 |       --- |             --- |
| CLB Logic                |     0.150 |   114321 |       --- |             --- |
|   LUT as Distributed RAM |     0.069 |     3793 |    293760 |            1.29 |
|   LUT as Logic           |     0.057 |    40876 |    663360 |            6.16 |
|   LUT as Shift Register  |     0.014 |      739 |    293760 |            0.25 |
|   Register               |     0.009 |    52089 |   1326720 |            3.93 |
|   CARRY8                 |    <0.001 |      341 |     82920 |            0.41 |
|   F7/F8 Muxes            |    <0.001 |      763 |    663360 |            0.12 |
|   Others                 |    <0.001 |     1918 |       --- |             --- |
| Signals                  |     0.164 |   107640 |       --- |             --- |
| Block RAM                |     0.552 |     81.5 |      2160 |            3.77 |
| MMCM                     |     0.115 |        1 |        24 |            4.17 |
| PLL                      |     0.230 |        3 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |      5520 |            0.05 |
| I/O                      |     0.811 |      128 |       702 |           18.23 |
| GTH                      |     2.215 |        8 |        64 |           12.50 |
| Hard IPs                 |     0.298 |        1 |       --- |             --- |
|   PCIE                   |     0.298 |        1 |         6 |           16.67 |
| Static Power             |     1.400 |          |           |                 |
| Total                    |     6.380 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     2.531 |       2.037 |      0.495 |
| Vccaux     |       1.800 |     0.425 |       0.186 |      0.239 |
| Vccaux_io  |       1.800 |     0.323 |       0.160 |      0.162 |
| Vccint_io  |       0.950 |     0.440 |       0.397 |      0.043 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.244 |       0.244 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.057 |       0.014 |      0.043 |
| MGTAVcc    |       1.000 |     1.107 |       1.080 |      0.026 |
| MGTAVtt    |       1.200 |     0.672 |       0.631 |      0.041 |
| MGTVccaux  |       1.800 |     0.027 |       0.027 |      0.000 |
| Vccadc     |       1.800 |     0.028 |       0.000 |      0.028 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                                                                                       | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| axi_bram_ctrl_0_BRAM_PORTA_CLK                                                             | design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                        |             4.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                         |            33.0 |
| default_300mhz_clk1_clk_p                                                                  | default_300mhz_clk1_clk_p                                                                                                                                                                                                                                                                                                    |             3.3 |
| design_1_i/util_ds_buf/U0/IBUF_DS_ODIV2[0]                                                 | design_1_i/util_ds_buf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                                                                   |            10.0 |
| design_1_i/util_ds_buf/U0/IBUF_OUT[0]                                                      | design_1_i/util_ds_buf/U0/IBUF_OUT[0]                                                                                                                                                                                                                                                                                        |            10.0 |
| mcap_clk                                                                                   | design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/MCAPCLK                                                                                                                                                                                                                                                                      |             8.0 |
| mmcm_clkout0                                                                               | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                                                                                    |             3.3 |
| mmcm_clkout5                                                                               | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                                                                                                                                    |            13.3 |
| mmcm_clkout6                                                                               | design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                                                                                    |             6.7 |
| pipe_clk                                                                                   | design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_PCLK                                                                                                                                                                                                                                                           |             4.0 |
| pll_clk[0]                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                                                                                                                                        |             0.4 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[0]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                                                                                                                                        |             0.4 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[1]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]                                                                                                                  |             3.3 |
| pll_clk[2]                                                                                 | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                                                                                                                                        |             0.4 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                  |             3.3 |
| pll_clk[2]_DIV                                                                             | design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                  |             3.3 |
| qpll1outclk_out[0]                                                                         | design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outclk_out[0]_1                                                                       | design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[25].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outrefclk_out[0]                                                                      | design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| qpll1outrefclk_out[0]_1                                                                    | design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[25].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| txoutclk_out[3]                                                                            | design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[3]              |             2.0 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                      | Power (W) |
+---------------------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                                          |     4.980 |
|   dbg_hub                                                                                                                 |     0.006 |
|     inst                                                                                                                  |     0.006 |
|       BSCANID.u_xsdbm_id                                                                                                  |     0.006 |
|         CORE_XSDB.UUT_MASTER                                                                                              |     0.004 |
|           U_ICON_INTERFACE                                                                                                |     0.003 |
|             U_CMD1                                                                                                        |    <0.001 |
|             U_CMD2                                                                                                        |    <0.001 |
|             U_CMD3                                                                                                        |    <0.001 |
|             U_CMD4                                                                                                        |    <0.001 |
|             U_CMD5                                                                                                        |    <0.001 |
|             U_CMD6_RD                                                                                                     |     0.001 |
|               U_RD_FIFO                                                                                                   |     0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                     |     0.001 |
|                   inst_fifo_gen                                                                                           |     0.001 |
|                     gconvfifo.rf                                                                                          |     0.001 |
|                       grf.rf                                                                                              |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                           gras.rsts                                                                                       |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwas.wsts                                                                                       |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                                                   |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                              |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                             |    <0.001 |
|                         rstblk                                                                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                        |    <0.001 |
|             U_CMD6_WR                                                                                                     |    <0.001 |
|               U_WR_FIFO                                                                                                   |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                     |    <0.001 |
|                   inst_fifo_gen                                                                                           |    <0.001 |
|                     gconvfifo.rf                                                                                          |    <0.001 |
|                       grf.rf                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gras.rsts                                                                                       |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwas.wsts                                                                                       |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                                                   |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                              |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                             |    <0.001 |
|                         rstblk                                                                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                        |    <0.001 |
|             U_CMD7_CTL                                                                                                    |    <0.001 |
|             U_CMD7_STAT                                                                                                   |    <0.001 |
|             U_STATIC_STATUS                                                                                               |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                       |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                  |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                           |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                               |    <0.001 |
|             U_RD_REQ_FLAG                                                                                                 |    <0.001 |
|             U_TIMER                                                                                                       |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                   |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                                  |    <0.001 |
|           U_CMD                                                                                                           |    <0.001 |
|           U_STAT                                                                                                          |    <0.001 |
|           U_SYNC                                                                                                          |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                     |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                   |    <0.001 |
|   design_1_i                                                                                                              |     4.974 |
|     axi_bram_ctrl_0                                                                                                       |     0.002 |
|       U0                                                                                                                  |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                                        |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                                             |     0.002 |
|             I_RD_CHNL                                                                                                     |     0.001 |
|               I_WRAP_BRST                                                                                                 |    <0.001 |
|             I_WR_CHNL                                                                                                     |    <0.001 |
|               BID_FIFO                                                                                                    |    <0.001 |
|               I_WRAP_BRST                                                                                                 |    <0.001 |
|     axi_bram_ctrl_0_bram                                                                                                  |     0.009 |
|       U0                                                                                                                  |     0.009 |
|         inst_blk_mem_gen                                                                                                  |     0.009 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                           |     0.009 |
|             valid.cstr                                                                                                    |     0.009 |
|               ramloop[0].ram.r                                                                                            |     0.009 |
|                 prim_noinit.ram                                                                                           |     0.009 |
|     axi_gpio_0                                                                                                            |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                              |    <0.001 |
|             I_DECODER                                                                                                     |    <0.001 |
|         gpio_core_1                                                                                                       |    <0.001 |
|     axi_interconnect_0                                                                                                    |     0.093 |
|       s00_couplers                                                                                                        |     0.061 |
|         auto_cc                                                                                                           |     0.042 |
|           inst                                                                                                            |     0.042 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                   |     0.042 |
|               inst_fifo_gen                                                                                               |     0.042 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                   |     0.004 |
|                   grf.rf                                                                                                  |     0.004 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                    |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |     0.003 |
|                       gdm.dm_gen.dm                                                                                       |     0.003 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                   |     0.013 |
|                   grf.rf                                                                                                  |     0.013 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                    |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |     0.012 |
|                       gdm.dm_gen.dm                                                                                       |     0.009 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_102_107                                                                              |    <0.001 |
|                         RAM_reg_0_15_108_113                                                                              |    <0.001 |
|                         RAM_reg_0_15_114_119                                                                              |    <0.001 |
|                         RAM_reg_0_15_120_125                                                                              |    <0.001 |
|                         RAM_reg_0_15_126_131                                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_132_137                                                                              |    <0.001 |
|                         RAM_reg_0_15_138_143                                                                              |    <0.001 |
|                         RAM_reg_0_15_144_149                                                                              |    <0.001 |
|                         RAM_reg_0_15_150_155                                                                              |    <0.001 |
|                         RAM_reg_0_15_156_161                                                                              |    <0.001 |
|                         RAM_reg_0_15_162_167                                                                              |    <0.001 |
|                         RAM_reg_0_15_168_173                                                                              |    <0.001 |
|                         RAM_reg_0_15_174_179                                                                              |    <0.001 |
|                         RAM_reg_0_15_180_185                                                                              |    <0.001 |
|                         RAM_reg_0_15_186_191                                                                              |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_192_197                                                                              |    <0.001 |
|                         RAM_reg_0_15_198_203                                                                              |    <0.001 |
|                         RAM_reg_0_15_204_209                                                                              |    <0.001 |
|                         RAM_reg_0_15_210_215                                                                              |    <0.001 |
|                         RAM_reg_0_15_216_221                                                                              |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                                |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                                |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                                |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                                |    <0.001 |
|                         RAM_reg_0_15_66_71                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                         RAM_reg_0_15_72_77                                                                                |    <0.001 |
|                         RAM_reg_0_15_78_83                                                                                |    <0.001 |
|                         RAM_reg_0_15_84_89                                                                                |    <0.001 |
|                         RAM_reg_0_15_90_95                                                                                |    <0.001 |
|                         RAM_reg_0_15_96_101                                                                               |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                  |     0.009 |
|                   grf.rf                                                                                                  |     0.009 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                    |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |     0.008 |
|                       gdm.dm_gen.dm                                                                                       |     0.007 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                  |     0.015 |
|                   grf.rf                                                                                                  |     0.015 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                    |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |     0.014 |
|                       gdm.dm_gen.dm                                                                                       |     0.010 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_102_107                                                                              |    <0.001 |
|                         RAM_reg_0_15_108_113                                                                              |    <0.001 |
|                         RAM_reg_0_15_114_119                                                                              |    <0.001 |
|                         RAM_reg_0_15_120_125                                                                              |    <0.001 |
|                         RAM_reg_0_15_126_131                                                                              |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_132_137                                                                              |    <0.001 |
|                         RAM_reg_0_15_138_143                                                                              |    <0.001 |
|                         RAM_reg_0_15_144_149                                                                              |    <0.001 |
|                         RAM_reg_0_15_150_155                                                                              |    <0.001 |
|                         RAM_reg_0_15_156_161                                                                              |    <0.001 |
|                         RAM_reg_0_15_162_167                                                                              |    <0.001 |
|                         RAM_reg_0_15_168_173                                                                              |    <0.001 |
|                         RAM_reg_0_15_174_179                                                                              |    <0.001 |
|                         RAM_reg_0_15_180_185                                                                              |    <0.001 |
|                         RAM_reg_0_15_186_191                                                                              |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_192_197                                                                              |    <0.001 |
|                         RAM_reg_0_15_198_203                                                                              |    <0.001 |
|                         RAM_reg_0_15_204_209                                                                              |    <0.001 |
|                         RAM_reg_0_15_210_215                                                                              |    <0.001 |
|                         RAM_reg_0_15_216_221                                                                              |    <0.001 |
|                         RAM_reg_0_15_222_227                                                                              |    <0.001 |
|                         RAM_reg_0_15_228_233                                                                              |    <0.001 |
|                         RAM_reg_0_15_234_239                                                                              |    <0.001 |
|                         RAM_reg_0_15_240_245                                                                              |    <0.001 |
|                         RAM_reg_0_15_246_251                                                                              |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                                |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                                |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                                |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                                |    <0.001 |
|                         RAM_reg_0_15_66_71                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                         RAM_reg_0_15_72_77                                                                                |    <0.001 |
|                         RAM_reg_0_15_78_83                                                                                |    <0.001 |
|                         RAM_reg_0_15_84_89                                                                                |    <0.001 |
|                         RAM_reg_0_15_90_95                                                                                |    <0.001 |
|                         RAM_reg_0_15_96_101                                                                               |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                  |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       rd_pntr_cdc_inst                                                                                    |    <0.001 |
|                       wr_pntr_cdc_inst                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                              |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|         auto_us                                                                                                           |     0.019 |
|           inst                                                                                                            |     0.019 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                 |     0.019 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                      |     0.006 |
|                 r.r_pipe                                                                                                  |     0.006 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                              |    <0.001 |
|               USE_READ.read_addr_inst                                                                                     |     0.002 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                                   |     0.001 |
|                 gen_id_queue.id_queue                                                                                     |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                            |     0.005 |
|               USE_WRITE.write_addr_inst                                                                                   |     0.002 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                                   |     0.002 |
|                 gen_id_queue.id_queue                                                                                     |    <0.001 |
|               si_register_slice_inst                                                                                      |     0.004 |
|                 ar.ar_pipe                                                                                                |     0.002 |
|                 aw.aw_pipe                                                                                                |     0.002 |
|       xbar                                                                                                                |     0.032 |
|         inst                                                                                                              |     0.032 |
|           gen_samd.crossbar_samd                                                                                          |     0.032 |
|             addr_arbiter_ar                                                                                               |     0.002 |
|               gen_arbiter.mux_mesg                                                                                        |     0.000 |
|             addr_arbiter_aw                                                                                               |     0.002 |
|               gen_arbiter.mux_mesg                                                                                        |     0.000 |
|             gen_decerr_slave.decerr_slave_inst                                                                            |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                  |    <0.001 |
|               gen_wmux.mux_w                                                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                            |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                              |     0.012 |
|               b.b_pipe                                                                                                    |    <0.001 |
|               r.r_pipe                                                                                                    |     0.012 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                  |    <0.001 |
|               gen_wmux.mux_w                                                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                            |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                              |     0.014 |
|               b.b_pipe                                                                                                    |    <0.001 |
|               r.r_pipe                                                                                                    |     0.014 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                                                  |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                            |     0.000 |
|             gen_master_slots[2].reg_slice_mi                                                                              |    <0.001 |
|               b.b_pipe                                                                                                    |    <0.001 |
|               r.r_pipe                                                                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                                |    <0.001 |
|               wrouter_aw_fifo                                                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                            |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                                               |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                                |    <0.001 |
|               wrouter_aw_fifo                                                                                             |    <0.001 |
|             splitter_aw_mi                                                                                                |    <0.001 |
|     axi_interconnect_1                                                                                                    |     0.007 |
|       s00_couplers                                                                                                        |     0.007 |
|         auto_ds                                                                                                           |     0.007 |
|           inst                                                                                                            |     0.007 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                         |     0.007 |
|               USE_READ.read_addr_inst                                                                                     |     0.002 |
|                 cmd_queue                                                                                                 |     0.001 |
|                   inst                                                                                                    |     0.001 |
|                     fifo_gen_inst                                                                                         |     0.001 |
|                       inst_fifo_gen                                                                                       |     0.001 |
|                         gconvfifo.rf                                                                                      |     0.001 |
|                           grf.rf                                                                                          |     0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                           |    <0.001 |
|                               grss.rsts                                                                                   |    <0.001 |
|                               rpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                      |    <0.001 |
|                               gwss.wsts                                                                                   |    <0.001 |
|                               wpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                         |    <0.001 |
|                             rstblk                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                         |    <0.001 |
|               USE_READ.read_data_inst                                                                                     |     0.002 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                   |     0.003 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                 |    <0.001 |
|                   inst                                                                                                    |    <0.001 |
|                     fifo_gen_inst                                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                                      |    <0.001 |
|                           grf.rf                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                           |    <0.001 |
|                               grss.rsts                                                                                   |    <0.001 |
|                               rpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                      |    <0.001 |
|                               gwss.wsts                                                                                   |    <0.001 |
|                               wpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                          |    <0.001 |
|                             rstblk                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                         |    <0.001 |
|                 cmd_queue                                                                                                 |     0.001 |
|                   inst                                                                                                    |     0.001 |
|                     fifo_gen_inst                                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                                      |    <0.001 |
|                           grf.rf                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                           |    <0.001 |
|                               grss.rsts                                                                                   |    <0.001 |
|                               rpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                      |    <0.001 |
|                               gwss.wsts                                                                                   |    <0.001 |
|                               wpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                         |    <0.001 |
|                             rstblk                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                         |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                   |    <0.001 |
|     ddr4_0                                                                                                                |     1.507 |
|       inst                                                                                                                |     1.507 |
|         u_ddr4_infrastructure                                                                                             |     0.118 |
|         u_ddr4_mem_intfc                                                                                                  |     1.322 |
|           u_ddr_cal_riu                                                                                                   |     0.053 |
|             mcs0                                                                                                          |     0.051 |
|               inst                                                                                                        |     0.051 |
|                 dlmb                                                                                                      |    <0.001 |
|                   U0                                                                                                      |    <0.001 |
|                 dlmb_cntlr                                                                                                |    <0.001 |
|                   U0                                                                                                      |    <0.001 |
|                     lmb_mux_I                                                                                             |    <0.001 |
|                       one_lmb.pselect_mask_lmb                                                                            |    <0.001 |
|                 ilmb                                                                                                      |    <0.001 |
|                   U0                                                                                                      |    <0.001 |
|                 ilmb_cntlr                                                                                                |    <0.001 |
|                   U0                                                                                                      |    <0.001 |
|                 iomodule_0                                                                                                |    <0.001 |
|                   U0                                                                                                      |    <0.001 |
|                 lmb_bram_I                                                                                                |     0.017 |
|                   U0                                                                                                      |     0.017 |
|                     inst_blk_mem_gen                                                                                      |     0.017 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                               |     0.017 |
|                         valid.cstr                                                                                        |     0.017 |
|                           ramloop[0].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[10].ram.r                                                                               |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[11].ram.r                                                                               |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[12].ram.r                                                                               |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[13].ram.r                                                                               |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[14].ram.r                                                                               |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[15].ram.r                                                                               |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[1].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[2].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[3].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[4].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[5].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[6].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[7].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[8].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[9].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                 microblaze_I                                                                                              |     0.024 |
|                   U0                                                                                                      |     0.024 |
|                     MicroBlaze_Core_I                                                                                     |     0.024 |
|                       Performance.Core                                                                                    |     0.023 |
|                         Data_Flow_I                                                                                       |     0.013 |
|                           ALU_I                                                                                           |     0.004 |
|                             Use_Carry_Decoding.CarryIn_MUXCY                                                              |    <0.001 |
|                             Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                             |    <0.001 |
|                               Last_Bit.I_ALU_LUT_2                                                                        |    <0.001 |
|                               Last_Bit.I_ALU_LUT_V5                                                                       |    <0.001 |
|                               Last_Bit.MULT_AND_I                                                                         |    <0.001 |
|                               Last_Bit.MUXCY_XOR_I                                                                        |     0.000 |
|                               Last_Bit.Pre_MUXCY_I                                                                        |    <0.001 |
|                             Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                            |     0.002 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.002 |
|                             Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                             Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                             Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                             Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                             Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                             Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                             Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                            |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |     0.000 |
|                             Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                             Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                             |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                                                   |    <0.001 |
|                                 Using_FPGA.Native                                                                         |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                                                    |    <0.001 |
|                           Barrel_Shifter_I                                                                                |     0.002 |
|                             Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                            |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                             |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                             |    <0.001 |
|                           Byte_Doublet_Handle_gti_I                                                                       |    <0.001 |
|                           Data_Flow_Logic_I                                                                               |    <0.001 |
|                             Gen_Bits[0].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[10].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[11].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[12].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[13].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[14].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[15].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[16].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[17].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[18].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[19].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[1].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[20].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[21].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[22].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[23].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[24].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[25].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[26].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[27].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[28].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[29].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[2].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[30].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[31].MEM_EX_Result_Inst                                                               |    <0.001 |
|                             Gen_Bits[3].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[4].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[5].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[6].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[7].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[8].MEM_EX_Result_Inst                                                                |    <0.001 |
|                             Gen_Bits[9].MEM_EX_Result_Inst                                                                |    <0.001 |
|                           MUL_Unit_I                                                                                      |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                   |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                                                    |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                   |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                                                    |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                            |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                                                    |    <0.001 |
|                           Operand_Select_I                                                                                |     0.002 |
|                             Gen_Bit[0].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[10].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[11].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[12].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[13].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[14].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[15].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[16].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[17].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[18].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[19].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[1].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[20].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[21].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[22].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[23].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[24].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[25].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[26].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[27].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[28].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[29].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[2].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[30].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[31].MUXF7_I1                                                                          |    <0.001 |
|                             Gen_Bit[3].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[4].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[5].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[6].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[7].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[8].MUXF7_I1                                                                           |    <0.001 |
|                             Gen_Bit[9].MUXF7_I1                                                                           |    <0.001 |
|                           Register_File_I                                                                                 |     0.002 |
|                             Using_LUT6.All_RAM32M[0].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[10].ram32m_i                                                            |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[11].ram32m_i                                                            |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[12].ram32m_i                                                            |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[13].ram32m_i                                                            |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[14].ram32m_i                                                            |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[15].ram32m_i                                                            |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[1].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[2].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[3].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[4].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[5].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[6].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[7].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[8].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                             Using_LUT6.All_RAM32M[9].ram32m_i                                                             |    <0.001 |
|                               Using_FPGA.Native                                                                           |    <0.001 |
|                           Shift_Logic_Module_I                                                                            |     0.000 |
|                           Using_Div_Unit.Div_unit_I1                                                                      |     0.001 |
|                             FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                           |    <0.001 |
|                             FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                           |    <0.001 |
|                             FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                           |     0.000 |
|                             FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                           |    <0.001 |
|                             FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                            |    <0.001 |
|                             FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                            |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                                       |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                                        |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                                       |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                                        |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                                       |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                                       |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                                        |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                                        |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                                        |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                                        |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                                        |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                                        |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                                        |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                                         |    <0.001 |
|                           Zero_Detect_I                                                                                   |    <0.001 |
|                             Part_Of_Zero_Carry_Start                                                                      |    <0.001 |
|                             Zero_Detecting[3].I_Part_Of_Zero_Detect                                                       |     0.000 |
|                             Zero_Detecting[5].I_Part_Of_Zero_Detect                                                       |    <0.001 |
|                           msr_reg_i                                                                                       |    <0.001 |
|                             MEM_MSR_Bits[25].Using_FDR.MSR_I                                                              |    <0.001 |
|                             MEM_MSR_Bits[28].Using_FDR.MSR_I                                                              |    <0.001 |
|                             MEM_MSR_Bits[29].Using_FDR.MSR_I                                                              |    <0.001 |
|                             MEM_MSR_Bits[30].Using_FDR.MSR_I                                                              |    <0.001 |
|                             OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                             OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                             OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                             OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                         |    <0.001 |
|                         Decode_I                                                                                          |     0.010 |
|                           PC_Module_I                                                                                     |     0.002 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                      |    <0.001 |
|                             Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                             |     0.000 |
|                             Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                            |    <0.001 |
|                             Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                             |     0.000 |
|                             Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                            |    <0.001 |
|                             Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                            |     0.000 |
|                             Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                             |     0.000 |
|                             Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                             |     0.000 |
|                             Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                             |     0.000 |
|                             Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                             |     0.000 |
|                             Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                             |     0.000 |
|                             Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                             |    <0.001 |
|                             Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                             |     0.000 |
|                             Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                             |     0.000 |
|                           PreFetch_Buffer_I1                                                                              |     0.004 |
|                             Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                            |    <0.001 |
|                             Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                        |    <0.001 |
|                             Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                            |    <0.001 |
|                             Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                        |    <0.001 |
|                             Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                            |    <0.001 |
|                             Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                        |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                            |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                        |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                               |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                           |    <0.001 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                    |    <0.001 |
|                             Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                  |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                     |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                   |    <0.001 |
|                             Last_Sel_DFF                                                                                  |    <0.001 |
|                             Mux_Select_Empty_LUT6                                                                         |    <0.001 |
|                             Mux_Select_OF_Valid_LUT6                                                                      |    <0.001 |
|                             OF_Valid_DFF                                                                                  |    <0.001 |
|                           Use_MuxCy[10].OF_Piperun_Stage                                                                  |     0.000 |
|                             MUXCY_I                                                                                       |     0.000 |
|                           Use_MuxCy[11].OF_Piperun_Stage                                                                  |    <0.001 |
|                             MUXCY_I                                                                                       |    <0.001 |
|                           Use_MuxCy[1].OF_Piperun_Stage                                                                   |     0.000 |
|                             MUXCY_I                                                                                       |     0.000 |
|                           Use_MuxCy[2].OF_Piperun_Stage                                                                   |    <0.001 |
|                             MUXCY_I                                                                                       |    <0.001 |
|                           Use_MuxCy[3].OF_Piperun_Stage                                                                   |    <0.001 |
|                             MUXCY_I                                                                                       |    <0.001 |
|                           Use_MuxCy[4].OF_Piperun_Stage                                                                   |     0.000 |
|                             MUXCY_I                                                                                       |     0.000 |
|                           Use_MuxCy[5].OF_Piperun_Stage                                                                   |     0.000 |
|                             MUXCY_I                                                                                       |     0.000 |
|                           Use_MuxCy[6].OF_Piperun_Stage                                                                   |    <0.001 |
|                             MUXCY_I                                                                                       |    <0.001 |
|                           Use_MuxCy[7].OF_Piperun_Stage                                                                   |     0.000 |
|                             MUXCY_I                                                                                       |     0.000 |
|                           Use_MuxCy[8].OF_Piperun_Stage                                                                   |     0.000 |
|                             MUXCY_I                                                                                       |     0.000 |
|                           Use_MuxCy[9].OF_Piperun_Stage                                                                   |     0.000 |
|                             MUXCY_I                                                                                       |     0.000 |
|                           Using_FPGA_2.ex_byte_access_i_Inst                                                              |    <0.001 |
|                           Using_FPGA_2.ex_doublet_access_i_Inst                                                           |    <0.001 |
|                           Using_FPGA_2.ex_is_load_instr_Inst                                                              |    <0.001 |
|                           Using_FPGA_2.ex_is_lwx_instr_Inst                                                               |    <0.001 |
|                           Using_FPGA_2.ex_is_swx_instr_Inst                                                               |    <0.001 |
|                           Using_FPGA_2.ex_load_store_instr_Inst                                                           |    <0.001 |
|                           Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                        |    <0.001 |
|                           Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                         |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                               |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                               |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                               |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                               |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                               |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                               |    <0.001 |
|                           if_pc_incr_carry_and_0                                                                          |    <0.001 |
|                             MUXCY_I                                                                                       |    <0.001 |
|                           if_pc_incr_carry_and_3                                                                          |     0.000 |
|                             MUXCY_I                                                                                       |     0.000 |
|                           jump_logic_I1                                                                                   |     0.002 |
|                             MUXCY_JUMP_CARRY                                                                              |     0.000 |
|                             MUXCY_JUMP_CARRY2                                                                             |    <0.001 |
|                             MUXCY_JUMP_CARRY3                                                                             |    <0.001 |
|                             MUXCY_JUMP_CARRY4                                                                             |    <0.001 |
|                             MUXCY_JUMP_CARRY5                                                                             |     0.000 |
|                             MUXCY_JUMP_CARRY6                                                                             |     0.002 |
|                           mem_PipeRun_carry_and                                                                           |    <0.001 |
|                             MUXCY_I                                                                                       |    <0.001 |
|                           mem_wait_on_ready_N_carry_or                                                                    |    <0.001 |
|                             MUXCY_I                                                                                       |    <0.001 |
|                         Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                          |    <0.001 |
|                         mem_databus_ready_sel_carry_or                                                                    |    <0.001 |
|                           MUXCY_I                                                                                         |    <0.001 |
|                       Reset_DFF                                                                                           |    <0.001 |
|                       Using_Async_Wakeup_0.Wakeup_DFF                                                                     |    <0.001 |
|                       Using_Async_Wakeup_1.Wakeup_DFF                                                                     |    <0.001 |
|                 rst_0                                                                                                     |    <0.001 |
|                   U0                                                                                                      |    <0.001 |
|                     EXT_LPF                                                                                               |    <0.001 |
|                       ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                          |    <0.001 |
|                       ACTIVE_LOW_AUX.ACT_LO_AUX                                                                           |    <0.001 |
|                     SEQ                                                                                                   |    <0.001 |
|                       SEQ_COUNTER                                                                                         |    <0.001 |
|                 second_dlmb_cntlr                                                                                         |    <0.001 |
|                   U0                                                                                                      |    <0.001 |
|                 second_ilmb_cntlr                                                                                         |    <0.001 |
|                   U0                                                                                                      |    <0.001 |
|                 second_lmb_bram_I                                                                                         |     0.009 |
|                   U0                                                                                                      |     0.009 |
|                     inst_blk_mem_gen                                                                                      |     0.009 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                               |     0.009 |
|                         valid.cstr                                                                                        |     0.009 |
|                           ramloop[0].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[1].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[2].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[3].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[4].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[5].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[6].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|                           ramloop[7].ram.r                                                                                |     0.001 |
|                             prim_noinit.ram                                                                               |     0.001 |
|           u_ddr_cal_top                                                                                                   |     0.099 |
|             u_ddr_cal                                                                                                     |     0.053 |
|               DDR_XSDB_BRAM                                                                                               |     0.001 |
|                 mem_inst                                                                                                  |     0.001 |
|                   gen_mem[0].inst                                                                                         |     0.001 |
|               U_XSDB_SLAVE                                                                                                |    <0.001 |
|               u_ddr_cal_addr_decode                                                                                       |     0.046 |
|                 u_ddr_cal_cplx                                                                                            |     0.011 |
|                   u_ddr_cal_cplx_data                                                                                     |     0.004 |
|                 u_ddr_cal_odt                                                                                             |    <0.001 |
|               u_ddr_config_rom                                                                                            |    <0.001 |
|               u_xsdb_arbiter                                                                                              |     0.001 |
|                 u_slave_addr_sync                                                                                         |    <0.001 |
|                 u_slave_di_sync                                                                                           |    <0.001 |
|                 u_slave_do_sync                                                                                           |    <0.001 |
|                 u_slave_en_sync                                                                                           |    <0.001 |
|                 u_slave_rdy_cptd_sync                                                                                     |    <0.001 |
|                 u_slave_rdy_sync                                                                                          |    <0.001 |
|                 u_slave_we_sync                                                                                           |    <0.001 |
|             u_ddr_mc_pi                                                                                                   |     0.034 |
|               rdEn[0].u_ddr_mc_rd_en_low                                                                                  |    <0.001 |
|               rdEn[0].u_ddr_mc_rd_en_upp                                                                                  |    <0.001 |
|               rdEn[1].u_ddr_mc_rd_en_low                                                                                  |    <0.001 |
|               rdEn[1].u_ddr_mc_rd_en_upp                                                                                  |    <0.001 |
|               rdEn[2].u_ddr_mc_rd_en_low                                                                                  |    <0.001 |
|               rdEn[2].u_ddr_mc_rd_en_upp                                                                                  |    <0.001 |
|               rdEn[3].u_ddr_mc_rd_en_low                                                                                  |    <0.001 |
|               rdEn[3].u_ddr_mc_rd_en_upp                                                                                  |    <0.001 |
|               rdEn[4].u_ddr_mc_rd_en_low                                                                                  |    <0.001 |
|               rdEn[4].u_ddr_mc_rd_en_upp                                                                                  |    <0.001 |
|               rdEn[5].u_ddr_mc_rd_en_low                                                                                  |    <0.001 |
|               rdEn[5].u_ddr_mc_rd_en_upp                                                                                  |    <0.001 |
|               rdEn[6].u_ddr_mc_rd_en_low                                                                                  |    <0.001 |
|               rdEn[6].u_ddr_mc_rd_en_upp                                                                                  |    <0.001 |
|               rdEn[7].u_ddr_mc_rd_en_low                                                                                  |    <0.001 |
|               rdEn[7].u_ddr_mc_rd_en_upp                                                                                  |    <0.001 |
|               u_ddr_mc_read                                                                                               |     0.010 |
|               u_ddr_mc_write                                                                                              |     0.009 |
|                 genByte[0].u_ddr_mc_wr_byte                                                                               |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   u_ddr_mc_wr_dm                                                                                          |    <0.001 |
|                 genByte[1].u_ddr_mc_wr_byte                                                                               |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   u_ddr_mc_wr_dm                                                                                          |    <0.001 |
|                 genByte[2].u_ddr_mc_wr_byte                                                                               |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   u_ddr_mc_wr_dm                                                                                          |    <0.001 |
|                 genByte[3].u_ddr_mc_wr_byte                                                                               |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   u_ddr_mc_wr_dm                                                                                          |    <0.001 |
|                 genByte[4].u_ddr_mc_wr_byte                                                                               |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   u_ddr_mc_wr_dm                                                                                          |    <0.001 |
|                 genByte[5].u_ddr_mc_wr_byte                                                                               |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   u_ddr_mc_wr_dm                                                                                          |    <0.001 |
|                 genByte[6].u_ddr_mc_wr_byte                                                                               |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   u_ddr_mc_wr_dm                                                                                          |    <0.001 |
|                 genByte[7].u_ddr_mc_wr_byte                                                                               |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                                               |    <0.001 |
|                   u_ddr_mc_wr_dm                                                                                          |    <0.001 |
|           u_ddr_mc                                                                                                        |     0.026 |
|             bgr[0].u_ddr_mc_group                                                                                         |     0.007 |
|             bgr[1].u_ddr_mc_group                                                                                         |     0.005 |
|             bgr[2].u_ddr_mc_group                                                                                         |     0.005 |
|             bgr[3].u_ddr_mc_group                                                                                         |     0.005 |
|             u_ddr_mc_act_timer                                                                                            |    <0.001 |
|               rr[0].u__ddr_mc_act_rank                                                                                    |    <0.001 |
|             u_ddr_mc_arb_a                                                                                                |    <0.001 |
|             u_ddr_mc_arb_c                                                                                                |    <0.001 |
|             u_ddr_mc_arb_mux_p                                                                                            |    <0.001 |
|               u_ddr_mc_arb_p                                                                                              |    <0.001 |
|             u_ddr_mc_cmd_mux_a                                                                                            |    <0.001 |
|             u_ddr_mc_cmd_mux_c                                                                                            |    <0.001 |
|             u_ddr_mc_ctl                                                                                                  |    <0.001 |
|               u_ddr_mc_odt                                                                                                |    <0.001 |
|             u_ddr_mc_periodic                                                                                             |    <0.001 |
|             u_ddr_mc_rd_wr                                                                                                |    <0.001 |
|               wtrs[0].u_ddr_mc_wtr                                                                                        |    <0.001 |
|             u_ddr_mc_ref                                                                                                  |    <0.001 |
|           u_ddr_ui                                                                                                        |     0.087 |
|             u_ddr_ui_cmd                                                                                                  |    <0.001 |
|             u_ddr_ui_rd_data                                                                                              |     0.070 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                             |    <0.001 |
|               not_strict_mode.status_ram_0.RAM32M0                                                                        |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1                                                   |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[1].RAM32M1                                                   |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[2].RAM32M1                                                   |    <0.001 |
|             u_ddr_ui_wr_data                                                                                              |     0.016 |
|               rams[0].RAM32M0                                                                                             |    <0.001 |
|               rams[1].RAM32M0                                                                                             |    <0.001 |
|               wr_buffer_ram[0].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[10].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[11].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[12].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[13].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[14].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[15].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[16].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[17].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[18].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[19].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[1].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[20].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[21].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[22].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[23].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[24].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[25].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[26].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[27].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[28].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[29].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[2].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[30].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[31].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[32].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[33].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[34].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[35].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[36].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[37].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[38].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[39].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[3].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[40].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[41].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[42].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[43].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[44].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[45].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[46].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[47].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[48].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[49].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[4].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[50].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[51].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[52].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[53].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[54].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[55].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[56].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[57].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[58].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[59].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[5].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[60].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[61].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[62].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[63].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[64].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[65].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[66].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[67].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[68].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[69].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[6].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[70].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[71].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[72].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[73].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[74].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[75].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[76].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[77].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[78].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[79].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[7].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[80].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[81].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[82].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[83].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[84].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[85].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[86].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[87].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[88].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[89].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[8].RAM32M0                                                                                    |    <0.001 |
|               wr_buffer_ram[90].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[91].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[92].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[93].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[94].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[95].RAM32M0                                                                                   |    <0.001 |
|               wr_buffer_ram[9].RAM32M0                                                                                    |    <0.001 |
|           u_en_vtc_sync                                                                                                   |    <0.001 |
|           u_fab_rst_sync                                                                                                  |    <0.001 |
|           u_io_addr_strobe_lvl_sync                                                                                       |    <0.001 |
|           u_io_addr_sync                                                                                                  |     0.003 |
|           u_io_read_data_sync                                                                                             |    <0.001 |
|           u_io_ready_lvl_sync                                                                                             |    <0.001 |
|           u_io_write_data_sync                                                                                            |    <0.001 |
|           u_io_write_strobe_sync                                                                                          |    <0.001 |
|           u_mig_ddr4_phy                                                                                                  |     1.051 |
|             inst                                                                                                          |     1.051 |
|               generate_block1.u_ddr_xiphy                                                                                 |     0.349 |
|                 byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.036 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.037 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.034 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.004 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.004 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.004 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.004 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|                 byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                                                       |     0.035 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower                                         |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.006 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper                                         |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                                              |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                                                             |     0.000 |
|                   u_xiphy_riuor                                                                                           |    <0.001 |
|               u_ddr4_phy_pll                                                                                              |     0.236 |
|                 diff_input_clk.u_ibufg_sys_clk                                                                            |     0.006 |
|               u_ddr_iob                                                                                                   |     0.461 |
|                 genByte[0].u_ddr_iob_byte                                                                                 |     0.053 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                                                     |     0.006 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                                               |     0.008 |
|                     OBUFTDS                                                                                               |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                 genByte[1].u_ddr_iob_byte                                                                                 |     0.054 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                                                     |     0.006 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                                               |     0.008 |
|                     OBUFTDS                                                                                               |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                 genByte[2].u_ddr_iob_byte                                                                                 |     0.053 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                                               |     0.008 |
|                     OBUFTDS                                                                                               |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                 genByte[3].u_ddr_iob_byte                                                                                 |     0.053 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                                                     |     0.006 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                                               |     0.008 |
|                     OBUFTDS                                                                                               |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                 genByte[4].u_ddr_iob_byte                                                                                 |     0.055 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                                                     |     0.006 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                                               |     0.008 |
|                     OBUFTDS                                                                                               |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                 genByte[5].u_ddr_iob_byte                                                                                 |     0.056 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                                                     |     0.006 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                                               |     0.008 |
|                     OBUFTDS                                                                                               |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                 genByte[6].u_ddr_iob_byte                                                                                 |     0.014 |
|                   genBuf[6].genBuf.OBUFDS                                                                                 |     0.002 |
|                 genByte[7].u_ddr_iob_byte                                                                                 |     0.020 |
|                 genByte[8].u_ddr_iob_byte                                                                                 |     0.052 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                                               |     0.008 |
|                     OBUFTDS                                                                                               |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                 genByte[9].u_ddr_iob_byte                                                                                 |     0.052 |
|                   genBuf[0].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[10].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[11].genblk1_1.genblk1_1.IOBUF                                                                    |     0.005 |
|                   genBuf[2].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[3].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[4].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[5].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                                               |     0.008 |
|                     OBUFTDS                                                                                               |    <0.001 |
|                   genBuf[8].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|                   genBuf[9].genblk1_1.genblk1_1.IOBUF                                                                     |     0.005 |
|           u_phy2clb_bisc_complete_sync                                                                                    |    <0.001 |
|           u_phy2clb_fixdly_rdy_low                                                                                        |    <0.001 |
|           u_phy2clb_fixdly_rdy_upp                                                                                        |    <0.001 |
|           u_phy2clb_phy_rdy_low                                                                                           |    <0.001 |
|           u_phy2clb_phy_rdy_upp                                                                                           |    <0.001 |
|           u_phy2clb_phy_ready_sync                                                                                        |    <0.001 |
|           u_riu2clb_valid_sync                                                                                            |    <0.001 |
|         u_ddr_axi                                                                                                         |     0.067 |
|           USE_UPSIZER.upsizer_d2                                                                                          |     0.041 |
|             USE_READ.read_addr_inst                                                                                       |     0.002 |
|               USE_BURSTS.cmd_queue                                                                                        |     0.002 |
|             USE_READ.read_data_inst                                                                                       |     0.010 |
|             USE_WRITE.write_addr_inst                                                                                     |     0.003 |
|               USE_BURSTS.cmd_queue                                                                                        |     0.002 |
|             USE_WRITE.write_data_inst                                                                                     |     0.009 |
|             mi_register_slice_inst                                                                                        |     0.013 |
|               r_pipe                                                                                                      |     0.013 |
|             si_register_slice_inst                                                                                        |     0.004 |
|               ar_pipe                                                                                                     |     0.002 |
|               aw_pipe                                                                                                     |     0.002 |
|           axi_ar_channel_0                                                                                                |     0.001 |
|             ar_cmd_fsm_0                                                                                                  |    <0.001 |
|             axi_mc_cmd_translator_0                                                                                       |    <0.001 |
|               axi_mc_incr_cmd_0                                                                                           |    <0.001 |
|               axi_mc_wrap_cmd_0                                                                                           |    <0.001 |
|           axi_aw_channel_0                                                                                                |     0.001 |
|             aw_cmd_fsm_0                                                                                                  |    <0.001 |
|             axi_mc_cmd_translator_0                                                                                       |    <0.001 |
|               axi_mc_incr_cmd_0                                                                                           |    <0.001 |
|               axi_mc_wrap_cmd_0                                                                                           |    <0.001 |
|           axi_b_channel_0                                                                                                 |    <0.001 |
|             bid_fifo_0                                                                                                    |    <0.001 |
|           axi_cmd_arbiter_0                                                                                               |    <0.001 |
|           axi_r_channel_0                                                                                                 |     0.015 |
|             rd_data_fifo_0                                                                                                |     0.014 |
|             transaction_fifo_0                                                                                            |    <0.001 |
|           axi_w_channel_0                                                                                                 |     0.009 |
|     graph_acc_sub                                                                                                         |     0.106 |
|       axi_bram_ctrl_1                                                                                                     |     0.027 |
|         U0                                                                                                                |     0.027 |
|           gext_inst.abcv4_0_ext_inst                                                                                      |     0.027 |
|             GEN_AXI4.I_FULL_AXI                                                                                           |     0.027 |
|               GEN_ARB.I_SNG_PORT                                                                                          |    <0.001 |
|               I_RD_CHNL                                                                                                   |     0.021 |
|                 GEN_UA_NARROW.I_UA_NARROW                                                                                 |    <0.001 |
|                 I_WRAP_BRST                                                                                               |    <0.001 |
|               I_WR_CHNL                                                                                                   |     0.005 |
|                 BID_FIFO                                                                                                  |    <0.001 |
|                 GEN_UA_NARROW.I_UA_NARROW                                                                                 |    <0.001 |
|                 I_WRAP_BRST                                                                                               |    <0.001 |
|       axi_bram_ctrl_2                                                                                                     |     0.004 |
|         U0                                                                                                                |     0.004 |
|           gext_inst.abcv4_0_ext_inst                                                                                      |     0.004 |
|             GEN_AXI4.I_FULL_AXI                                                                                           |     0.004 |
|               GEN_ARB.I_SNG_PORT                                                                                          |    <0.001 |
|               I_RD_CHNL                                                                                                   |     0.002 |
|                 GEN_UA_NARROW.I_UA_NARROW                                                                                 |    <0.001 |
|                 I_WRAP_BRST                                                                                               |    <0.001 |
|               I_WR_CHNL                                                                                                   |    <0.001 |
|                 I_WRAP_BRST                                                                                               |    <0.001 |
|       blk_mem_gen_0                                                                                                       |     0.073 |
|         U0                                                                                                                |     0.073 |
|           inst_blk_mem_gen                                                                                                |     0.073 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                         |     0.073 |
|               valid.cstr                                                                                                  |     0.073 |
|                 ramloop[0].ram.r                                                                                          |     0.006 |
|                   prim_noinit.ram                                                                                         |     0.006 |
|                 ramloop[10].ram.r                                                                                         |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[11].ram.r                                                                                         |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[12].ram.r                                                                                         |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[13].ram.r                                                                                         |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[14].ram.r                                                                                         |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[15].ram.r                                                                                         |     0.005 |
|                   prim_noinit.ram                                                                                         |     0.005 |
|                 ramloop[1].ram.r                                                                                          |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[2].ram.r                                                                                          |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[3].ram.r                                                                                          |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[4].ram.r                                                                                          |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[5].ram.r                                                                                          |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[6].ram.r                                                                                          |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|                 ramloop[7].ram.r                                                                                          |     0.005 |
|                   prim_noinit.ram                                                                                         |     0.005 |
|                 ramloop[8].ram.r                                                                                          |     0.005 |
|                   prim_noinit.ram                                                                                         |     0.005 |
|                 ramloop[9].ram.r                                                                                          |     0.004 |
|                   prim_noinit.ram                                                                                         |     0.004 |
|       graph_acc_0                                                                                                         |     0.002 |
|         inst                                                                                                              |     0.002 |
|           DRAM_axi_master_i                                                                                               |    <0.001 |
|           SFR_Interface_i                                                                                                 |     0.002 |
|           SFR_axi_master_i                                                                                                |    <0.001 |
|     rst_ddr4_0_300M                                                                                                       |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         EXT_LPF                                                                                                           |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                      |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                       |    <0.001 |
|         SEQ                                                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                                                     |    <0.001 |
|     util_ds_buf                                                                                                           |     0.000 |
|       U0                                                                                                                  |     0.000 |
|     util_vector_logic_0                                                                                                   |     0.000 |
|     xdma_0                                                                                                                |     3.250 |
|       inst                                                                                                                |     3.250 |
|         pcie3_ip_i                                                                                                        |     2.792 |
|           inst                                                                                                            |     2.792 |
|             gt_top_i                                                                                                      |     2.251 |
|               gt_wizard.gtwizard_top_i                                                                                    |     2.226 |
|                 design_1_xdma_0_0_pcie3_ip_gt_i                                                                           |     2.223 |
|                   inst                                                                                                    |     2.223 |
|                     gen_gtwizard_gthe3_top.design_1_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst                              |     2.223 |
|                       gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst         |     1.111 |
|                         channel_inst                                                                                      |     1.111 |
|                       gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst         |     1.112 |
|                         channel_inst                                                                                      |     1.112 |
|                       gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst |    <0.001 |
|                         common_inst                                                                                       |    <0.001 |
|                       gen_gtwizard_gthe3.gen_common.gen_common_container[25].gen_enabled_common.gthe3_common_wrapper_inst |    <0.001 |
|                         common_inst                                                                                       |    <0.001 |
|               phy_clk_i                                                                                                   |    <0.001 |
|               phy_lane[0].phy_rxeq_i                                                                                      |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[0].phy_txeq_i                                                                                      |     0.002 |
|                 sync_coeff                                                                                                |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_preset                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[1].phy_rxeq_i                                                                                      |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[1].phy_txeq_i                                                                                      |     0.002 |
|                 sync_coeff                                                                                                |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_preset                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[2].phy_rxeq_i                                                                                      |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[2].phy_txeq_i                                                                                      |     0.002 |
|                 sync_coeff                                                                                                |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_preset                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[3].phy_rxeq_i                                                                                      |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[3].phy_txeq_i                                                                                      |     0.002 |
|                 sync_coeff                                                                                                |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_preset                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[4].phy_rxeq_i                                                                                      |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[4].phy_txeq_i                                                                                      |     0.002 |
|                 sync_coeff                                                                                                |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_preset                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[5].phy_rxeq_i                                                                                      |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[5].phy_txeq_i                                                                                      |     0.002 |
|                 sync_coeff                                                                                                |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_preset                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[6].phy_rxeq_i                                                                                      |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[6].phy_txeq_i                                                                                      |     0.002 |
|                 sync_coeff                                                                                                |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_preset                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[7].phy_rxeq_i                                                                                      |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|               phy_lane[7].phy_txeq_i                                                                                      |     0.002 |
|                 sync_coeff                                                                                                |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                 sync_ctrl                                                                                                 |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_preset                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|               phy_rst_i                                                                                                   |     0.003 |
|                 sync_cplllock                                                                                             |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                 sync_gtpowergood                                                                                          |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[6].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[7].sync_cell_i                                                                                 |    <0.001 |
|                 sync_phystatus                                                                                            |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[6].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[7].sync_cell_i                                                                                 |    <0.001 |
|                 sync_prst_n                                                                                               |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                 sync_qpll1lock                                                                                            |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                 sync_rxresetdone                                                                                          |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[6].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[7].sync_cell_i                                                                                 |    <0.001 |
|                 sync_txprogdivresetdone                                                                                   |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                 sync_txresetdone                                                                                          |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[6].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[7].sync_cell_i                                                                                 |    <0.001 |
|                 sync_txsync_done                                                                                          |    <0.001 |
|                   sync_vec[0].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[1].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[2].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[3].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[4].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[5].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[6].sync_cell_i                                                                                 |    <0.001 |
|                   sync_vec[7].sync_cell_i                                                                                 |    <0.001 |
|             pcie3_uscale_top_inst                                                                                         |     0.540 |
|               init_ctrl_inst                                                                                              |     0.002 |
|               pcie3_uscale_wrapper_inst                                                                                   |     0.494 |
|                 bram_inst                                                                                                 |     0.178 |
|                   bram_cpl_inst                                                                                           |     0.063 |
|                     CPL_FIFO_16KB.bram_16k_inst                                                                           |     0.063 |
|                   bram_rep_inst                                                                                           |     0.060 |
|                     bram_rep_8k_inst                                                                                      |     0.060 |
|                   bram_req_inst                                                                                           |     0.055 |
|                     bram_req_8k_inst                                                                                      |     0.055 |
|               pipe_pipeline_inst                                                                                          |     0.033 |
|                 pipe_2_lane.pipe_lane_1_inst                                                                              |     0.004 |
|                 pipe_4_lane.pipe_lane_2_inst                                                                              |     0.004 |
|                 pipe_4_lane.pipe_lane_3_inst                                                                              |     0.004 |
|                 pipe_8_lane.pipe_lane_4_inst                                                                              |     0.004 |
|                 pipe_8_lane.pipe_lane_5_inst                                                                              |     0.004 |
|                 pipe_8_lane.pipe_lane_6_inst                                                                              |     0.004 |
|                 pipe_8_lane.pipe_lane_7_inst                                                                              |     0.004 |
|                 pipe_lane_0_inst                                                                                          |     0.005 |
|                 pipe_misc_inst                                                                                            |     0.001 |
|               tph_tbl_inst                                                                                                |     0.011 |
|             rxcdrhold_i                                                                                                   |    <0.001 |
|               sync_rxcdrhold_req                                                                                          |    <0.001 |
|                 sync_vec[0].sync_cell_i                                                                                   |    <0.001 |
|             user_lnk_up_cdc                                                                                               |    <0.001 |
|             user_reset_cdc                                                                                                |    <0.001 |
|         ram_top                                                                                                           |     0.189 |
|           C2H_PCIE_DSC_CPLD_RAM                                                                                           |     0.005 |
|           MASTER_READ_BRAM                                                                                                |     0.048 |
|             genblk1[0].u_buffermem                                                                                        |     0.014 |
|               U0                                                                                                          |     0.014 |
|                 inst_blk_mem_gen                                                                                          |     0.014 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.014 |
|                     valid.cstr                                                                                            |     0.014 |
|                       ramloop[0].ram.r                                                                                    |     0.014 |
|                         prim_noinit.ram                                                                                   |     0.014 |
|             genblk1[1].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|             genblk1[2].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|             genblk1[3].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|           MASTER_WRITE_FIFO                                                                                               |     0.046 |
|             genblk1[0].u_buffermem                                                                                        |     0.012 |
|               U0                                                                                                          |     0.012 |
|                 inst_blk_mem_gen                                                                                          |     0.012 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.012 |
|                     valid.cstr                                                                                            |     0.012 |
|                       ramloop[0].ram.r                                                                                    |     0.012 |
|                         prim_noinit.ram                                                                                   |     0.012 |
|             genblk1[1].u_buffermem                                                                                        |     0.012 |
|               U0                                                                                                          |     0.012 |
|                 inst_blk_mem_gen                                                                                          |     0.012 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.012 |
|                     valid.cstr                                                                                            |     0.012 |
|                       ramloop[0].ram.r                                                                                    |     0.012 |
|                         prim_noinit.ram                                                                                   |     0.012 |
|             genblk1[2].u_buffermem                                                                                        |     0.012 |
|               U0                                                                                                          |     0.012 |
|                 inst_blk_mem_gen                                                                                          |     0.012 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.012 |
|                     valid.cstr                                                                                            |     0.012 |
|                       ramloop[0].ram.r                                                                                    |     0.012 |
|                         prim_noinit.ram                                                                                   |     0.012 |
|             genblk1[3].u_buffermem                                                                                        |     0.012 |
|               U0                                                                                                          |     0.012 |
|                 inst_blk_mem_gen                                                                                          |     0.012 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.012 |
|                     valid.cstr                                                                                            |     0.012 |
|                       ramloop[0].ram.r                                                                                    |     0.012 |
|                         prim_noinit.ram                                                                                   |     0.012 |
|           gen_c2h_bram.C2H_DAT0_FIFO                                                                                      |     0.045 |
|             genblk1[0].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|             genblk1[1].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|             genblk1[2].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|             genblk1[3].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|           gen_h2c_bram.H2C_DAT0_FIFO                                                                                      |     0.045 |
|             genblk1[0].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|             genblk1[1].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|             genblk1[2].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|             genblk1[3].u_buffermem                                                                                        |     0.011 |
|               U0                                                                                                          |     0.011 |
|                 inst_blk_mem_gen                                                                                          |     0.011 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                    |     0.011 |
|                     valid.cstr                                                                                            |     0.011 |
|                       ramloop[0].ram.r                                                                                    |     0.011 |
|                         prim_noinit.ram                                                                                   |     0.011 |
|         udma_wrapper                                                                                                      |     0.268 |
|           dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/MemArray_reg_0_3_0_0                                             |    <0.001 |
|           dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_0_5                                              |    <0.001 |
|           dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_12_17                                            |    <0.001 |
|           dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_6_11                                             |    <0.001 |
|           dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_0_5                         |    <0.001 |
|           dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_12_17                       |    <0.001 |
|           dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_6_11                        |    <0.001 |
|           dma_top                                                                                                         |     0.267 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg_0_7_0_5                   |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg_0_7_0_2                       |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg_0_7_0_3                        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_0_5                       |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg_0_7_0_3                        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg_0_7_0_0                  |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg_0_7_0_5                     |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_0_5                      |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg_0_7_6_11                     |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg_0_7_0_2                 |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg_0_7_0_5                        |    <0.001 |
|             axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg_0_7_0_2                         |    <0.001 |
|             axi4mm_bridge_top_inst                                                                                        |     0.016 |
|               axi4mm_axi_mm_master_top_inst                                                                               |     0.015 |
|                 axi4mm_axi_mm_master_rd                                                                                   |     0.006 |
|                   m_axi_araddrissueq_reg_0_1_0_5                                                                          |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_12_17                                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_18_23                                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_24_29                                                                        |    <0.001 |
|                   m_axi_araddrissueq_reg_0_1_6_11                                                                         |    <0.001 |
|                   m_axi_ardwlenissueq_reg_0_1_0_5                                                                         |    <0.001 |
|                   m_axi_arprotissueq_reg_0_1_0_2                                                                          |    <0.001 |
|                   m_axi_arsizeissueq_reg_0_1_0_2                                                                          |    <0.001 |
|                   m_axi_bardecq_reg_r1_0_1_0_0                                                                            |    <0.001 |
|                   m_axi_bardecq_reg_r1_0_1_1_1                                                                            |    <0.001 |
|                   m_axi_bardecq_reg_r2_0_1_1_1                                                                            |    <0.001 |
|                   m_axi_funcq_reg_0_1_0_5                                                                                 |    <0.001 |
|                 axi4mm_axi_mm_master_wr_inst                                                                              |     0.004 |
|                   m_axi_awaddrlststq_reg_0_15_0_3                                                                         |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_0_5                                                                              |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_12_17                                                                            |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_18_23                                                                            |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_24_29                                                                            |    <0.001 |
|                   m_axi_awaddrq_reg_0_15_6_11                                                                             |    <0.001 |
|                   m_axi_awaddrstq_reg_0_15_0_3                                                                            |    <0.001 |
|                   m_axi_awdwlenq_reg_0_15_0_5                                                                             |    <0.001 |
|                   m_axi_awdwlenstq_reg_0_15_0_5                                                                           |    <0.001 |
|                   m_axi_awfirstdwbestq_reg_0_15_0_3                                                                       |    <0.001 |
|                   m_axi_awlastdwbestq_reg_0_15_0_3                                                                        |    <0.001 |
|                   m_axi_awprotq_reg_0_15_0_2                                                                              |    <0.001 |
|                   m_axi_awsizeq_reg_0_15_0_2                                                                              |    <0.001 |
|                   m_axi_bardecq_reg_r1_0_15_1_1                                                                           |    <0.001 |
|                   m_axi_bardecq_reg_r2_0_15_0_0                                                                           |    <0.001 |
|                   m_axi_bardecq_reg_r2_0_15_1_1                                                                           |    <0.001 |
|                   m_axi_funcq_reg_0_15_0_5                                                                                |    <0.001 |
|                 axi4mm_axi_str_masterbr_rdtlp_inst                                                                        |     0.003 |
|                 axi4mm_axi_str_masterbridge_wrrd_inst                                                                     |     0.003 |
|               axi4mm_axi_mm_master_top_soft_dma_inst                                                                      |    <0.001 |
|             base                                                                                                          |     0.017 |
|               CFG_INST                                                                                                    |     0.004 |
|               IRQ_INST                                                                                                    |     0.011 |
|                 arbirq                                                                                                    |    <0.001 |
|                   genarb[0].inst                                                                                          |    <0.001 |
|                   genarb[1].inst                                                                                          |    <0.001 |
|                   genarb[2].inst                                                                                          |    <0.001 |
|                 msix_req.pf0_msix_table                                                                                   |     0.009 |
|                 usr_irq_xpm_cdc                                                                                           |    <0.001 |
|               TAR_BRDG                                                                                                    |    <0.001 |
|               cq_axilt_slv                                                                                                |     0.001 |
|                 DAT_FIFO                                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|                 REQ_FIFO                                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|               usr_axilt_slv                                                                                               |    <0.001 |
|                 DAT_FIFO                                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|                 REQ_FIFO                                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|             dma_enable.aximm.dma_aximm                                                                                    |     0.030 |
|               axi4mm_axi_mm_master_rd                                                                                     |     0.003 |
|                 m_axi_araddrissueq_reg_0_15_0_5                                                                           |    <0.001 |
|                 m_axi_araddrissueq_reg_0_15_6_11                                                                          |    <0.001 |
|                 m_axi_archnlIdIssueq_reg_0_15_0_0                                                                         |    <0.001 |
|                 m_axi_arlenissueq_reg_0_15_0_5                                                                            |    <0.001 |
|                 m_axi_arsizeissueq_reg_0_15_0_2                                                                           |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_0_5                                                                                  |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_102_107                                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_108_113                                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_120_125                                                                              |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_12_17                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_18_23                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_24_29                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_30_35                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_36_41                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_42_47                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_48_53                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_54_59                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_60_65                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_66_71                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_6_11                                                                                 |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_72_77                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_78_83                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_84_89                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_90_95                                                                                |    <0.001 |
|                 rdDataBuf_ff_reg_0_7_96_101                                                                               |    <0.001 |
|                 rrsp_ChnlIdq_reg_0_15_0_0                                                                                 |    <0.001 |
|               axi4mm_axi_mm_master_wr                                                                                     |     0.025 |
|                 WPL_FIFO                                                                                                  |    <0.001 |
|                   MemArray_reg_0_15_0_5                                                                                   |    <0.001 |
|                   MemArray_reg_0_15_12_17                                                                                 |    <0.001 |
|                   MemArray_reg_0_15_6_11                                                                                  |    <0.001 |
|                 WTLP_DAT_FIFO                                                                                             |     0.007 |
|                   MemArray_reg_0_7_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_7_102_107                                                                                |    <0.001 |
|                   MemArray_reg_0_7_108_113                                                                                |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_48_53                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_54_59                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_60_65                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_66_71                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                                   |    <0.001 |
|                   MemArray_reg_0_7_72_77                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_78_83                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_84_89                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_90_95                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_96_101                                                                                 |    <0.001 |
|                 m_axi_ChnlIdq_reg_0_15_0_3                                                                                |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_0_5                                                                                |    <0.001 |
|                 m_axi_awaddrq_reg_0_15_6_11                                                                               |    <0.001 |
|                 m_axi_awlenq_reg_0_15_0_5                                                                                 |    <0.001 |
|                 m_axi_awsizeq_reg_0_15_0_2                                                                                |    <0.001 |
|                 m_axi_waddrfirstq_reg_0_15_0_5                                                                            |    <0.001 |
|                 m_axi_waddrlastq_reg_0_15_0_5                                                                             |    <0.001 |
|                 m_axi_wlenq_reg_0_15_0_5                                                                                  |    <0.001 |
|                 wrrsp_ChnlIdq_reg_0_15_0_5                                                                                |    <0.001 |
|               axidma_rrq_arb                                                                                              |     0.001 |
|                 Fifowhead.fifoInfo                                                                                        |     0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|               axidma_wrq_arb                                                                                              |     0.001 |
|                 Fifowhead.fifoInfo                                                                                        |     0.001 |
|                   MemArray_reg_0_3_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|             dma_enable.vul_dma                                                                                            |     0.081 |
|               RD                                                                                                          |     0.034 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                   |     0.034 |
|                   DSC_FIFO                                                                                                |     0.002 |
|                     MemArray_reg_0_7_0_5                                                                                  |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                                |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                                |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                                |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                                |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                                |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                                |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                                |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                                |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                                |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                                |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                                 |    <0.001 |
|                   RRQ_FIFO                                                                                                |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                                  |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                 |    <0.001 |
|                   WRQ_FIFO                                                                                                |     0.001 |
|                     MemArray_reg_0_3_0_5                                                                                  |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                 |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_0_0                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_1_1                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_2_2                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_3_3                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_4_4                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_5_5                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_6_6                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_7_7                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_8_8                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_31_9_9                                                                            |    <0.001 |
|                   rcp_rcv_lba_101_reg_0_31_0_4                                                                            |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_31_0_5                                                                             |    <0.001 |
|                   rrq_len_nn1_reg_0_31_0_5                                                                                |    <0.001 |
|                   rrq_wfba_nn1_reg_0_31_0_4                                                                               |    <0.001 |
|               WR                                                                                                          |     0.033 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                   |     0.033 |
|                   DSC_FIFO                                                                                                |     0.002 |
|                     MemArray_reg_0_7_0_5                                                                                  |    <0.001 |
|                     MemArray_reg_0_7_12_17                                                                                |    <0.001 |
|                     MemArray_reg_0_7_18_23                                                                                |    <0.001 |
|                     MemArray_reg_0_7_24_29                                                                                |    <0.001 |
|                     MemArray_reg_0_7_30_35                                                                                |    <0.001 |
|                     MemArray_reg_0_7_36_41                                                                                |    <0.001 |
|                     MemArray_reg_0_7_42_47                                                                                |    <0.001 |
|                     MemArray_reg_0_7_48_53                                                                                |    <0.001 |
|                     MemArray_reg_0_7_54_59                                                                                |    <0.001 |
|                     MemArray_reg_0_7_60_65                                                                                |    <0.001 |
|                     MemArray_reg_0_7_66_71                                                                                |    <0.001 |
|                     MemArray_reg_0_7_6_11                                                                                 |    <0.001 |
|                   RRQ_FIFO                                                                                                |     0.001 |
|                     MemArray_reg_0_3_12_17                                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                |    <0.001 |
|                     MemArray_reg_0_3_48_53                                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                 |    <0.001 |
|                   WRQ_FIFO                                                                                                |     0.002 |
|                     MemArray_reg_0_3_0_5                                                                                  |    <0.001 |
|                     MemArray_reg_0_3_12_17                                                                                |    <0.001 |
|                     MemArray_reg_0_3_18_23                                                                                |    <0.001 |
|                     MemArray_reg_0_3_24_29                                                                                |    <0.001 |
|                     MemArray_reg_0_3_30_35                                                                                |    <0.001 |
|                     MemArray_reg_0_3_36_41                                                                                |    <0.001 |
|                     MemArray_reg_0_3_42_47                                                                                |    <0.001 |
|                     MemArray_reg_0_3_6_11                                                                                 |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_0_0                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_1_1                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_2_2                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_3_3                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_4_4                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_5_5                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_6_6                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_7_7                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_8_8                                                                            |    <0.001 |
|                   rcp_rcv_amt_101_reg_0_15_9_9                                                                            |    <0.001 |
|                   rcp_rcv_lba_101_reg_0_15_0_4                                                                            |    <0.001 |
|                   rrq_bt_len_nn1_reg_0_15_0_5                                                                             |    <0.001 |
|                   rrq_len_nn1_reg_0_15_0_5                                                                                |    <0.001 |
|                   rrq_wfba_nn1_reg_0_15_0_4                                                                               |    <0.001 |
|               dsc_eng.DSC                                                                                                 |     0.014 |
|                 RRQ_FIFO                                                                                                  |     0.002 |
|                   MemArray_reg_0_3_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_41                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|             dma_enable.wb_eng.dma_pcie_wb_eng                                                                             |    <0.001 |
|               WB_CHNL_FIFO                                                                                                |    <0.001 |
|               WB_DAT_FIFO                                                                                                 |    <0.001 |
|               axidma_wb_arb                                                                                               |    <0.001 |
|                 Fifowhead.fifoInfo                                                                                        |    <0.001 |
|                 arbchnls                                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                                          |    <0.001 |
|                   genarb[1].inst                                                                                          |    <0.001 |
|             dma_pcie_req                                                                                                  |     0.120 |
|               TAG_FIFO_EVEN                                                                                               |    <0.001 |
|                 MemArray_reg_0_31_0_4                                                                                     |    <0.001 |
|               TAG_FIFO_ODD                                                                                                |    <0.001 |
|                 MemArray_reg_0_31_0_4                                                                                     |    <0.001 |
|               axidma_rrq_arb                                                                                              |     0.002 |
|                 Fifowhead.fifoInfo                                                                                        |     0.002 |
|                   MemArray_reg_0_3_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_41                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|                 arbchnls                                                                                                  |    <0.001 |
|                   genarb[0].inst                                                                                          |    <0.001 |
|                   genarb[1].inst                                                                                          |    <0.001 |
|               axidma_wrq_arb                                                                                              |     0.003 |
|                 Fifowhead.fifoInfo                                                                                        |     0.003 |
|                   MemArray_reg_0_3_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_3_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_18_23                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_24_29                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_30_35                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_36_41                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_42_47                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_48_53                                                                                  |    <0.001 |
|                   MemArray_reg_0_3_6_11                                                                                   |    <0.001 |
|               dma_pcie_rc                                                                                                 |     0.079 |
|                 tag_did_conti_val_reg_0_63_0_0                                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_1_1                                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_2_2                                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_3_3                                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_4_4                                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_5_5                                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_6_6                                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_7_7                                                                            |    <0.001 |
|                 tag_did_conti_val_reg_0_63_8_8                                                                            |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_0_5                                                                    |    <0.001 |
|                 tag_rrq_chn_info_mem_even_reg_0_31_6_11                                                                   |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_0_5                                                                     |    <0.001 |
|                 tag_rrq_chn_info_mem_odd_reg_0_31_6_11                                                                    |    <0.001 |
|                 u_dma_rc_mem_pfch                                                                                         |     0.005 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_0_5                                                             |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_102_107                                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_108_113                                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_114_119                                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_120_125                                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_126_131                                                         |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_12_17                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_18_23                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_24_29                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_30_35                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_36_41                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_42_47                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_48_53                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_54_59                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_60_65                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_66_71                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_6_11                                                            |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_72_77                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_78_83                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_84_89                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_90_95                                                           |    <0.001 |
|                   genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_96_101                                                          |    <0.001 |
|                 u_mem_rc                                                                                                  |     0.056 |
|               dma_pcie_rq                                                                                                 |     0.036 |
|                 RQ_FIFO                                                                                                   |     0.005 |
|                 WTLP_DAT_FIFO                                                                                             |     0.006 |
|                   MemArray_reg_0_7_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_7_102_107                                                                                |    <0.001 |
|                   MemArray_reg_0_7_108_113                                                                                |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_48_53                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_54_59                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_60_65                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_66_71                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                                   |    <0.001 |
|                   MemArray_reg_0_7_72_77                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_78_83                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_84_89                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_90_95                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_96_101                                                                                 |    <0.001 |
|                 WTLP_HDR_FIFO                                                                                             |     0.001 |
|                   MemArray_reg_0_7_0_5                                                                                    |    <0.001 |
|                   MemArray_reg_0_7_12_17                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_18_23                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_24_29                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_30_35                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_36_41                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_42_47                                                                                  |    <0.001 |
|                   MemArray_reg_0_7_6_11                                                                                   |    <0.001 |
|                 wcp_chn_q_reg_0_15_0_0                                                                                    |    <0.001 |
|                 wcp_eor_q_reg_0_15_0_0                                                                                    |    <0.001 |
|                 wcp_rid_q_reg_0_15_0_5                                                                                    |    <0.001 |
|             reset_cntrlr                                                                                                  |    <0.001 |
|     xdma_0_axi_periph                                                                                                     |     0.000 |
|   resetn_IBUF_inst                                                                                                        |    <0.001 |
+---------------------------------------------------------------------------------------------------------------------------+-----------+


