===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3264 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2588 ( 15.4%)    0.2588 ( 19.5%)  FIR Parser
    1.0885 ( 64.9%)    0.7376 ( 55.6%)  'firrtl.circuit' Pipeline
    0.1155 (  6.9%)    0.0636 (  4.8%)    'firrtl.module' Pipeline
    0.0976 (  5.8%)    0.0537 (  4.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0178 (  1.1%)    0.0098 (  0.7%)      LowerCHIRRTLPass
    0.0133 (  0.8%)    0.0133 (  1.0%)    InferWidths
    0.0609 (  3.6%)    0.0609 (  4.6%)    InferResets
    0.0018 (  0.1%)    0.0018 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0111 (  0.7%)    0.0111 (  0.8%)    WireDFT
    0.0020 (  0.1%)    0.0020 (  0.2%)    PrefixModules
    0.0866 (  5.2%)    0.0866 (  6.5%)    LowerFIRRTLTypes
    0.6313 ( 37.6%)    0.3324 ( 25.1%)    'firrtl.module' Pipeline
    0.0779 (  4.6%)    0.0431 (  3.2%)      ExpandWhens
    0.0012 (  0.1%)    0.0007 (  0.0%)      RemoveResets
    0.5206 ( 31.0%)    0.2717 ( 20.5%)      Canonicalizer
    0.0315 (  1.9%)    0.0169 (  1.3%)      InferReadWrite
    0.0212 (  1.3%)    0.0212 (  1.6%)    Inliner
    0.0294 (  1.8%)    0.0294 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1075 (  6.4%)    0.1075 (  8.1%)    'firrtl.module' Pipeline
    0.1075 (  6.4%)    0.1075 (  8.1%)      Canonicalizer
    0.0094 (  0.6%)    0.0094 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1206 (  7.2%)    0.1206 (  9.1%)  LowerFIRRTLToHW
    0.0005 (  0.0%)    0.0005 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1235 (  7.4%)    0.1235 (  9.3%)  'hw.module' Pipeline
    0.0242 (  1.4%)    0.0242 (  1.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0699 (  4.2%)    0.0699 (  5.3%)    Canonicalizer
    0.0131 (  0.8%)    0.0131 (  1.0%)    HWCleanup
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0153 (  0.9%)    0.0153 (  1.2%)    PrettifyVerilog
    0.0844 (  5.0%)    0.0844 (  6.4%)  ExportVerilog
    0.0014 (  0.1%)    0.0014 (  0.1%)  Rest
    1.6772 (100.0%)    1.3264 (100.0%)  Total

{
  totalTime: 1.34,
  maxMemory: 65646592
}
