

================================================================
== Vitis HLS Report for 'matmul_1_Loop_VITIS_LOOP_112_1_proc'
================================================================
* Date:           Thu Oct  2 22:23:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      783|      783|  3.132 us|  3.132 us|  783|  783|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                         |                                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                 Instance                                |                             Module                            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66  |matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1  |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       13|       56|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      165|     -|
|Register             |        -|      -|       78|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       91|      223|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+----+----+-----+
    |                                 Instance                                |                             Module                            | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+----+----+-----+
    |grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66  |matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1  |        0|   0|  13|  56|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                                    |                                                               |        0|   0|  13|  56|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   5|         15|    1|         15|
    |ap_done                 |   1|          2|    1|          2|
    |gmem1_blk_n_AW          |   1|          2|    1|          2|
    |gmem1_blk_n_B           |   1|          2|    1|          2|
    |m_axi_gmem1_0_AWADDR    |  64|          3|   64|        192|
    |m_axi_gmem1_0_AWBURST   |   8|          2|    2|          4|
    |m_axi_gmem1_0_AWCACHE   |   8|          2|    4|          8|
    |m_axi_gmem1_0_AWID      |   1|          2|    1|          2|
    |m_axi_gmem1_0_AWLEN     |  32|          3|   32|         96|
    |m_axi_gmem1_0_AWLOCK    |   8|          2|    2|          4|
    |m_axi_gmem1_0_AWPROT    |   8|          2|    3|          6|
    |m_axi_gmem1_0_AWQOS     |   8|          2|    4|          8|
    |m_axi_gmem1_0_AWREGION  |   8|          2|    4|          8|
    |m_axi_gmem1_0_AWSIZE    |   8|          2|    3|          6|
    |m_axi_gmem1_0_AWUSER    |   1|          2|    1|          2|
    |m_axi_gmem1_0_AWVALID   |   1|          3|    1|          3|
    |m_axi_gmem1_0_BREADY    |   1|          3|    1|          3|
    |m_axi_gmem1_0_WVALID    |   1|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 165|         53|  127|        365|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |  14|   0|   14|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_106                                                                      |  62|   0|   62|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |  78|   0|   78|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|o_vec                      |   in|   64|   ap_stable|                                o_vec|        scalar|
|m_axi_gmem1_0_AWVALID      |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWREADY      |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWADDR       |  out|   64|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWID         |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWLEN        |  out|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE       |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWBURST      |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK       |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE      |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWPROT       |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWQOS        |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWREGION     |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWUSER       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WVALID       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WREADY       |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WDATA        |  out|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WSTRB        |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WLAST        |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WID          |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WUSER        |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARVALID      |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARREADY      |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARADDR       |  out|   64|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARID         |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARLEN        |  out|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE       |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARBURST      |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK       |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE      |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARPROT       |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARQOS        |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARREGION     |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARUSER       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RVALID       |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RREADY       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RDATA        |   in|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RLAST        |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RID          |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM     |   in|    9|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RUSER        |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RRESP        |   in|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BVALID       |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BREADY       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BRESP        |   in|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BID          |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BUSER        |   in|    1|       m_axi|                                gmem1|       pointer|
|res_stream_dout            |   in|   32|     ap_fifo|                           res_stream|       pointer|
|res_stream_empty_n         |   in|    1|     ap_fifo|                           res_stream|       pointer|
|res_stream_read            |  out|    1|     ap_fifo|                           res_stream|       pointer|
|res_stream_num_data_valid  |   in|    7|     ap_fifo|                           res_stream|       pointer|
|res_stream_fifo_cap        |   in|    7|     ap_fifo|                           res_stream|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------+--------------+

