# WEEK - 1
## DAY-wise Progress
| Week   | Topic                                | Status      |
| :----- | :----------------------------------- | :---------- |
| [Day 1](Week1/day1.md) | Intro to iverilog,design & testbench | ✅ Complete |  
| [Day 2](Week1/day2.md) | Introduction to .libs and timings | ✅ Complete |

## LABS

| LAB   | Topic                                | Status      |
| :----- | :----------------------------------- | :---------- |
|[LAB 1](labs.md#lab1-introduction-to-lab)| Introduction to lab | ✅ Complete  |
|[LAB 2](labs.md#lab2-introduction-to-iverilog-and-gtkwave)| Introduction to iverilog and gtkwave | ✅ Complete  |
|[LAB 3](labs.md#lab3-yosys)| Yosys | ✅ Complete  |
|[LAB 4](labs.md#lab4-introduction-to-dot-lib)| Introduction to dot Lib | ✅ Complete  |
|[LAB 5](labs.md#lab5-hier-synthesis-vs-flat-synthesis)| Hier synthesis Vs Flat synthesis | ✅ Complete  |

## Tools Learnt

| TOOL | USE | Input | Output |  
|:-----|:----| :-----| :------|  
| iverilog | Compiler of Verilog files | Design & Testbench | `.out` file |
| GTKWave | Simulator | `.out` file | Wave Simulation |
| Yosys | Logic Synthesis | design & `.lib` | Netlist |
 