Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Jan 25 12:47:06 2019
| Host         : zummo running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   736 |
| Unused register locations in slices containing registers |   818 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            7 |
|      4 |           68 |
|      6 |            1 |
|      8 |           13 |
|     10 |            1 |
|     12 |            2 |
|     14 |            6 |
|    16+ |          638 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2804 |          454 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2644 |          497 |
| Yes          | No                    | No                     |            5432 |          780 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           12566 |         1763 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                                      Enable Signal                                                                                                      |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/PULSER_OUT_i_2_n_0                                                                                                                                               | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/PULSER_OUT_i_1_n_0                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                      |                                                                                                                                                       |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/CLK_OUT1_out                                                                                                                                              | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/CLK_OUT5_out                                                                            |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/pulse_out                                                                                                                                                          | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/gtOp_inferred__0/i__carry__2_n_0                                                          |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/PULSE_OUT_i_2_n_0                                                                                                                                                       | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/sgnl                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/PULSER_OUT_i_2_n_0                                                                                                                                                | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/PULSER_OUT_i_1_n_0                                                                              |                1 |              2 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/PULSER_OUT_i_2_n_0                                                                                                                                               | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/PULSER_OUT_i_1_n_0                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/read  |                                                                                                                                                                                                                         | system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                         |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                1 |              4 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                            |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                             | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]              |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                        |                                                                                                                                                       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                          |                2 |              8 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                2 |              8 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                              | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                        |                                                                                                                                                       |                2 |              8 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready0                                                                                                                                                          | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |              8 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_arready0                                                                                                                                                          | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                             | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]              |                2 |              8 |
|  system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/read  | system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]                                                                             |                                                                                                                                                       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                              | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |              8 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             10 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                            |                4 |             12 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                           | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                               | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                         | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                       | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                       | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                       | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                         | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |             14 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                     | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                          | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                          | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                          | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                          | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                          | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                           | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                          | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                          | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                          | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                       | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                          | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                               | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                          | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                         | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                         | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                         | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                               | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                 | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                 | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                           | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                               | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                               | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                               | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                               | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                               | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                              | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                              | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                              | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                               | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                     | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                     | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                    | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                              | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                       | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                        | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                        | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                        | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                         | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                               | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                              | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                              | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                              | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                               | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                              | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                              | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                              | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                              | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                              | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                               | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                     | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                     | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                       | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                       | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                       | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                       | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                       | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                 | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                       | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                      | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                       | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                 | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                 | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                 | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                 | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                 | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                 | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                           | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                           | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                           | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                          | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                       | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                   | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                              | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                              | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                               | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                              | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                              | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                              | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                        | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                        | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                        | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                         | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                               | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                              | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                              | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                              | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                               | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                              | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                              | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                              | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                         | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                         | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                         | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                          | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                               | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                      | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                               | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                               | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                               | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                               | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                          | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                        | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                       | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                       | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                        | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                              | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                             | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                             | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                             | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                              | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                             | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                             | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                             | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                       | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                1 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                       | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                5 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                       | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                          | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                              | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                             | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                             | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                             | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                              | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                             | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                             | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                             | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                        | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                4 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                        | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                        | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                         | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                               | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                              | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                          | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                     | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                           | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                               | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                         | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                        | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                        | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                        | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                          | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                          | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                          | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                          | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                          | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                          | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                           | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                     | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                       |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                           |                                                                                                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                           | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                           | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                           | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                               | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                              | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                           | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                           | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                       | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                          | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                       | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                         | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                         | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                       | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                  | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                  | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                  | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                   | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                         | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                         | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                         | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                         | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                       | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                        | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                         | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                          |                                                                                                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                  | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                           | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                         | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                          | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                         | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                         | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                         | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                         | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                       | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                         | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                      | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                        | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |             16 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             18 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                4 |             18 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                5 |             18 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                3 |             18 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             18 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG |                                                                                                                                                                                                                         | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                6 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                      |                                                                                                                                                       |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                         |                                                                                                                                                       |                3 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                       |                                                                                                                                                       |                2 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                    |                                                                                                                                                       |                7 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                          |                                                                                                                                                       |                3 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                8 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                7 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                             |                                                                                                                                                       |                6 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                             |                                                                                                                                                       |                7 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             34 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                6 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  system_i/util_reduced_logic_4/inst/Res                          |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                8 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                6 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                6 |             40 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                7 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                6 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                6 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                6 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]  |                5 |             40 |
|  system_i/util_reduced_logic_1/inst/Res                          |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0] |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             44 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                  | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                6 |             48 |
|  system_i/util_reduced_logic_1/inst/Res                          |                                                                                                                                                                                                                         |                                                                                                                                                       |                9 |             54 |
|  system_i/util_reduced_logic_4/inst/Res                          |                                                                                                                                                                                                                         |                                                                                                                                                       |                7 |             54 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                  | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                            |                6 |             60 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/p_19_out                                                                                                              | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                            |                7 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                   | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |               10 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                            | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |               13 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl161_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[2]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl164_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[1]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl167_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[0]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl17_in                                                                                                                                                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[20]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                             | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |               11 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl125_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[14]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                 | system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                 |               17 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                     | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |               17 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                            | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |               12 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                         | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                9 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl1                                                                                                                                                         | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[23]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl110_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[19]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl113_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[18]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl116_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[17]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl119_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[16]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl11_in                                                                                                                                                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[22]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl122_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[15]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl158_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[3]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl128_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[13]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl131_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[12]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl134_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[11]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl137_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[10]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl140_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[9]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl143_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[8]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl146_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[7]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl149_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[6]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl14_in                                                                                                                                                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[21]                                                                                |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl152_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[5]                                                                                 |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/sgnl155_in                                                                                                                                                    | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[4]                                                                                 |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                       | system_i/ellie_control_0/U0/ellie_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |               19 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                         | system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               13 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                   | system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                   |               14 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                         | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               13 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                         | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               16 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                              | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |               10 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/sgnl1                                                                                                                                                              | system_i/genericDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                               | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |               10 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/sgnl1                                                                                                                                                               | system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                             | system_i/clockLogic_0/U0/clockLogic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |               11 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                              | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/sgnl1                                                                                                                                                              | system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                8 |             64 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                     | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/sgnl1                                                                                                                                                                   | system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                             | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |               11 |             64 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                     | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |               10 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                             | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |               13 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                       | system_i/oneshot_pulse_0/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |               11 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                       | system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |               12 |             64 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                     | system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |               10 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                         | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               15 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg5[0]_i_1_n_0                                                                         |                8 |             64 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[7]                                                                                 |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dout[0] | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[0]                                                                                 |                8 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[2]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[8]                                                                                 |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[23]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[20]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[21]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[22]                                                                                |                8 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[14]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[0]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[6]                                                                                 |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[19]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[18]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[17]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[9]                                                                                 |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]                     | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[16]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[6]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[12]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[13]                                                                                |                8 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[4]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[10]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[15]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]                      | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[11]                                                                                |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dout[0] | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[2]                                                                                 |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dout[0] | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[3]                                                                                 |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dout[0] | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[4]                                                                                 |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dout[0] | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[5]                                                                                 |                9 |             66 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dout[0] | system_i/trigwordfifo_0/U0/trigwordfifo_v1_0_S00_AXI_inst/p_47_out[1]                                                                                 |                9 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               12 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               10 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                9 |             68 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |                9 |             68 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |                8 |             68 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |               11 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |               10 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               11 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |                8 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |                9 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |                9 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |               10 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |                9 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |               10 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |               13 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |                8 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |                8 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               13 |             68 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                        |                                                                                                                                                       |               12 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               10 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                                                       |                8 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               11 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               14 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                7 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               10 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               16 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               11 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                         |                                                                                                                                                       |                9 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |                8 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                |                                                                                                                                                       |               12 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                                                       |               10 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                                       |               14 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                                       |               10 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                                       |                6 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                   |                                                                                                                                                       |               11 |             70 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                8 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                9 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                9 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |               11 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                6 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |               12 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |               13 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |               11 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                6 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                6 |             72 |
|  system_i/util_reduced_logic_1/inst/Res                          | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                8 |             72 |
|  system_i/util_reduced_logic_4/inst/Res                          | system_i/axi_interconnect_0/m23_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                7 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                8 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                6 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |               10 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                8 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |               10 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                7 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                7 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |               10 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                8 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |                7 |             72 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG | system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                7 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                9 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                         |                                                                                                                                                       |               11 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m20_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |               12 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |                9 |             72 |
|  Clk_in_IBUF_BUFG                                                | system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                 |                                                                                                                                                       |               10 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               17 |             82 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |               31 |             82 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/smelliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |               28 |             82 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/genericPulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                            |               27 |             82 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |               24 |             82 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/telliePulser/U0/testPulser_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |               23 |             82 |
|  system_i/util_reduced_logic_1/inst/Res                          |                                                                                                                                                                                                                         | system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |               11 |             82 |
|  system_i/util_reduced_logic_4/inst/Res                          |                                                                                                                                                                                                                         | system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |               12 |             82 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                         |                                                                                                                                                       |               11 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                       |                                                                                                                                                       |                9 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                         |                                                                                                                                                       |               14 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                           |                                                                                                                                                       |               10 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                       |                                                                                                                                                       |               16 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                       |                                                                                                                                                       |               10 |             96 |
|  system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/gtrigout_BUFG |                                                                                                                                                                                                                         |                                                                                                                                                       |               14 |            100 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         | system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               25 |            118 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |               17 |            122 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         | system_i/ShiftRegisters_0/U0/ShiftRegisters_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                     |               32 |            144 |
|  system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/read  |                                                                                                                                                                                                                         |                                                                                                                                                       |               29 |            168 |
|  system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/read  | system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                               | system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                          |               26 |            184 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/burst_reg[99]_i_2_n_0                                                                                                                                         | system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/eqOp                                                                                        |               15 |            198 |
|  Clk_in_IBUF_BUFG                                                | system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                                                                              | system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                            |               31 |            216 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                         |                                                                                                                                                       |              192 |           1188 |
|  Clk_in_IBUF_BUFG                                                |                                                                                                                                                                                                                         |                                                                                                                                                       |              206 |           1246 |
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


