Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 07:11:28 2023
| Host         : LAPTOP-CFJ2PT3G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/VivoBook/Downloads/timeee.txt -append
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (69)
6. checking no_output_delay (75)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: index_reg[0]/Q (HIGH)

n_index_reg[0]/G
n_index_reg[1]/G
n_index_reg[2]/G
n_index_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: index_reg[1]/Q (HIGH)

n_index_reg[0]/G
n_index_reg[1]/G
n_index_reg[2]/G
n_index_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: index_reg[2]/Q (HIGH)

n_index_reg[0]/G
n_index_reg[1]/G
n_index_reg[2]/G
n_index_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: index_reg[3]/Q (HIGH)

n_index_reg[0]/G
n_index_reg[1]/G
n_index_reg[2]/G
n_index_reg[3]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

n_index_reg[0]/D
n_index_reg[1]/D
n_index_reg[2]/D
n_index_reg[3]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (69)
-------------------------------
 There are 69 input ports with no input delay specified. (HIGH)

arvalid
awvalid
axis_rst_n
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (75)
--------------------------------
 There are 75 ports with no output delay specified. (HIGH)

arready
awready
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1407        0.144        0.000                      0                 1407        5.949        0.000                       0                   762  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.450}      12.899          77.525          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.000        0.000                      0                 1407        0.144        0.000                      0                 1407        5.949        0.000                       0                   762  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.949ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.794ns  (logic 8.624ns (67.404%)  route 4.170ns (32.596%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    y_reg[16]_i_10_n_0
                                                                      r  y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.223 r  y_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    13.223    y_reg[20]_i_10_n_0
                                                                      r  y_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.554 r  y_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.183    y_reg[24]_i_10_n_4
                                                                      r  y[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.485 r  y[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.485    y[24]_i_2_n_0
                                                                      r  y_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.914 r  y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.914    y_reg[24]_i_1_n_0
                                                                      r  y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.251 r  y_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.251    y_reg[28]_i_1_n_6
                         FDCE                                         r  y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[29]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[29]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.788ns  (logic 8.618ns (67.389%)  route 4.170ns (32.611%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    y_reg[16]_i_10_n_0
                                                                      r  y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.223 r  y_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    13.223    y_reg[20]_i_10_n_0
                                                                      r  y_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.554 r  y_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.183    y_reg[24]_i_10_n_4
                                                                      r  y[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.485 r  y[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.485    y[24]_i_2_n_0
                                                                      r  y_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.914 r  y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.914    y_reg[24]_i_1_n_0
                                                                      r  y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.245 r  y_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.245    y_reg[28]_i_1_n_4
                         FDCE                                         r  y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[31]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[31]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.245    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.713ns  (logic 8.543ns (67.197%)  route 4.170ns (32.803%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    y_reg[16]_i_10_n_0
                                                                      r  y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.223 r  y_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    13.223    y_reg[20]_i_10_n_0
                                                                      r  y_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.554 r  y_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.183    y_reg[24]_i_10_n_4
                                                                      r  y[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.485 r  y[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.485    y[24]_i_2_n_0
                                                                      r  y_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.914 r  y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.914    y_reg[24]_i_1_n_0
                                                                      r  y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.170 r  y_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.170    y_reg[28]_i_1_n_5
                         FDCE                                         r  y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[30]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[30]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 8.519ns (67.135%)  route 4.170ns (32.865%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    y_reg[16]_i_10_n_0
                                                                      r  y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.223 r  y_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    13.223    y_reg[20]_i_10_n_0
                                                                      r  y_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.554 r  y_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.183    y_reg[24]_i_10_n_4
                                                                      r  y[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.485 r  y[24]_i_2/O
                         net (fo=1, unplaced)         0.000    14.485    y[24]_i_2_n_0
                                                                      r  y_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.914 r  y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.914    y_reg[24]_i_1_n_0
                                                                      r  y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.146 r  y_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.146    y_reg[28]_i_1_n_7
                         FDCE                                         r  y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[28]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[28]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.677ns  (logic 8.507ns (67.104%)  route 4.170ns (32.896%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    y_reg[16]_i_10_n_0
                                                                      r  y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.437 r  y_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.066    y_reg[20]_i_10_n_4
                                                                      r  y[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.368 r  y[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.368    y[20]_i_2_n_0
                                                                      r  y_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.797 r  y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.797    y_reg[20]_i_1_n_0
                                                                      r  y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.134 r  y_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.134    y_reg[24]_i_1_n_6
                         FDCE                                         r  y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[25]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[25]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.671ns  (logic 8.501ns (67.088%)  route 4.170ns (32.912%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    y_reg[16]_i_10_n_0
                                                                      r  y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.437 r  y_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.066    y_reg[20]_i_10_n_4
                                                                      r  y[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.368 r  y[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.368    y[20]_i_2_n_0
                                                                      r  y_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.797 r  y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.797    y_reg[20]_i_1_n_0
                                                                      r  y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.128 r  y_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.128    y_reg[24]_i_1_n_4
                         FDCE                                         r  y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[27]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[27]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.596ns  (logic 8.426ns (66.892%)  route 4.170ns (33.108%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    y_reg[16]_i_10_n_0
                                                                      r  y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.437 r  y_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.066    y_reg[20]_i_10_n_4
                                                                      r  y[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.368 r  y[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.368    y[20]_i_2_n_0
                                                                      r  y_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.797 r  y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.797    y_reg[20]_i_1_n_0
                                                                      r  y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.053 r  y_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.053    y_reg[24]_i_1_n_5
                         FDCE                                         r  y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[26]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[26]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.572ns  (logic 8.402ns (66.829%)  route 4.170ns (33.171%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.097 r  y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    13.106    y_reg[16]_i_10_n_0
                                                                      r  y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.437 r  y_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    14.066    y_reg[20]_i_10_n_4
                                                                      r  y[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.368 r  y[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.368    y[20]_i_2_n_0
                                                                      r  y_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.797 r  y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.797    y_reg[20]_i_1_n_0
                                                                      r  y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.029 r  y_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.029    y_reg[24]_i_1_n_7
                         FDCE                                         r  y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[24]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[24]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.447ns  (logic 8.286ns (66.568%)  route 4.161ns (33.432%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.207 r  y_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.836    y_reg[16]_i_10_n_4
                                                                      r  y[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.138 r  y[16]_i_2/O
                         net (fo=1, unplaced)         0.000    14.138    y[16]_i_2_n_0
                                                                      r  y_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.567 r  y_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.567    y_reg[16]_i_1_n_0
                                                                      r  y_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.904 r  y_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.904    y_reg[20]_i_1_n_6
                         FDCE                                         r  y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[21]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[21]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -14.904    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 h_reg[3][16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.899ns  (axis_clk rise@12.899ns - axis_clk rise@0.000ns)
  Data Path Delay:        12.441ns  (logic 8.280ns (66.552%)  route 4.161ns (33.448%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.027 - 12.899 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[3][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    h_reg[3][16]
                                                                      r  y1__0_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  y1__0_i_19/O
                         net (fo=1, unplaced)         0.902     5.107    y1__0_i_19_n_0
                                                                      r  y1__0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.231 r  y1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.031    h[16]
                                                                      r  y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.067 r  y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.122    y1__0_n_106
                                                                      r  y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.640 r  y1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.440    y1__1_n_105
                                                                      r  y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.564 r  y[16]_i_13/O
                         net (fo=1, unplaced)         0.000    12.564    y[16]_i_13_n_0
                                                                      r  y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.207 r  y_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    13.836    y_reg[16]_i_10_n_4
                                                                      r  y[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    14.138 r  y[16]_i_2/O
                         net (fo=1, unplaced)         0.000    14.138    y[16]_i_2_n_0
                                                                      r  y_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.567 r  y_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.567    y_reg[16]_i_1_n_0
                                                                      r  y_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.898 r  y_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    14.898    y_reg[20]_i_1_n_4
                         FDCE                                         r  y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.899    12.899 r  
                                                      0.000    12.899 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.899    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.737 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.497    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.588 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439    15.027    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[23]/C
                         clock pessimism              0.184    15.210    
                         clock uncertainty           -0.035    15.175    
                         FDCE (Setup_fdce_C_D)        0.076    15.251    y_reg[23]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    cnt[2]
                                                                      r  cnt[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    cnt[2]_i_1_n_0
                         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    cnt[0]
                                                                      f  cnt[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.068 r  cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    cnt[0]_i_1_n_0
                         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    cnt[3]
                                                                      r  cnt[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.068 r  cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    cnt[3]_i_1_n_0
                         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    cnt[0]
                                                                      r  cnt[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.071 r  cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    cnt[1]_i_1_n_0
                         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[10]
                                                                      r  y[8]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  y[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    y[8]_i_7_n_0
                                                                      r  y_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  y_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    y_reg[8]_i_1_n_5
                         FDCE                                         r  y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[14]
                                                                      r  y[12]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  y[12]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    y[12]_i_7_n_0
                                                                      r  y_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  y_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    y_reg[12]_i_1_n_5
                         FDCE                                         r  y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[2]
                                                                      r  y[0]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  y[0]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    y[0]_i_7_n_0
                                                                      r  y_reg[0]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  y_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    y_reg[0]_i_1_n_5
                         FDCE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[6]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[6]
                                                                      r  y[4]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  y[4]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    y[4]_i_7_n_0
                                                                      r  y_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  y_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    y_reg[4]_i_1_n_5
                         FDCE                                         r  y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[13]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[13]
                                                                      r  y[12]_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  y[12]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    y[12]_i_8_n_0
                                                                      r  y_reg[12]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  y_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    y_reg[12]_i_1_n_6
                         FDCE                                         r  y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[1]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[1]
                                                                      r  y[0]_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  y[0]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    y[0]_i_8_n_0
                                                                      r  y_reg[0]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  y_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    y_reg[0]_i_1_n_6
                         FDCE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.450 }
Period(ns):         12.899
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.899      10.744               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               arready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               awready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               h_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               h_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.899      11.899               h_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.449       5.949                arready_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.449       5.949                arready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.449       5.949                awready_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.449       5.949                awready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.449       5.949                cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.449       5.949                cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.449       5.949                cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.449       5.949                cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.449       5.949                cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.449       5.949                cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.450       5.950                arready_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.450       5.950                arready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.450       5.950                awready_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.450       5.950                awready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.450       5.950                cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.450       5.950                cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.450       5.950                cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.450       5.950                cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.450       5.950                cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.450       5.950                cnt_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.077 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=9, unplaced)         0.800     3.877    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.077 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=9, unplaced)         0.800     3.877    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.077 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=9, unplaced)         0.800     3.877    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.077 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=9, unplaced)         0.800     3.877    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.077 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.877    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.077 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=9, unplaced)         0.800     3.877    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.077 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=9, unplaced)         0.800     3.877    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.077 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=9, unplaced)         0.800     3.877    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.978ns (61.093%)  route 2.533ns (38.907%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.077 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=9, unplaced)         0.800     3.877    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.512 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.512    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 3.970ns (61.046%)  route 2.533ns (38.954%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.486 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.953    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.069 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.869    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.504 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.504    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 times_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 3.655ns (53.708%)  route 3.151ns (46.292%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  times_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    times_reg[5]
                                                                      r  rdata_OBUF[2]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 f  rdata_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.902     5.120    rdata_OBUF[2]_inst_i_4_n_0
                                                                      f  rdata_OBUF[2]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.244 f  rdata_OBUF[2]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     5.704    rdata_OBUF[2]_inst_i_2_n_0
                                                                      f  rdata_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.828 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.628    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.263 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.263    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 3.655ns (53.946%)  route 3.121ns (46.054%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    times_reg[5]
                                                                      f  rdata_OBUF[2]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  rdata_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.902     5.120    rdata_OBUF[2]_inst_i_4_n_0
                                                                      r  rdata_OBUF[2]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.244 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=2, unplaced)         0.430     5.674    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.598    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.233 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.233    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.655ns (55.026%)  route 2.988ns (44.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[8]/Q
                         net (fo=4, unplaced)         0.765     3.699    times_reg[8]
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     4.896    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.020 f  sm_tlast_OBUF_inst_i_1/O
                         net (fo=33, unplaced)        0.521     5.541    sm_tlast_OBUF
                                                                      f  rdata_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.665 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.465    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.100 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.100    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.655ns (55.026%)  route 2.988ns (44.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[8]/Q
                         net (fo=4, unplaced)         0.765     3.699    times_reg[8]
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     4.896    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.020 f  sm_tlast_OBUF_inst_i_1/O
                         net (fo=33, unplaced)        0.521     5.541    sm_tlast_OBUF
                                                                      f  rdata_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.665 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.465    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.100 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.100    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.655ns (55.026%)  route 2.988ns (44.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[8]/Q
                         net (fo=4, unplaced)         0.765     3.699    times_reg[8]
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     4.896    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.020 f  sm_tlast_OBUF_inst_i_1/O
                         net (fo=33, unplaced)        0.521     5.541    sm_tlast_OBUF
                                                                      f  rdata_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.665 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.465    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.100 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.100    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.655ns (55.026%)  route 2.988ns (44.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[8]/Q
                         net (fo=4, unplaced)         0.765     3.699    times_reg[8]
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     4.896    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.020 f  sm_tlast_OBUF_inst_i_1/O
                         net (fo=33, unplaced)        0.521     5.541    sm_tlast_OBUF
                                                                      f  rdata_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.665 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.465    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.100 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.100    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.655ns (55.026%)  route 2.988ns (44.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[8]/Q
                         net (fo=4, unplaced)         0.765     3.699    times_reg[8]
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     4.896    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.020 f  sm_tlast_OBUF_inst_i_1/O
                         net (fo=33, unplaced)        0.521     5.541    sm_tlast_OBUF
                                                                      f  rdata_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.665 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.465    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.100 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.100    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.655ns (55.026%)  route 2.988ns (44.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[8]/Q
                         net (fo=4, unplaced)         0.765     3.699    times_reg[8]
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     4.896    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.020 f  sm_tlast_OBUF_inst_i_1/O
                         net (fo=33, unplaced)        0.521     5.541    sm_tlast_OBUF
                                                                      f  rdata_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.665 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.465    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.100 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.100    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.655ns (55.026%)  route 2.988ns (44.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[8]/Q
                         net (fo=4, unplaced)         0.765     3.699    times_reg[8]
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     4.896    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.020 f  sm_tlast_OBUF_inst_i_1/O
                         net (fo=33, unplaced)        0.521     5.541    sm_tlast_OBUF
                                                                      f  rdata_OBUF[15]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.665 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.465    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.100 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.100    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 times_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.655ns (55.026%)  route 2.988ns (44.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  times_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  times_reg[8]/Q
                         net (fo=4, unplaced)         0.765     3.699    times_reg[8]
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.902     4.896    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.020 f  sm_tlast_OBUF_inst_i_1/O
                         net (fo=33, unplaced)        0.521     5.541    sm_tlast_OBUF
                                                                      f  rdata_OBUF[16]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.665 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.465    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.100 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.100    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            n_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.245ns (58.168%)  route 0.176ns (41.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  index_reg[1]/Q
                         net (fo=135, unplaced)       0.176     1.001    index[1]
                                                                      r  n_index_reg[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.099 r  n_index_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.099    n_index__0[1]
                         LDCE                                         r  n_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            n_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.248ns (58.464%)  route 0.176ns (41.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  index_reg[1]/Q
                         net (fo=135, unplaced)       0.176     1.001    index[1]
                                                                      r  n_index_reg[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.102 r  n_index_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.102    n_index__0[3]
                         LDCE                                         r  n_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            n_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.245ns (57.591%)  route 0.180ns (42.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  index_reg[0]/Q
                         net (fo=198, unplaced)       0.180     1.005    index[0]
                                                                      f  n_index_reg[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.103 r  n_index_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.103    n_index__0[0]
                         LDCE                                         r  n_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            n_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.246ns (49.059%)  route 0.255ns (50.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_tready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  ss_tready_reg/Q
                         net (fo=421, unplaced)       0.255     1.080    ss_tready_OBUF
                                                                      f  n_index_reg[2]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.179 r  n_index_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.179    n_index_reg[2]_i_1_n_0
                         LDCE                                         r  n_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  awready_reg/Q
                         net (fo=1, unplaced)         0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay          1184 Endpoints
Min Delay          1184 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            arready_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  arready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            awready_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  awready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            cnt_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            cnt_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            cnt_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            cnt_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            h_reg[0][0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  h_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[0][0]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            h_reg[0][10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  h_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[0][10]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            h_reg[0][11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  h_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[0][11]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            h_reg[0][12]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_1/O
                         net (fo=761, unplaced)       0.916     2.811    awready_i_1_n_0
                         FDCE                                         f  h_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[0][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_index_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  n_index_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  n_index_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    n_index[0]
                         FDCE                                         r  index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  index_reg[0]/C

Slack:                    inf
  Source:                 n_index_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  n_index_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  n_index_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    n_index[1]
                         FDCE                                         r  index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  index_reg[1]/C

Slack:                    inf
  Source:                 n_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  n_index_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  n_index_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.318    n_index[2]
                         FDCE                                         r  index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  index_reg[2]/C

Slack:                    inf
  Source:                 n_index_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  n_index_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  n_index_reg[3]/Q
                         net (fo=1, unplaced)         0.140     0.318    n_index[3]
                         FDCE                                         r  index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  index_reg[3]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=33, unplaced)        0.337     0.538    arvalid_IBUF
                         FDCE                                         r  arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awvalid_IBUF
                         FDCE                                         r  awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C

Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            h_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                         FDCE                                         r  h_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[0][0]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            h_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                         FDCE                                         r  h_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[0][10]/C

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            h_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                         FDCE                                         r  h_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[0][11]/C

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            h_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.450ns period=12.899ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                         FDCE                                         r  h_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=761, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[0][12]/C





