#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct  5 19:22:32 2015
# Process ID: 22646
# Log file: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:8]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:9]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:9]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:10]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:10]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:17]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:10]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:10]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:18]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:10]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:10]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register d is not permitted, left-hand side should be reg/integer/time/genvar [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:17]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IS2_interface' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj IS2_interface_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IS2_interface_behav xil_defaultlib.IS2_interface xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:92]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.IS2_interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot IS2_interface_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct  5 19:42:46 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:42:46 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "IS2_interface_behav -key {Behavioral:sim_1:Functional:IS2_interface} -tclbatch {IS2_interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source IS2_interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IS2_interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5968.312 ; gain = 46.035 ; free physical = 7221 ; free virtual = 20482
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IS2_interface' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj IS2_interface_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IS2_interface_behav xil_defaultlib.IS2_interface xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:90]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.IS2_interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot IS2_interface_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2056801566 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:45:29 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "IS2_interface_behav -key {Behavioral:sim_1:Functional:IS2_interface} -tclbatch {IS2_interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source IS2_interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IS2_interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5968.316 ; gain = 0.000 ; free physical = 7212 ; free virtual = 20474
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IS2_interface' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj IS2_interface_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IS2_interface_behav xil_defaultlib.IS2_interface xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:90]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.IS2_interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot IS2_interface_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3692828500 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:47:10 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "IS2_interface_behav -key {Behavioral:sim_1:Functional:IS2_interface} -tclbatch {IS2_interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source IS2_interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IS2_interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5968.316 ; gain = 0.000 ; free physical = 7207 ; free virtual = 20470
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IS2_interface' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj IS2_interface_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IS2_interface_behav xil_defaultlib.IS2_interface xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:90]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.IS2_interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot IS2_interface_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3185909446 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/IS2_interface_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:48:38 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "IS2_interface_behav -key {Behavioral:sim_1:Functional:IS2_interface} -tclbatch {IS2_interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source IS2_interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IS2_interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5968.316 ; gain = 0.000 ; free physical = 7208 ; free virtual = 20470
launch_runs impl_1
[Mon Oct  5 19:50:21 2015] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.runs/synth_1/runme.log
[Mon Oct  5 19:50:21 2015] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.runs/impl_1/runme.log
set_property top test_dff [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 771638189 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:50:54 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 6012.621 ; gain = 42.305 ; free physical = 6837 ; free virtual = 20303
reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2181514063 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:52:11 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6018.621 ; gain = 0.000 ; free physical = 6905 ; free virtual = 20449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2884068904 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:53:25 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6018.621 ; gain = 0.000 ; free physical = 6897 ; free virtual = 20441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2617847110 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:54:21 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=1, q=0
$finish called at time : 120 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6018.621 ; gain = 0.000 ; free physical = 6883 ; free virtual = 20427
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module IS2_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2880166948 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 19:55:51 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
d=1, q=1
$finish called at time : 120 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 19
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6018.621 ; gain = 0.000 ; free physical = 6884 ; free virtual = 20429
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <IS2_Interface> not found while processing module instance <myInterface> [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:6]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <I2S_Interface> not found while processing module instance <myInterface> [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:6]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
add_bp {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} 32
remove_bps -file {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} -line 32
add_bp {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} 30
remove_bps -file {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} -line 30
add_bp {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} 29
add_bp {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} 28
remove_bps -file {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} -line 29
remove_bps -file {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} -line 28
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 24 for port D [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:67]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 403935225 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 21:00:55 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 259 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6018.621 ; gain = 0.000 ; free physical = 6497 ; free virtual = 20201
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 24 for port D [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:67]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2774284979 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 21:03:38 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6023.402 ; gain = 0.000 ; free physical = 6477 ; free virtual = 20185
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 24 for port D [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:67]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2349393050 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 21:10:04 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6023.402 ; gain = 0.000 ; free physical = 6383 ; free virtual = 20092
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3287232750 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 21:13:09 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6023.402 ; gain = 0.000 ; free physical = 6375 ; free virtual = 20085
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2557656775 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 21:17:53 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6023.402 ; gain = 0.000 ; free physical = 6373 ; free virtual = 20083
file mkdir /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new
close [ open /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v w ]
add_files /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v" into library work [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "parameter". [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v:6]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library work [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library work [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:5]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:7]
[Mon Oct  5 22:02:07 2015] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-1412] syntax error near output [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:5]
ERROR: [VRFC 10-1412] syntax error near output [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:7]
ERROR: [VRFC 10-91] HIGH_PERFORMANCE is not declared [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:7]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
ERROR: [VRFC 10-91] HIGH_PERFORMANCE is not declared [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:7]
ERROR: [VRFC 10-1040] module test_dff ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:2]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <bROM> not found while processing module instance <myROM> [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <bROM> not found while processing module instance <myROM> [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
remove_files /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v
file delete -force /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {32000} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe' provided. It will be converted relative to IP Instance files '../../../../../audio.coe'
generate_target {instantiation_template} [get_files /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'blk_mem_gen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 6062.477 ; gain = 0.000 ; free physical = 5196 ; free virtual = 20078
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
[Mon Oct  5 23:15:48 2015] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port data on this module [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:9]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 15 for port addra [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:9]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v, line 56. Unsupported named port connection association : .data(data_r) where formal is alias port.
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 15 for port addra [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:9]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct  5 23:21:55 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 23:21:55 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_dff.bm.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6128.207 ; gain = 16.133 ; free physical = 5104 ; free virtual = 20010
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct  5 23:22:47 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 23:22:47 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_dff.bm.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6128.207 ; gain = 0.000 ; free physical = 5102 ; free virtual = 20009
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 1 for port out [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.counter(WIDTH=15)
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2119205312 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 23:27:32 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_dff.bm.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 6135.113 ; gain = 0.004 ; free physical = 5100 ; free virtual = 20007
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.counter(WIDTH=15)
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2913812846 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 23:28:29 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_dff.bm.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 6135.113 ; gain = 0.000 ; free physical = 5099 ; free virtual = 20008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-311] analyzing module sipo
ERROR: [VRFC 10-1412] syntax error near , [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:59]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-311] analyzing module sipo
ERROR: [VRFC 10-1412] syntax error near [ [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:66]
ERROR: [VRFC 10-1040] module sipo ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:57]
INFO: [VRFC 10-311] analyzing module counter
ERROR: [VRFC 10-1040] module counter ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:72]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-311] analyzing module sipo
ERROR: [VRFC 10-1412] syntax error near [ [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:66]
ERROR: [VRFC 10-1040] module sipo ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:57]
INFO: [VRFC 10-311] analyzing module counter
ERROR: [VRFC 10-1040] module counter ignored due to previous errors [/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv:71]
INFO: [USF-XSim-99] Step results log file:'/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afs1922
WARNING: [Vivado 12-3661] Failed to remove file:/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/.__afsE795
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_dff' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.mif'
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj test_dff_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-311] analyzing module I2S_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_dff
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 50a1f5f32abc4653b038c6a7a861b69c --debug typical --relax --mt 8 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_dff_behav xil_defaultlib.test_dff xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="22",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.9945_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=32000,C_READ_DEPTH_A=32000,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=24,C_ADDRB_WIDTH=15,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piso(WIDTH=24)
Compiling module xil_defaultlib.I2S_interface
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.counter(WIDTH=15)
Compiling module xil_defaultlib.sipo(WIDTH=24)
Compiling module xil_defaultlib.test_dff
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_dff_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1738051096 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.si..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav/xsim.dir/test_dff_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 23:34:23 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_dff_behav -key {Behavioral:sim_1:Functional:test_dff} -tclbatch {test_dff.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_dff.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_dff.bm.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 499 ns : File "/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/test_bench.sv" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_dff_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 6137.809 ; gain = 0.000 ; free physical = 5091 ; free virtual = 20002
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/constrs_1
add_files -fileset constrs_1 -norecurse /afs/ece.cmu.edu/usr/rsaigal/Downloads/Nexys4_Master.xdc
import_files -fileset constrs_1 /afs/ece.cmu.edu/usr/rsaigal/Downloads/Nexys4_Master.xdc
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  5 23:56:31 2015...
