Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 25 20:41:32 2025
| Host         : Suriya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     123         
DPIR-1     Warning           Asynchronous driver check       35          
LUTAR-1    Warning           LUT drives async reset alert    34          
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (187)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (265)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (187)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btn0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div_u1/clkout_r_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_u2/clkout_r_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_u4/clkout_r_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_u5/clkout_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: drv_uart_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hl_sel_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (265)
--------------------------------------------------
 There are 265 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     58.888        0.000                      0                  301        0.063        0.000                      0                  301       41.160        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        58.888        0.000                      0                  301        0.063        0.000                      0                  301       41.160        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       58.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.888ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.447ns  (logic 11.734ns (47.998%)  route 12.713ns (52.002%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.105 r  chua_rng_data/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.105    chua_rng_data/x_reg[20]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.219 r  chua_rng_data/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.219    chua_rng_data/x_reg[24]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.553 r  chua_rng_data/x_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    29.553    chua_rng_data/x_reg[28]_i_1_n_6
    SLICE_X33Y45         FDCE                                         r  chua_rng_data/x_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y45         FDCE                                         r  chua_rng_data/x_reg[29]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[29]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.553    
  -------------------------------------------------------------------
                         slack                                 58.888    

Slack (MET) :             58.909ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.426ns  (logic 11.713ns (47.953%)  route 12.713ns (52.047%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.105 r  chua_rng_data/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.105    chua_rng_data/x_reg[20]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.219 r  chua_rng_data/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.219    chua_rng_data/x_reg[24]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.532 r  chua_rng_data/x_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    29.532    chua_rng_data/x_reg[28]_i_1_n_4
    SLICE_X33Y45         FDCE                                         r  chua_rng_data/x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y45         FDCE                                         r  chua_rng_data/x_reg[31]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[31]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.532    
  -------------------------------------------------------------------
                         slack                                 58.909    

Slack (MET) :             58.983ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 11.639ns (47.795%)  route 12.713ns (52.205%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.105 r  chua_rng_data/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.105    chua_rng_data/x_reg[20]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.219 r  chua_rng_data/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.219    chua_rng_data/x_reg[24]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.458 r  chua_rng_data/x_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    29.458    chua_rng_data/x_reg[28]_i_1_n_5
    SLICE_X33Y45         FDCE                                         r  chua_rng_data/x_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y45         FDCE                                         r  chua_rng_data/x_reg[30]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[30]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.458    
  -------------------------------------------------------------------
                         slack                                 58.983    

Slack (MET) :             58.999ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.336ns  (logic 11.623ns (47.761%)  route 12.713ns (52.239%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.105 r  chua_rng_data/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.105    chua_rng_data/x_reg[20]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.219 r  chua_rng_data/x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.219    chua_rng_data/x_reg[24]_i_1_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.442 r  chua_rng_data/x_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    29.442    chua_rng_data/x_reg[28]_i_1_n_7
    SLICE_X33Y45         FDCE                                         r  chua_rng_data/x_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y45         FDCE                                         r  chua_rng_data/x_reg[28]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[28]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.442    
  -------------------------------------------------------------------
                         slack                                 58.999    

Slack (MET) :             59.002ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.333ns  (logic 11.620ns (47.754%)  route 12.713ns (52.246%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.105 r  chua_rng_data/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.105    chua_rng_data/x_reg[20]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.439 r  chua_rng_data/x_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    29.439    chua_rng_data/x_reg[24]_i_1_n_6
    SLICE_X33Y44         FDCE                                         r  chua_rng_data/x_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y44         FDCE                                         r  chua_rng_data/x_reg[25]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[25]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.439    
  -------------------------------------------------------------------
                         slack                                 59.002    

Slack (MET) :             59.023ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.312ns  (logic 11.599ns (47.709%)  route 12.713ns (52.291%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.105 r  chua_rng_data/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.105    chua_rng_data/x_reg[20]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.418 r  chua_rng_data/x_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    29.418    chua_rng_data/x_reg[24]_i_1_n_4
    SLICE_X33Y44         FDCE                                         r  chua_rng_data/x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y44         FDCE                                         r  chua_rng_data/x_reg[27]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[27]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.418    
  -------------------------------------------------------------------
                         slack                                 59.023    

Slack (MET) :             59.097ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.238ns  (logic 11.525ns (47.549%)  route 12.713ns (52.451%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.105 r  chua_rng_data/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.105    chua_rng_data/x_reg[20]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.344 r  chua_rng_data/x_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    29.344    chua_rng_data/x_reg[24]_i_1_n_5
    SLICE_X33Y44         FDCE                                         r  chua_rng_data/x_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y44         FDCE                                         r  chua_rng_data/x_reg[26]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[26]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.344    
  -------------------------------------------------------------------
                         slack                                 59.097    

Slack (MET) :             59.113ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.222ns  (logic 11.509ns (47.515%)  route 12.713ns (52.485%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.105 r  chua_rng_data/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.105    chua_rng_data/x_reg[20]_i_1_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.328 r  chua_rng_data/x_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    29.328    chua_rng_data/x_reg[24]_i_1_n_7
    SLICE_X33Y44         FDCE                                         r  chua_rng_data/x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y44         FDCE                                         r  chua_rng_data/x_reg[24]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[24]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.328    
  -------------------------------------------------------------------
                         slack                                 59.113    

Slack (MET) :             59.116ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.219ns  (logic 11.506ns (47.508%)  route 12.713ns (52.492%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.325 r  chua_rng_data/x_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    29.325    chua_rng_data/x_reg[20]_i_1_n_6
    SLICE_X33Y43         FDCE                                         r  chua_rng_data/x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y43         FDCE                                         r  chua_rng_data/x_reg[21]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[21]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.325    
  -------------------------------------------------------------------
                         slack                                 59.116    

Slack (MET) :             59.137ns  (required time - arrival time)
  Source:                 chua_rng_data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.198ns  (logic 11.485ns (47.463%)  route 12.713ns (52.537%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.562     5.106    chua_rng_data/CLK
    SLICE_X33Y38         FDCE                                         r  chua_rng_data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456     5.562 f  chua_rng_data/x_reg[2]/Q
                         net (fo=21, routed)          1.652     7.214    chua_rng_data/x_reg__0[2]
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.338 r  chua_rng_data/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.338    chua_rng_data/i__carry_i_2__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.736 r  chua_rng_data/chua_f1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.736    chua_rng_data/chua_f1_inferred__0/i__carry_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  chua_rng_data/chua_f1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.850    chua_rng_data/chua_f1_inferred__0/i__carry__0_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  chua_rng_data/chua_f1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    chua_rng_data/chua_f1_inferred__0/i__carry__1_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  chua_rng_data/chua_f1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    chua_rng_data/chua_f1_inferred__0/i__carry__2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.391 r  chua_rng_data/chua_f1_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.827     9.217    chua_rng_data/chua_f1_inferred__0/i__carry__3_n_4
    SLICE_X38Y38         LUT3 (Prop_lut3_I1_O)        0.338     9.555 r  chua_rng_data/i___206_carry__3_i_4/O
                         net (fo=2, routed)           1.146    10.701    chua_rng_data/i___206_carry__3_i_4_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.355    11.056 r  chua_rng_data/i___206_carry__3_i_8/O
                         net (fo=1, routed)           0.000    11.056    chua_rng_data/i___206_carry__3_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.483 r  chua_rng_data/chua_f1_inferred__0/i___206_carry__3/O[1]
                         net (fo=3, routed)           0.653    12.137    chua_rng_data/chua_f1_inferred__0/i___206_carry__3_n_6
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    12.469 f  chua_rng_data/i___288_carry__1_i_10/O
                         net (fo=2, routed)           1.126    13.595    chua_rng_data/i___288_carry__1_i_10_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.354    13.949 r  chua_rng_data/i___288_carry__1_i_2/O
                         net (fo=2, routed)           0.445    14.394    chua_rng_data/i___288_carry__1_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    14.726 r  chua_rng_data/i___288_carry__1_i_6/O
                         net (fo=1, routed)           0.000    14.726    chua_rng_data/i___288_carry__1_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.124 r  chua_rng_data/chua_f1_inferred__0/i___288_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.124    chua_rng_data/chua_f1_inferred__0/i___288_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.458 f  chua_rng_data/chua_f1_inferred__0/i___288_carry__2/O[1]
                         net (fo=5, routed)           0.837    16.295    chua_rng_data/chua_f12_in[25]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.303    16.598 r  chua_rng_data/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.598    chua_rng_data/i__carry__0_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.974 r  chua_rng_data/chua_f0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.974    chua_rng_data/chua_f0_inferred__0/i__carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.213 r  chua_rng_data/chua_f0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.822    18.035    chua_rng_data/chua_f00_in[28]
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.329    18.364 f  chua_rng_data/x4__1_carry__6_i_9/O
                         net (fo=2, routed)           0.839    19.203    chua_rng_data/x4__1_carry__6_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.332    19.535 r  chua_rng_data/x4__1_carry__6_i_2/O
                         net (fo=2, routed)           1.091    20.626    chua_rng_data/x4__1_carry__6_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.222 r  chua_rng_data/x4__1_carry__6/O[3]
                         net (fo=4, routed)           1.161    22.383    chua_rng_data/x4[31]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    26.221 r  chua_rng_data/x3__0/P[14]
                         net (fo=53, routed)          2.114    28.335    chua_rng_data/x3__0_n_91
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.459 r  chua_rng_data/x[16]_i_9/O
                         net (fo=1, routed)           0.000    28.459    chua_rng_data/x[16]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.991 r  chua_rng_data/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.991    chua_rng_data/x_reg[16]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.304 r  chua_rng_data/x_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    29.304    chua_rng_data/x_reg[20]_i_1_n_4
    SLICE_X33Y43         FDCE                                         r  chua_rng_data/x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.445    88.140    chua_rng_data/CLK
    SLICE_X33Y43         FDCE                                         r  chua_rng_data/x_reg[23]/C
                         clock pessimism              0.274    88.414    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.062    88.441    chua_rng_data/x_reg[23]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -29.304    
  -------------------------------------------------------------------
                         slack                                 59.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.226ns (53.603%)  route 0.196ns (46.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.564     1.468    clk_div_u4/clkout_r_reg_0
    SLICE_X37Y49         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  clk_div_u4/cnter_reg[3]/Q
                         net (fo=5, routed)           0.196     1.791    clk_div_u4/cnter_reg_n_0_[3]
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.889 r  clk_div_u4/cnter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    clk_div_u4/cnter[0]
    SLICE_X36Y50         FDCE                                         r  clk_div_u4/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.830     1.980    clk_div_u4/clkout_r_reg_0
    SLICE_X36Y50         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.092     1.827    clk_div_u4/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.309%)  route 0.275ns (59.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.564     1.468    clk_div_u4/clkout_r_reg_0
    SLICE_X36Y49         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.275     1.884    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.929 r  clk_div_u4/cnter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.929    clk_div_u4/cnter[8]
    SLICE_X36Y50         FDCE                                         r  clk_div_u4/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.830     1.980    clk_div_u4/clkout_r_reg_0
    SLICE_X36Y50         FDCE                                         r  clk_div_u4/cnter_reg[8]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.092     1.827    clk_div_u4/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ran_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/z_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.251ns (47.414%)  route 0.278ns (52.586%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.466    sysclk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ran_num_reg[10]/Q
                         net (fo=3, routed)           0.278     1.885    chua_rng_data/Q[8]
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  chua_rng_data/z[20]_i_7/O
                         net (fo=1, routed)           0.000     1.930    chua_rng_data/z[20]_i_7_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.995 r  chua_rng_data/z_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.995    chua_rng_data/z_reg[20]_i_1_n_5
    SLICE_X30Y43         FDCE                                         r  chua_rng_data/z_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.981    chua_rng_data/CLK
    SLICE_X30Y43         FDCE                                         r  chua_rng_data/z_reg[22]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.134     1.865    chua_rng_data/z_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.114%)  route 0.329ns (63.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.466    clk_div_u4/clkout_r_reg_0
    SLICE_X36Y50         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.329     1.936    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.981 r  clk_div_u4/cnter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.981    clk_div_u4/cnter[3]
    SLICE_X37Y49         FDCE                                         r  clk_div_u4/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.833     1.982    clk_div_u4/clkout_r_reg_0
    SLICE_X37Y49         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.107     1.844    clk_div_u4/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.083%)  route 0.316ns (62.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.466    clk_div_u4/clkout_r_reg_0
    SLICE_X36Y50         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.316     1.922    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.967 r  clk_div_u4/cnter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.967    clk_div_u4/cnter[4]
    SLICE_X36Y49         FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.833     1.982    clk_div_u4/clkout_r_reg_0
    SLICE_X36Y49         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.091     1.828    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.114%)  route 0.329ns (63.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.466    clk_div_u4/clkout_r_reg_0
    SLICE_X36Y50         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.329     1.936    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X37Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.981 r  clk_div_u4/cnter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.981    clk_div_u4/cnter[2]
    SLICE_X37Y49         FDCE                                         r  clk_div_u4/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.833     1.982    clk_div_u4/clkout_r_reg_0
    SLICE_X37Y49         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.092     1.829    clk_div_u4/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.044%)  route 0.330ns (63.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.466    clk_div_u4/clkout_r_reg_0
    SLICE_X36Y50         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.330     1.937    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.982 r  clk_div_u4/cnter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.982    clk_div_u4/cnter[1]
    SLICE_X37Y49         FDCE                                         r  clk_div_u4/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.833     1.982    clk_div_u4/clkout_r_reg_0
    SLICE_X37Y49         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.091     1.828    clk_div_u4/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ran_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/z_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.287ns (50.763%)  route 0.278ns (49.237%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.466    sysclk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ran_num_reg[10]/Q
                         net (fo=3, routed)           0.278     1.885    chua_rng_data/Q[8]
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  chua_rng_data/z[20]_i_7/O
                         net (fo=1, routed)           0.000     1.930    chua_rng_data/z[20]_i_7_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.031 r  chua_rng_data/z_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.031    chua_rng_data/z_reg[20]_i_1_n_4
    SLICE_X30Y43         FDCE                                         r  chua_rng_data/z_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.981    chua_rng_data/CLK
    SLICE_X30Y43         FDCE                                         r  chua_rng_data/z_reg[23]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.134     1.865    chua_rng_data/z_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 chua_rng_data/running_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.251ns (45.522%)  route 0.300ns (54.478%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.563     1.467    chua_rng_data/CLK
    SLICE_X39Y43         FDCE                                         r  chua_rng_data/running_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  chua_rng_data/running_reg_rep/Q
                         net (fo=103, routed)         0.300     1.908    chua_rng_data/running_reg_rep_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.953 r  chua_rng_data/x[16]_i_8/O
                         net (fo=1, routed)           0.000     1.953    chua_rng_data/x[16]_i_8_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.018 r  chua_rng_data/x_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    chua_rng_data/x_reg[16]_i_1_n_6
    SLICE_X33Y42         FDCE                                         r  chua_rng_data/x_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    chua_rng_data/CLK
    SLICE_X33Y42         FDCE                                         r  chua_rng_data/x_reg[17]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.105     1.835    chua_rng_data/x_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ran_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            chua_rng_data/x_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.252ns (44.262%)  route 0.317ns (55.738%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.562     1.466    sysclk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ran_num_reg[10]/Q
                         net (fo=3, routed)           0.317     1.924    chua_rng_data/Q[8]
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.969 r  chua_rng_data/x[20]_i_7/O
                         net (fo=1, routed)           0.000     1.969    chua_rng_data/x[20]_i_7_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.035 r  chua_rng_data/x_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.035    chua_rng_data/x_reg[20]_i_1_n_5
    SLICE_X33Y43         FDCE                                         r  chua_rng_data/x_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.832     1.981    chua_rng_data/CLK
    SLICE_X33Y43         FDCE                                         r  chua_rng_data/x_reg[22]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X33Y43         FDCE (Hold_fdce_C_D)         0.105     1.836    chua_rng_data/x_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y44   ran_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y42   ran_num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y42   ran_num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y44   ran_num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y44   ran_num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y42   ran_num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X32Y43   ran_num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y44   ran_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y44   ran_num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y44   ran_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y44   ran_num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y42   ran_num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y42   ran_num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y42   ran_num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y42   ran_num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y44   ran_num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y44   ran_num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y44   ran_num_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y44   ran_num_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y44   ran_num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y44   ran_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y42   ran_num_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y42   ran_num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y42   ran_num_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y42   ran_num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y44   ran_num_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y44   ran_num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y44   ran_num_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y44   ran_num_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           254 Endpoints
Min Delay           254 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 1.587ns (20.239%)  route 6.254ns (79.761%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.599     7.062    drv_uart_u0/btn0_IBUF
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.186 f  drv_uart_u0/uart_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.655     7.841    drv_uart_u0_n_14
    SLICE_X41Y36         FDPE                                         f  uart_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[7]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 1.582ns (20.226%)  route 6.239ns (79.774%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.395     6.858    drv_uart_u0/btn0_IBUF
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.119     6.977 f  drv_uart_u0/uart_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.844     7.821    drv_uart_u0_n_9
    SLICE_X45Y40         FDCE                                         f  uart_data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 1.587ns (20.397%)  route 6.194ns (79.603%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.550     7.013    drv_uart_u0/btn0_IBUF
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.137 f  drv_uart_u0/uart_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.643     7.780    drv_uart_u0_n_20
    SLICE_X42Y37         FDPE                                         f  uart_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 1.615ns (20.830%)  route 6.138ns (79.170%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.599     7.062    drv_uart_u0/btn0_IBUF
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.152     7.214 f  drv_uart_u0/uart_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539     7.753    drv_uart_u0_n_13
    SLICE_X40Y37         LDCE                                         f  uart_data_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 1.615ns (20.841%)  route 6.134ns (79.159%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.599     7.062    drv_uart_u0/btn0_IBUF
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.152     7.214 f  drv_uart_u0/uart_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.535     7.749    drv_uart_u0_n_13
    SLICE_X41Y37         FDCE                                         f  uart_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_ready_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 1.587ns (20.558%)  route 6.133ns (79.442%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.493     6.956    drv_uart_u0/btn0_IBUF
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.080 f  drv_uart_u0/uart_ready_i_1/O
                         net (fo=1, routed)           0.640     7.720    drv_uart_u0_n_25
    SLICE_X44Y40         FDCE                                         f  uart_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 1.615ns (20.928%)  route 6.102ns (79.072%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.550     7.013    drv_uart_u0/btn0_IBUF
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.152     7.165 f  drv_uart_u0/uart_data_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.551     7.717    drv_uart_u0_n_19
    SLICE_X44Y38         LDCE                                         f  uart_data_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[4]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 1.615ns (20.940%)  route 6.097ns (79.060%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.550     7.013    drv_uart_u0/btn0_IBUF
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.152     7.165 f  drv_uart_u0/uart_data_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.547     7.712    drv_uart_u0_n_19
    SLICE_X45Y38         FDCE                                         f  uart_data_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 1.587ns (20.637%)  route 6.103ns (79.363%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.353     6.816    drv_uart_u0/btn0_IBUF
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.940 f  drv_uart_u0/uart_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.750     7.690    drv_uart_u0_n_18
    SLICE_X45Y36         FDPE                                         f  uart_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_data_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 1.582ns (20.595%)  route 6.100ns (79.405%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.395     6.858    drv_uart_u0/btn0_IBUF
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.119     6.977 f  drv_uart_u0/uart_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.704     7.681    drv_uart_u0_n_9
    SLICE_X45Y39         LDCE                                         f  uart_data_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_lfsr/random_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            my_lfsr/random_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDPE                         0.000     0.000 r  my_lfsr/random_reg[7]/C
    SLICE_X36Y42         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  my_lfsr/random_reg[7]/Q
                         net (fo=1, routed)           0.113     0.254    my_lfsr/random[7]
    SLICE_X37Y43         FDCE                                         r  my_lfsr/random_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/random_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/random_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.520%)  route 0.130ns (50.480%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  my_lfsr/random_reg[9]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  my_lfsr/random_reg[9]/Q
                         net (fo=2, routed)           0.130     0.258    my_lfsr/Q[7]
    SLICE_X37Y43         FDPE                                         r  my_lfsr/random_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/random_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/random_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.572%)  route 0.122ns (46.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE                         0.000     0.000 r  my_lfsr/random_reg[14]/C
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_lfsr/random_reg[14]/Q
                         net (fo=2, routed)           0.122     0.263    my_lfsr/Q[12]
    SLICE_X37Y43         FDPE                                         r  my_lfsr/random_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segment_data_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE                         0.000     0.000 r  Segment_data_reg[6]_C/C
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Segment_data_reg[6]_C/Q
                         net (fo=1, routed)           0.086     0.227    Segment_data_reg[6]_C_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  datach1[6]_i_1/O
                         net (fo=4, routed)           0.000     0.272    datach1[6]_i_1_n_0
    SLICE_X37Y47         FDPE                                         r  Segment_data_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         LDCE                         0.000     0.000 r  uart_data_reg[1]_LDC/G
    SLICE_X40Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_data_reg[1]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    drv_uart_u0/uart_data_reg[1]_C_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  drv_uart_u0/uart_data[1]_C_i_1/O
                         net (fo=4, routed)           0.000     0.289    uart_data[1]
    SLICE_X41Y37         FDCE                                         r  uart_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segment_data_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE                         0.000     0.000 r  Segment_data_reg[1]_C/C
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Segment_data_reg[1]_C/Q
                         net (fo=1, routed)           0.082     0.246    Segment_data_reg[1]_C_n_0
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  datach1[1]_i_1/O
                         net (fo=4, routed)           0.000     0.291    datach1[1]_i_1_n_0
    SLICE_X39Y44         FDPE                                         r  Segment_data_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_data_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE                         0.000     0.000 r  uart_data_reg[2]_C/C
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  uart_data_reg[2]_C/Q
                         net (fo=1, routed)           0.082     0.249    drv_uart_u0/uart_data_reg[2]_C_1
    SLICE_X47Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.294 r  drv_uart_u0/uart_data[2]_C_i_1/O
                         net (fo=4, routed)           0.000     0.294    uart_data[2]
    SLICE_X47Y38         FDPE                                         r  uart_data_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.191ns (62.873%)  route 0.113ns (37.127%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE                         0.000     0.000 r  uart_ready_reg/C
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  uart_ready_reg/Q
                         net (fo=2, routed)           0.113     0.259    drv_uart_u0/uart_ready
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  drv_uart_u0/FSM_sequential_fsm_statu[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    drv_uart_u0/FSM_sequential_fsm_statu[2]_i_1_n_0
    SLICE_X46Y40         FDCE                                         r  drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         LDCE                         0.000     0.000 r  uart_data_reg[5]_LDC/G
    SLICE_X46Y39         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_data_reg[5]_LDC/Q
                         net (fo=1, routed)           0.082     0.260    drv_uart_u0/uart_data_reg[5]_C_0
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.305 r  drv_uart_u0/uart_data[5]_C_i_1/O
                         net (fo=4, routed)           0.000     0.305    uart_data[5]
    SLICE_X47Y39         FDPE                                         r  uart_data_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/random_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            my_lfsr/random_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDPE                         0.000     0.000 r  my_lfsr/random_reg[10]/C
    SLICE_X37Y43         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  my_lfsr/random_reg[10]/Q
                         net (fo=3, routed)           0.084     0.212    my_lfsr/Q[8]
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.099     0.311 r  my_lfsr/p_0_out/O
                         net (fo=1, routed)           0.000     0.311    my_lfsr/p_0_out__0[0]
    SLICE_X37Y43         FDPE                                         r  my_lfsr/random_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 4.104ns (55.383%)  route 3.306ns (44.617%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.566     5.110    clk_div_u3/CLK
    SLICE_X37Y48         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.456     5.566 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=3, routed)           0.825     6.391    clk_div_u3/CLK_ADC
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.515 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.481     8.996    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.520 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.520    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.711ns  (logic 0.612ns (35.778%)  route 1.099ns (64.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.109    chua_rng_data/CLK
    SLICE_X39Y43         FDCE                                         r  chua_rng_data/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.565 f  chua_rng_data/done_reg/Q
                         net (fo=17, routed)          1.099     6.664    chua_rng_data/data_received
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.156     6.820 r  chua_rng_data/Save_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.820    chua_rng_data_n_10
    SLICE_X42Y38         FDPE                                         r  Save_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.609ns (36.066%)  route 1.080ns (63.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.109    chua_rng_data/CLK
    SLICE_X39Y43         FDCE                                         r  chua_rng_data/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.565 f  chua_rng_data/done_reg/Q
                         net (fo=17, routed)          1.080     6.645    chua_rng_data/data_received
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.153     6.798 r  chua_rng_data/Save_data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.798    chua_rng_data_n_12
    SLICE_X42Y38         FDCE                                         r  Save_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 0.745ns (44.088%)  route 0.945ns (55.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.107    chua_rng_data/CLK
    SLICE_X41Y38         FDCE                                         r  chua_rng_data/rand_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.419     5.526 r  chua_rng_data/rand_val_reg[7]/Q
                         net (fo=1, routed)           0.945     6.471    chua_rng_data/Send_data[7]
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326     6.797 r  chua_rng_data/Save_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.797    chua_rng_data_n_8
    SLICE_X43Y38         FDCE                                         r  Save_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 0.605ns (35.893%)  route 1.081ns (64.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.109    chua_rng_data/CLK
    SLICE_X39Y43         FDCE                                         r  chua_rng_data/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.565 f  chua_rng_data/done_reg/Q
                         net (fo=17, routed)          1.081     6.646    chua_rng_data/data_received
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.149     6.795 r  chua_rng_data/Save_data[9]_i_1/O
                         net (fo=1, routed)           0.000     6.795    chua_rng_data_n_6
    SLICE_X43Y38         FDCE                                         r  Save_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.679ns  (logic 0.580ns (34.553%)  route 1.099ns (65.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.109    chua_rng_data/CLK
    SLICE_X39Y43         FDCE                                         r  chua_rng_data/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.565 f  chua_rng_data/done_reg/Q
                         net (fo=17, routed)          1.099     6.664    chua_rng_data/data_received
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.788 r  chua_rng_data/Save_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.788    chua_rng_data_n_11
    SLICE_X42Y38         FDCE                                         r  Save_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.661ns  (logic 0.580ns (34.928%)  route 1.081ns (65.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.109    chua_rng_data/CLK
    SLICE_X39Y43         FDCE                                         r  chua_rng_data/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.565 f  chua_rng_data/done_reg/Q
                         net (fo=17, routed)          1.081     6.646    chua_rng_data/data_received
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.770 r  chua_rng_data/Save_data[8]_i_1/O
                         net (fo=1, routed)           0.000     6.770    chua_rng_data_n_7
    SLICE_X43Y38         FDPE                                         r  Save_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.660ns  (logic 0.580ns (34.949%)  route 1.080ns (65.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.109    chua_rng_data/CLK
    SLICE_X39Y43         FDCE                                         r  chua_rng_data/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.565 f  chua_rng_data/done_reg/Q
                         net (fo=17, routed)          1.080     6.645    chua_rng_data/data_received
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.769 r  chua_rng_data/Save_data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.769    chua_rng_data_n_13
    SLICE_X42Y38         FDCE                                         r  Save_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.609ns  (logic 0.580ns (36.046%)  route 1.029ns (63.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.565     5.109    chua_rng_data/CLK
    SLICE_X39Y43         FDCE                                         r  chua_rng_data/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.565 f  chua_rng_data/done_reg/Q
                         net (fo=17, routed)          1.029     6.594    chua_rng_data/data_received
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.718 r  chua_rng_data/Save_data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.718    chua_rng_data_n_9
    SLICE_X43Y38         FDCE                                         r  Save_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.520ns  (logic 0.580ns (38.155%)  route 0.940ns (61.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.563     5.107    chua_rng_data/CLK
    SLICE_X40Y38         FDCE                                         r  chua_rng_data/rand_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  chua_rng_data/rand_val_reg[12]/Q
                         net (fo=1, routed)           0.940     6.503    chua_rng_data/Send_data[12]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.627 r  chua_rng_data/Save_data[12]_i_1/O
                         net (fo=1, routed)           0.000     6.627    chua_rng_data_n_3
    SLICE_X42Y38         FDCE                                         r  Save_data_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.189ns (53.064%)  route 0.167ns (46.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X41Y38         FDCE                                         r  chua_rng_data/rand_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  chua_rng_data/rand_val_reg[5]/Q
                         net (fo=1, routed)           0.167     1.773    chua_rng_data/Send_data[5]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.048     1.821 r  chua_rng_data/Save_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    chua_rng_data_n_10
    SLICE_X42Y38         FDPE                                         r  Save_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.190ns (49.982%)  route 0.190ns (50.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X40Y38         FDCE                                         r  chua_rng_data/rand_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  chua_rng_data/rand_val_reg[3]/Q
                         net (fo=1, routed)           0.190     1.796    chua_rng_data/Send_data[3]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.049     1.845 r  chua_rng_data/Save_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    chua_rng_data_n_12
    SLICE_X42Y38         FDCE                                         r  Save_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.183ns (47.635%)  route 0.201ns (52.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X41Y38         FDCE                                         r  chua_rng_data/rand_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  chua_rng_data/rand_val_reg[1]/Q
                         net (fo=1, routed)           0.201     1.807    chua_rng_data/Send_data[1]
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.042     1.849 r  chua_rng_data/Save_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    chua_rng_data_n_14
    SLICE_X43Y38         FDPE                                         r  Save_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.226ns (54.796%)  route 0.186ns (45.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X41Y38         FDCE                                         r  chua_rng_data/rand_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  chua_rng_data/rand_val_reg[8]/Q
                         net (fo=1, routed)           0.186     1.779    chua_rng_data/Send_data[8]
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.098     1.877 r  chua_rng_data/Save_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.877    chua_rng_data_n_7
    SLICE_X43Y38         FDPE                                         r  Save_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.227ns (52.090%)  route 0.209ns (47.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X41Y38         FDCE                                         r  chua_rng_data/rand_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  chua_rng_data/rand_val_reg[6]/Q
                         net (fo=1, routed)           0.209     1.801    chua_rng_data/Send_data[6]
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.099     1.900 r  chua_rng_data/Save_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.900    chua_rng_data_n_9
    SLICE_X43Y38         FDCE                                         r  Save_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.184ns (41.227%)  route 0.262ns (58.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X41Y38         FDCE                                         r  chua_rng_data/rand_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  chua_rng_data/rand_val_reg[13]/Q
                         net (fo=1, routed)           0.262     1.868    chua_rng_data/Send_data[13]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.043     1.911 r  chua_rng_data/Save_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.911    chua_rng_data_n_2
    SLICE_X42Y38         FDCE                                         r  Save_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.189%)  route 0.266ns (58.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X40Y39         FDCE                                         r  chua_rng_data/rand_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  chua_rng_data/rand_val_reg[14]/Q
                         net (fo=1, routed)           0.266     1.871    chua_rng_data/Send_data[14]
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.916 r  chua_rng_data/Save_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.916    chua_rng_data_n_1
    SLICE_X43Y38         FDCE                                         r  Save_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.185ns (40.817%)  route 0.268ns (59.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X40Y39         FDCE                                         r  chua_rng_data/rand_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  chua_rng_data/rand_val_reg[11]/Q
                         net (fo=1, routed)           0.268     1.874    chua_rng_data/Send_data[11]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.044     1.918 r  chua_rng_data/Save_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.918    chua_rng_data_n_4
    SLICE_X42Y38         FDCE                                         r  Save_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.038%)  route 0.267ns (58.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X40Y39         FDCE                                         r  chua_rng_data/rand_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  chua_rng_data/rand_val_reg[15]/Q
                         net (fo=1, routed)           0.267     1.873    chua_rng_data/Send_data[15]
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  chua_rng_data/Save_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.918    chua_rng_data_n_0
    SLICE_X43Y38         FDCE                                         r  Save_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rand_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Save_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.902%)  route 0.269ns (59.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.561     1.465    chua_rng_data/CLK
    SLICE_X40Y38         FDCE                                         r  chua_rng_data/rand_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  chua_rng_data/rand_val_reg[0]/Q
                         net (fo=1, routed)           0.269     1.874    chua_rng_data/Send_data[0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.919 r  chua_rng_data/Save_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    chua_rng_data_n_15
    SLICE_X43Y38         FDPE                                         r  Save_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           415 Endpoints
Min Delay           415 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/STEPS_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.587ns (21.806%)  route 5.691ns (78.194%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         4.985     6.448    chua_rng_data/btn0_IBUF
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.572 r  chua_rng_data/STEPS[11]_i_1/O
                         net (fo=8, routed)           0.706     7.278    chua_rng_data/STEPS
    SLICE_X42Y42         FDRE                                         r  chua_rng_data/STEPS_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.446     4.811    chua_rng_data/CLK
    SLICE_X42Y42         FDRE                                         r  chua_rng_data/STEPS_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/STEPS_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.587ns (21.806%)  route 5.691ns (78.194%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         4.985     6.448    chua_rng_data/btn0_IBUF
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.572 r  chua_rng_data/STEPS[11]_i_1/O
                         net (fo=8, routed)           0.706     7.278    chua_rng_data/STEPS
    SLICE_X42Y42         FDRE                                         r  chua_rng_data/STEPS_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.446     4.811    chua_rng_data/CLK
    SLICE_X42Y42         FDRE                                         r  chua_rng_data/STEPS_reg[8]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/STEPS_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.587ns (21.806%)  route 5.691ns (78.194%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         4.985     6.448    chua_rng_data/btn0_IBUF
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.572 r  chua_rng_data/STEPS[11]_i_1/O
                         net (fo=8, routed)           0.706     7.278    chua_rng_data/STEPS
    SLICE_X42Y42         FDRE                                         r  chua_rng_data/STEPS_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.446     4.811    chua_rng_data/CLK
    SLICE_X42Y42         FDRE                                         r  chua_rng_data/STEPS_reg[9]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/STEPS_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.149ns  (logic 1.587ns (22.199%)  route 5.562ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         4.985     6.448    chua_rng_data/btn0_IBUF
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.572 r  chua_rng_data/STEPS[11]_i_1/O
                         net (fo=8, routed)           0.577     7.149    chua_rng_data/STEPS
    SLICE_X40Y43         FDRE                                         r  chua_rng_data/STEPS_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.447     4.812    chua_rng_data/CLK
    SLICE_X40Y43         FDRE                                         r  chua_rng_data/STEPS_reg[11]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/STEPS_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.149ns  (logic 1.587ns (22.199%)  route 5.562ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         4.985     6.448    chua_rng_data/btn0_IBUF
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.572 r  chua_rng_data/STEPS[11]_i_1/O
                         net (fo=8, routed)           0.577     7.149    chua_rng_data/STEPS
    SLICE_X40Y43         FDRE                                         r  chua_rng_data/STEPS_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.447     4.812    chua_rng_data/CLK
    SLICE_X40Y43         FDRE                                         r  chua_rng_data/STEPS_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/STEPS_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.149ns  (logic 1.587ns (22.199%)  route 5.562ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         4.985     6.448    chua_rng_data/btn0_IBUF
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.572 r  chua_rng_data/STEPS[11]_i_1/O
                         net (fo=8, routed)           0.577     7.149    chua_rng_data/STEPS
    SLICE_X40Y43         FDRE                                         r  chua_rng_data/STEPS_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.447     4.812    chua_rng_data/CLK
    SLICE_X40Y43         FDRE                                         r  chua_rng_data/STEPS_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/STEPS_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.149ns  (logic 1.587ns (22.199%)  route 5.562ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         4.985     6.448    chua_rng_data/btn0_IBUF
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.572 r  chua_rng_data/STEPS[11]_i_1/O
                         net (fo=8, routed)           0.577     7.149    chua_rng_data/STEPS
    SLICE_X40Y43         FDRE                                         r  chua_rng_data/STEPS_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.447     4.812    chua_rng_data/CLK
    SLICE_X40Y43         FDRE                                         r  chua_rng_data/STEPS_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/z_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.993ns  (logic 1.463ns (20.920%)  route 5.530ns (79.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.530     6.993    chua_rng_data/btn0_IBUF
    SLICE_X30Y40         FDCE                                         f  chua_rng_data/z_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443     4.808    chua_rng_data/CLK
    SLICE_X30Y40         FDCE                                         r  chua_rng_data/z_reg[10]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/z_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.993ns  (logic 1.463ns (20.920%)  route 5.530ns (79.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.530     6.993    chua_rng_data/btn0_IBUF
    SLICE_X30Y40         FDCE                                         f  chua_rng_data/z_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443     4.808    chua_rng_data/CLK
    SLICE_X30Y40         FDCE                                         r  chua_rng_data/z_reg[11]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            chua_rng_data/z_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.993ns  (logic 1.463ns (20.920%)  route 5.530ns (79.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=272, routed)         5.530     6.993    chua_rng_data/btn0_IBUF
    SLICE_X30Y40         FDCE                                         f  chua_rng_data/z_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443     4.808    chua_rng_data/CLK
    SLICE_X30Y40         FDCE                                         r  chua_rng_data/z_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_lfsr/random_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ran_num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  my_lfsr/random_reg[8]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  my_lfsr/random_reg[8]/Q
                         net (fo=2, routed)           0.131     0.259    random[8]
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[8]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ran_num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDPE                         0.000     0.000 r  my_lfsr/random_reg[11]/C
    SLICE_X37Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  my_lfsr/random_reg[11]/Q
                         net (fo=2, routed)           0.122     0.263    random[11]
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[11]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ran_num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE                         0.000     0.000 r  my_lfsr/random_reg[4]/C
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  my_lfsr/random_reg[4]/Q
                         net (fo=2, routed)           0.122     0.286    random[4]
    SLICE_X34Y44         FDRE                                         r  ran_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  ran_num_reg[4]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ran_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE                         0.000     0.000 r  my_lfsr/random_reg[2]/C
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  my_lfsr/random_reg[2]/Q
                         net (fo=2, routed)           0.123     0.287    random[2]
    SLICE_X34Y44         FDRE                                         r  ran_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  ran_num_reg[2]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ran_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE                         0.000     0.000 r  my_lfsr/random_reg[1]/C
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  my_lfsr/random_reg[1]/Q
                         net (fo=2, routed)           0.123     0.287    random[1]
    SLICE_X34Y44         FDRE                                         r  ran_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  ran_num_reg[1]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ran_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE                         0.000     0.000 r  my_lfsr/random_reg[3]/C
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  my_lfsr/random_reg[3]/Q
                         net (fo=2, routed)           0.123     0.287    random[3]
    SLICE_X34Y44         FDRE                                         r  ran_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  ran_num_reg[3]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ran_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.798%)  route 0.167ns (54.202%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  my_lfsr/random_reg[12]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_lfsr/random_reg[12]/Q
                         net (fo=3, routed)           0.167     0.308    random[12]
    SLICE_X35Y44         FDRE                                         r  ran_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  ran_num_reg[12]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ran_num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.157%)  route 0.191ns (59.843%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE                         0.000     0.000 r  my_lfsr/random_reg[9]/C
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  my_lfsr/random_reg[9]/Q
                         net (fo=2, routed)           0.191     0.319    random[9]
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[9]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ran_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.460%)  route 0.183ns (56.540%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDPE                         0.000     0.000 r  my_lfsr/random_reg[0]/C
    SLICE_X37Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  my_lfsr/random_reg[0]/Q
                         net (fo=2, routed)           0.183     0.324    random[0]
    SLICE_X35Y44         FDRE                                         r  ran_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  ran_num_reg[0]/C

Slack:                    inf
  Source:                 my_lfsr/random_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ran_num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.737%)  route 0.202ns (61.263%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDPE                         0.000     0.000 r  my_lfsr/random_reg[10]/C
    SLICE_X37Y43         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  my_lfsr/random_reg[10]/Q
                         net (fo=3, routed)           0.202     0.330    random[10]
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.831     1.980    sysclk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ran_num_reg[10]/C





