/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_70b3cfd759cc4b54926352e95f41141f.v:1.2-4.12" *)
module top(TETR, LACL, YFP, GFP);
  wire _0_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_70b3cfd759cc4b54926352e95f41141f.v:1.57-1.60" *)
  output GFP;
  wire GFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_70b3cfd759cc4b54926352e95f41141f.v:1.32-1.36" *)
  input LACL;
  wire LACL;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_70b3cfd759cc4b54926352e95f41141f.v:1.20-1.24" *)
  input TETR;
  wire TETR;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_70b3cfd759cc4b54926352e95f41141f.v:1.45-1.48" *)
  output YFP;
  wire YFP;
  \$_NOR_  _1_ (
    .A(TETR),
    .B(LACL),
    .Y(_0_)
  );
  \$_NOT_  _2_ (
    .A(_0_),
    .Y(YFP)
  );
  assign GFP = LACL;
endmodule
