<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3456" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3456{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3456{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3456{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3456{left:69px;bottom:1084px;}
#t5_3456{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3456{left:95px;bottom:1071px;letter-spacing:-0.19px;word-spacing:-0.37px;}
#t7_3456{left:69px;bottom:1045px;}
#t8_3456{left:95px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t9_3456{left:69px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_3456{left:69px;bottom:955px;letter-spacing:0.18px;}
#tb_3456{left:150px;bottom:955px;letter-spacing:0.22px;word-spacing:-0.04px;}
#tc_3456{left:69px;bottom:930px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_3456{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_3456{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tf_3456{left:69px;bottom:880px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tg_3456{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3456{left:69px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.73px;}
#ti_3456{left:69px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3456{left:69px;bottom:795px;}
#tk_3456{left:95px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3456{left:69px;bottom:773px;}
#tm_3456{left:95px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_3456{left:69px;bottom:750px;}
#to_3456{left:95px;bottom:753px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_3456{left:69px;bottom:727px;}
#tq_3456{left:95px;bottom:730px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tr_3456{left:69px;bottom:704px;}
#ts_3456{left:95px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3456{left:69px;bottom:681px;}
#tu_3456{left:95px;bottom:684px;letter-spacing:-0.18px;}
#tv_3456{left:162px;bottom:684px;letter-spacing:-0.07px;}
#tw_3456{left:181px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_3456{left:69px;bottom:658px;}
#ty_3456{left:95px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3456{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t10_3456{left:69px;bottom:620px;letter-spacing:-0.26px;word-spacing:-0.39px;}
#t11_3456{left:69px;bottom:552px;letter-spacing:0.17px;}
#t12_3456{left:150px;bottom:552px;letter-spacing:0.21px;word-spacing:0.04px;}
#t13_3456{left:69px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3456{left:69px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_3456{left:69px;bottom:486px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#t16_3456{left:69px;bottom:469px;letter-spacing:-0.17px;word-spacing:-1.12px;}
#t17_3456{left:69px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t18_3456{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3456{left:69px;bottom:411px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1a_3456{left:69px;bottom:394px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1b_3456{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1c_3456{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_3456{left:69px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_3456{left:69px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_3456{left:69px;bottom:302px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1g_3456{left:69px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3456{left:69px;bottom:269px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1i_3456{left:69px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_3456{left:69px;bottom:228px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1k_3456{left:440px;bottom:187px;letter-spacing:-0.13px;}
#t1l_3456{left:122px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t1m_3456{left:122px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1n_3456{left:122px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.43px;}

.s1_3456{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3456{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3456{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3456{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3456{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3456{font-size:14px;font-family:Arial_b5v;color:#000;}
.s7_3456{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3456" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3456Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3456" style="-webkit-user-select: none;"><object width="935" height="1210" data="3456/3456.svg" type="image/svg+xml" id="pdf3456" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3456" class="t s1_3456">12-20 </span><span id="t2_3456" class="t s1_3456">Vol. 3A </span>
<span id="t3_3456" class="t s2_3456">MEMORY CACHE CONTROL </span>
<span id="t4_3456" class="t s3_3456">• </span><span id="t5_3456" class="t s4_3456">(Pentium 4, Intel Xeon, and later processors only.) Writing to control register CR4 to modify the PSE, PGE, or </span>
<span id="t6_3456" class="t s4_3456">PAE flag. </span>
<span id="t7_3456" class="t s3_3456">• </span><span id="t8_3456" class="t s4_3456">Writing to control register CR4 to change the PCIDE flag from 1 to 0. </span>
<span id="t9_3456" class="t s4_3456">See Section 4.10, “Caching Translation Information,” for additional information about the TLBs. </span>
<span id="ta_3456" class="t s5_3456">12.10 </span><span id="tb_3456" class="t s5_3456">STORE BUFFER </span>
<span id="tc_3456" class="t s4_3456">Intel 64 and IA-32 processors temporarily store each write (store) to memory in a store buffer. The store buffer </span>
<span id="td_3456" class="t s4_3456">improves processor performance by allowing the processor to continue executing instructions without having to </span>
<span id="te_3456" class="t s4_3456">wait until a write to memory and/or to a cache is complete. It also allows writes to be delayed for more efficient use </span>
<span id="tf_3456" class="t s4_3456">of memory-access bus cycles. </span>
<span id="tg_3456" class="t s4_3456">In general, the existence of the store buffer is transparent to software, even in systems that use multiple proces- </span>
<span id="th_3456" class="t s4_3456">sors. The processor ensures that write operations are always carried out in program order. It also ensures that the </span>
<span id="ti_3456" class="t s4_3456">contents of the store buffer are always drained to memory in the following situations: </span>
<span id="tj_3456" class="t s3_3456">• </span><span id="tk_3456" class="t s4_3456">When an exception or interrupt is generated. </span>
<span id="tl_3456" class="t s3_3456">• </span><span id="tm_3456" class="t s4_3456">(P6 and more recent processor families only) When a serializing instruction is executed. </span>
<span id="tn_3456" class="t s3_3456">• </span><span id="to_3456" class="t s4_3456">When an I/O instruction is executed. </span>
<span id="tp_3456" class="t s3_3456">• </span><span id="tq_3456" class="t s4_3456">When a LOCK operation is performed. </span>
<span id="tr_3456" class="t s3_3456">• </span><span id="ts_3456" class="t s4_3456">(P6 and more recent processor families only) When a BINIT operation is performed. </span>
<span id="tt_3456" class="t s3_3456">• </span><span id="tu_3456" class="t s4_3456">(Pentium </span><span id="tv_3456" class="t s6_3456">III, </span><span id="tw_3456" class="t s4_3456">and more recent processor families only) When using an SFENCE instruction to order stores. </span>
<span id="tx_3456" class="t s3_3456">• </span><span id="ty_3456" class="t s4_3456">(Pentium 4 and more recent processor families only) When using an MFENCE instruction to order stores. </span>
<span id="tz_3456" class="t s4_3456">The discussion of write ordering in Section 9.2, “Memory Ordering,” gives a detailed description of the operation of </span>
<span id="t10_3456" class="t s4_3456">the store buffer. </span>
<span id="t11_3456" class="t s5_3456">12.11 </span><span id="t12_3456" class="t s5_3456">MEMORY TYPE RANGE REGISTERS (MTRRS) </span>
<span id="t13_3456" class="t s4_3456">The following section pertains only to the P6 and more recent processor families. </span>
<span id="t14_3456" class="t s4_3456">The memory type range registers (MTRRs) provide a mechanism for associating the memory types (see Section </span>
<span id="t15_3456" class="t s4_3456">12.3, “Methods of Caching Available”) with physical-address ranges in system memory. They allow the processor to </span>
<span id="t16_3456" class="t s4_3456">optimize operations for different types of memory such as RAM, ROM, frame-buffer memory, and memory-mapped </span>
<span id="t17_3456" class="t s4_3456">I/O devices. They also simplify system hardware design by eliminating the memory control pins used for this func- </span>
<span id="t18_3456" class="t s4_3456">tion on earlier IA-32 processors and the external logic needed to drive them. </span>
<span id="t19_3456" class="t s4_3456">The MTRR mechanism allows multiple ranges to be defined in physical memory, and it defines a set of model- </span>
<span id="t1a_3456" class="t s4_3456">specific registers (MSRs) for specifying the type of memory that is contained in each range. Table 12-8 shows the </span>
<span id="t1b_3456" class="t s4_3456">memory types that can be specified and their properties; Figure 12-4 shows the mapping of physical memory with </span>
<span id="t1c_3456" class="t s4_3456">MTRRs. See Section 12.3, “Methods of Caching Available,” for a more detailed description of each memory type. </span>
<span id="t1d_3456" class="t s4_3456">Following a hardware reset, the P6 and more recent processor families disable all the fixed and variable MTRRs, </span>
<span id="t1e_3456" class="t s4_3456">which in effect makes all of physical memory uncacheable. Initialization software should then set the MTRRs to a </span>
<span id="t1f_3456" class="t s4_3456">specific, system-defined memory map. Typically, the BIOS (basic input/output system) software configures the </span>
<span id="t1g_3456" class="t s4_3456">MTRRs. The operating system or executive is then free to modify the memory map using the normal page-level </span>
<span id="t1h_3456" class="t s4_3456">cacheability attributes. </span>
<span id="t1i_3456" class="t s4_3456">In a multiprocessor system using a processor in the P6 family or a more recent family, each processor MUST use </span>
<span id="t1j_3456" class="t s4_3456">the identical MTRR memory map so that software will have a consistent view of memory. </span>
<span id="t1k_3456" class="t s7_3456">NOTE </span>
<span id="t1l_3456" class="t s4_3456">In multiple processor systems, the operating system must maintain MTRR consistency between all </span>
<span id="t1m_3456" class="t s4_3456">the processors in the system (that is, all processors must use the same MTRR values). The P6 and </span>
<span id="t1n_3456" class="t s4_3456">more recent processor families provide no hardware support for maintaining this consistency. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
