{
  "module_name": "t4_hw.h",
  "hash_id": "f2c22f098171b5f9790ebc9431e3a5f51372a9014c9251a99697b206cc15b422",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb4/t4_hw.h",
  "human_readable_source": " \n\n#ifndef __T4_HW_H\n#define __T4_HW_H\n\n#include <linux/types.h>\n\nenum {\n\tNCHAN           = 4,     \n\tMAX_MTU         = 9600,  \n\tEEPROMSIZE      = 17408, \n\tEEPROMVSIZE     = 32768, \n\tEEPROMPFSIZE    = 1024,  \n\tRSS_NENTRIES    = 2048,  \n\tT6_RSS_NENTRIES = 4096,  \n\tTCB_SIZE        = 128,   \n\tNMTUS           = 16,    \n\tNCCTRL_WIN      = 32,    \n\tNTX_SCHED       = 8,     \n\tPM_NSTATS       = 5,     \n\tT6_PM_NSTATS    = 7,     \n\tMBOX_LEN        = 64,    \n\tTRACE_LEN       = 112,   \n\tFILTER_OPT_LEN  = 36,    \n};\n\nenum {\n\tCIM_NUM_IBQ    = 6,      \n\tCIM_NUM_OBQ    = 6,      \n\tCIM_NUM_OBQ_T5 = 8,      \n\tCIMLA_SIZE     = 2048,   \n\tCIM_PIFLA_SIZE = 64,     \n\tCIM_MALA_SIZE  = 64,     \n\tCIM_IBQ_SIZE   = 128,    \n\tCIM_OBQ_SIZE   = 128,    \n\tTPLA_SIZE      = 128,    \n\tULPRX_LA_SIZE  = 512,    \n};\n\n \nenum ctxt_type {\n\tCTXT_EGRESS,\n\tCTXT_INGRESS,\n\tCTXT_FLM,\n\tCTXT_CNM,\n};\n\nenum {\n\tSF_PAGE_SIZE = 256,            \n\tSF_SEC_SIZE = 64 * 1024,       \n};\n\nenum { RSP_TYPE_FLBUF, RSP_TYPE_CPL, RSP_TYPE_INTR };  \n\nenum { MBOX_OWNER_NONE, MBOX_OWNER_FW, MBOX_OWNER_DRV };     \n\nenum {\n\tSGE_MAX_WR_LEN = 512,      \n\tSGE_CTXT_SIZE = 24,        \n\tSGE_NTIMERS = 6,           \n\tSGE_NCOUNTERS = 4,         \n\tSGE_NDBQTIMERS = 8,        \n\tSGE_MAX_IQ_SIZE = 65520,\n\n\tSGE_TIMER_RSTRT_CNTR = 6,  \n\tSGE_TIMER_UPD_CIDX = 7,    \n\n\tSGE_EQ_IDXSIZE = 64,       \n\n\tSGE_INTRDST_PCI = 0,       \n\tSGE_INTRDST_IQ = 1,        \n\n\tSGE_UPDATEDEL_NONE = 0,    \n\tSGE_UPDATEDEL_INTR = 1,    \n\tSGE_UPDATEDEL_STPG = 2,    \n\tSGE_UPDATEDEL_BOTH = 3,    \n\n\tSGE_HOSTFCMODE_NONE = 0,   \n\tSGE_HOSTFCMODE_IQ = 1,     \n\tSGE_HOSTFCMODE_STPG = 2,   \n\tSGE_HOSTFCMODE_BOTH = 3,   \n\n\tSGE_FETCHBURSTMIN_16B = 0, \n\tSGE_FETCHBURSTMIN_32B = 1,\n\tSGE_FETCHBURSTMIN_64B = 2,\n\tSGE_FETCHBURSTMIN_128B = 3,\n\n\tSGE_FETCHBURSTMAX_64B = 0, \n\tSGE_FETCHBURSTMAX_128B = 1,\n\tSGE_FETCHBURSTMAX_256B = 2,\n\tSGE_FETCHBURSTMAX_512B = 3,\n\n\tSGE_CIDXFLUSHTHRESH_1 = 0, \n\tSGE_CIDXFLUSHTHRESH_2 = 1,\n\tSGE_CIDXFLUSHTHRESH_4 = 2,\n\tSGE_CIDXFLUSHTHRESH_8 = 3,\n\tSGE_CIDXFLUSHTHRESH_16 = 4,\n\tSGE_CIDXFLUSHTHRESH_32 = 5,\n\tSGE_CIDXFLUSHTHRESH_64 = 6,\n\tSGE_CIDXFLUSHTHRESH_128 = 7,\n\n\tSGE_INGPADBOUNDARY_SHIFT = 5, \n};\n\n \nenum pcie_memwin {\n\tMEMWIN_NIC      = 0,\n\tMEMWIN_RSVD1    = 1,\n\tMEMWIN_RSVD2    = 2,\n\tMEMWIN_RDMA     = 3,\n\tMEMWIN_RSVD4    = 4,\n\tMEMWIN_FOISCSI  = 5,\n\tMEMWIN_CSIOSTOR = 6,\n\tMEMWIN_RSVD7    = 7,\n};\n\nstruct sge_qstat {                 \n\t__be32 qid;\n\t__be16 cidx;\n\t__be16 pidx;\n};\n\n \nstruct rsp_ctrl {\n\t__be32 hdrbuflen_pidx;\n\t__be32 pldbuflen_qid;\n\tunion {\n\t\tu8 type_gen;\n\t\t__be64 last_flit;\n\t};\n};\n\n#define RSPD_NEWBUF_S    31\n#define RSPD_NEWBUF_V(x) ((x) << RSPD_NEWBUF_S)\n#define RSPD_NEWBUF_F    RSPD_NEWBUF_V(1U)\n\n#define RSPD_LEN_S    0\n#define RSPD_LEN_M    0x7fffffff\n#define RSPD_LEN_G(x) (((x) >> RSPD_LEN_S) & RSPD_LEN_M)\n\n#define RSPD_QID_S    RSPD_LEN_S\n#define RSPD_QID_M    RSPD_LEN_M\n#define RSPD_QID_G(x) RSPD_LEN_G(x)\n\n#define RSPD_GEN_S    7\n\n#define RSPD_TYPE_S    4\n#define RSPD_TYPE_M    0x3\n#define RSPD_TYPE_G(x) (((x) >> RSPD_TYPE_S) & RSPD_TYPE_M)\n\n \n#define QINTR_CNT_EN_S    0\n#define QINTR_CNT_EN_V(x) ((x) << QINTR_CNT_EN_S)\n#define QINTR_CNT_EN_F    QINTR_CNT_EN_V(1U)\n\n#define QINTR_TIMER_IDX_S    1\n#define QINTR_TIMER_IDX_M    0x7\n#define QINTR_TIMER_IDX_V(x) ((x) << QINTR_TIMER_IDX_S)\n#define QINTR_TIMER_IDX_G(x) (((x) >> QINTR_TIMER_IDX_S) & QINTR_TIMER_IDX_M)\n\n \n#define FLASH_START(start)\t((start) * SF_SEC_SIZE)\n#define FLASH_MAX_SIZE(nsecs)\t((nsecs) * SF_SEC_SIZE)\n\nenum {\n\t \n\tFLASH_EXP_ROM_START_SEC = 0,\n\tFLASH_EXP_ROM_NSECS = 6,\n\tFLASH_EXP_ROM_START = FLASH_START(FLASH_EXP_ROM_START_SEC),\n\tFLASH_EXP_ROM_MAX_SIZE = FLASH_MAX_SIZE(FLASH_EXP_ROM_NSECS),\n\n\t \n\tFLASH_IBFT_START_SEC = 6,\n\tFLASH_IBFT_NSECS = 1,\n\tFLASH_IBFT_START = FLASH_START(FLASH_IBFT_START_SEC),\n\tFLASH_IBFT_MAX_SIZE = FLASH_MAX_SIZE(FLASH_IBFT_NSECS),\n\n\t \n\tFLASH_BOOTCFG_START_SEC = 7,\n\tFLASH_BOOTCFG_NSECS = 1,\n\tFLASH_BOOTCFG_START = FLASH_START(FLASH_BOOTCFG_START_SEC),\n\tFLASH_BOOTCFG_MAX_SIZE = FLASH_MAX_SIZE(FLASH_BOOTCFG_NSECS),\n\n\t \n\tFLASH_FW_START_SEC = 8,\n\tFLASH_FW_NSECS = 16,\n\tFLASH_FW_START = FLASH_START(FLASH_FW_START_SEC),\n\tFLASH_FW_MAX_SIZE = FLASH_MAX_SIZE(FLASH_FW_NSECS),\n\n\t \n\tFLASH_FWBOOTSTRAP_START_SEC = 27,\n\tFLASH_FWBOOTSTRAP_NSECS = 1,\n\tFLASH_FWBOOTSTRAP_START = FLASH_START(FLASH_FWBOOTSTRAP_START_SEC),\n\tFLASH_FWBOOTSTRAP_MAX_SIZE = FLASH_MAX_SIZE(FLASH_FWBOOTSTRAP_NSECS),\n\n\t \n\tFLASH_ISCSI_CRASH_START_SEC = 29,\n\tFLASH_ISCSI_CRASH_NSECS = 1,\n\tFLASH_ISCSI_CRASH_START = FLASH_START(FLASH_ISCSI_CRASH_START_SEC),\n\tFLASH_ISCSI_CRASH_MAX_SIZE = FLASH_MAX_SIZE(FLASH_ISCSI_CRASH_NSECS),\n\n\t \n\tFLASH_FCOE_CRASH_START_SEC = 30,\n\tFLASH_FCOE_CRASH_NSECS = 1,\n\tFLASH_FCOE_CRASH_START = FLASH_START(FLASH_FCOE_CRASH_START_SEC),\n\tFLASH_FCOE_CRASH_MAX_SIZE = FLASH_MAX_SIZE(FLASH_FCOE_CRASH_NSECS),\n\n\t \n\tFLASH_CFG_START_SEC = 31,\n\tFLASH_CFG_NSECS = 1,\n\tFLASH_CFG_START = FLASH_START(FLASH_CFG_START_SEC),\n\tFLASH_CFG_MAX_SIZE = FLASH_MAX_SIZE(FLASH_CFG_NSECS),\n\n\t \n\tFLASH_MIN_SIZE = FLASH_CFG_START + FLASH_CFG_MAX_SIZE,\n\n\tFLASH_FPGA_CFG_START_SEC = 15,\n\tFLASH_FPGA_CFG_START = FLASH_START(FLASH_FPGA_CFG_START_SEC),\n\n\t \n};\n\n#undef FLASH_START\n#undef FLASH_MAX_SIZE\n\n#define SGE_TIMESTAMP_S 0\n#define SGE_TIMESTAMP_M 0xfffffffffffffffULL\n#define SGE_TIMESTAMP_V(x) ((__u64)(x) << SGE_TIMESTAMP_S)\n#define SGE_TIMESTAMP_G(x) (((__u64)(x) >> SGE_TIMESTAMP_S) & SGE_TIMESTAMP_M)\n\n#define I2C_DEV_ADDR_A0\t\t0xa0\n#define I2C_DEV_ADDR_A2\t\t0xa2\n#define I2C_PAGE_SIZE\t\t0x100\n#define SFP_DIAG_TYPE_ADDR\t0x5c\n#define SFP_DIAG_TYPE_LEN\t0x1\n#define SFP_DIAG_ADDRMODE\tBIT(2)\n#define SFP_DIAG_IMPLEMENTED\tBIT(6)\n#define SFF_8472_COMP_ADDR\t0x5e\n#define SFF_8472_COMP_LEN\t0x1\n#define SFF_REV_ADDR\t\t0x1\n#define SFF_REV_LEN\t\t0x1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}