INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stage6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Top_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/axi_slave_fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_fifo_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/axi_slave_FFT_f_ps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_FFT_f_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
