-- VHDL Entity Messy_test.poetic_tester.generatedInstance
--
-- Created:
--          by - jean.nanchen.UNKNOWN (WEA30407)
--          at - 19:35:56 10.08.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY poetic_tester IS
    GENERIC( 
        baudRate       : real     := 9600.0;
        clockFrequency : real     := 100.0E6;
        dataBitNb      : positive := 8
    );
    PORT( 
        clock      : OUT    std_logic;
        D          : OUT    std_ulogic;
        DAC0_SCLK  : IN     std_ulogic;
        DAC0_SDO   : IN     std_ulogic;
        DAC0_SYNC  : IN     std_ulogic;
        enable     : OUT    std_ulogic;
        I          : OUT    std_ulogic;
        ledState_0 : IN     std_ulogic;
        ledState_1 : IN     std_ulogic;
        P          : OUT    std_ulogic;
        reset      : OUT    std_logic;
        USB_RX     : IN     std_ulogic;
        USB_TX     : OUT    std_ulogic
    );

END poetic_tester ;

