#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 12:38:08 2018
# Process ID: 8171
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1/system_wrapper.vdi
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/repos/elect/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top system_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_rgb2vga_0_0/system_rgb2vga_0_0.dcp' for cell 'system_i/rgb2vga_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0.dcp' for cell 'system_i/xlconstant_1'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:01:09 . Memory (MB): peak = 1906.602 ; gain = 488.465 ; free physical = 6212 ; free virtual = 11272
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/Basys3/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1906.602 ; gain = 757.145 ; free physical = 6226 ; free virtual = 11286
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.637 ; gain = 64.031 ; free physical = 6196 ; free virtual = 11257
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1deeda532

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11257
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1deeda532

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11257
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16fe6a299

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11257
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16fe6a299

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11257
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16fe6a299

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11257
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11257
Ending Logic Optimization Task | Checksum: 16fe6a299

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11257

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17c0753b2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11257
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 6196 ; free virtual = 11258
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.637 ; gain = 14.000 ; free physical = 6142 ; free virtual = 11209
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.637 ; gain = 0.000 ; free physical = 6080 ; free virtual = 11184
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12b74ec0b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1984.637 ; gain = 0.000 ; free physical = 6080 ; free virtual = 11184
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.637 ; gain = 0.000 ; free physical = 6089 ; free virtual = 11193

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f7b5ce9

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2008.645 ; gain = 24.008 ; free physical = 6089 ; free virtual = 11195

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20af29072

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2040.656 ; gain = 56.020 ; free physical = 6087 ; free virtual = 11194

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20af29072

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2040.656 ; gain = 56.020 ; free physical = 6087 ; free virtual = 11194
Phase 1 Placer Initialization | Checksum: 20af29072

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2040.656 ; gain = 56.020 ; free physical = 6087 ; free virtual = 11194

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1100b47e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6076 ; free virtual = 11182

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1100b47e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6076 ; free virtual = 11182

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12f294e9e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6077 ; free virtual = 11183

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1100b47e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6077 ; free virtual = 11183

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1100b47e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6077 ; free virtual = 11183

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11180

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11180

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11180
Phase 3 Detail Placement | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11180

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11180

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11181

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11181

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11181
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18a64f60a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6074 ; free virtual = 11181
Ending Placer Task | Checksum: 1181c4d20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.684 ; gain = 112.047 ; free physical = 6083 ; free virtual = 11189
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2096.684 ; gain = 0.000 ; free physical = 6084 ; free virtual = 11191
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2096.684 ; gain = 0.000 ; free physical = 6079 ; free virtual = 11185
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2096.684 ; gain = 0.000 ; free physical = 6084 ; free virtual = 11191
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2096.684 ; gain = 0.000 ; free physical = 6085 ; free virtual = 11191
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aaa92e84 ConstDB: 0 ShapeSum: 6d731e9c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c6681e17

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.328 ; gain = 6.645 ; free physical = 6076 ; free virtual = 11184
Post Restoration Checksum: NetGraph: 4e332582 NumContArr: 7834f895 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: c6681e17

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.320 ; gain = 18.637 ; free physical = 6070 ; free virtual = 11178

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c6681e17

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2138.316 ; gain = 41.633 ; free physical = 6040 ; free virtual = 11148

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c6681e17

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2138.316 ; gain = 41.633 ; free physical = 6040 ; free virtual = 11148
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 136b5aa5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11142
Phase 2 Router Initialization | Checksum: 136b5aa5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11142

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141
Phase 4 Rip-up And Reroute | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141
Phase 5 Delay and Skew Optimization | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141
Phase 6.1 Hold Fix Iter | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141
Phase 6 Post Hold Fix | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00151479 %
  Global Horizontal Routing Utilization  = 0.008329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2146.316 ; gain = 49.633 ; free physical = 6034 ; free virtual = 11141

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2148.316 ; gain = 51.633 ; free physical = 6033 ; free virtual = 11140

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2148.316 ; gain = 51.633 ; free physical = 6033 ; free virtual = 11140

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1c734eb9d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2148.316 ; gain = 51.633 ; free physical = 6033 ; free virtual = 11140
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2148.316 ; gain = 51.633 ; free physical = 6064 ; free virtual = 11172

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2148.320 ; gain = 51.637 ; free physical = 6064 ; free virtual = 11172
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2148.320 ; gain = 0.000 ; free physical = 6065 ; free virtual = 11173
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 12:41:05 2018...
