$date
	Tue Nov 25 20:04:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module analysis_tb $end
$var wire 1 ! z_moore $end
$var wire 1 " z_mealy $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$var reg 1 % x $end
$scope module DUT0 $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var wire 1 % x $end
$var parameter 2 & S0 $end
$var parameter 2 ' S1 $end
$var parameter 2 ( S2 $end
$var parameter 2 ) S3 $end
$var reg 2 * estado_atual [1:0] $end
$var reg 2 + proximo_estado [1:0] $end
$var reg 1 ! z $end
$upscope $end
$scope module DUT1 $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var wire 1 % x $end
$var wire 1 " z $end
$var parameter 2 , S0 $end
$var parameter 2 - S1 $end
$var parameter 2 . S2 $end
$var reg 2 / estado_atual [1:0] $end
$var reg 2 0 proximo_estado [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 .
b1 -
b0 ,
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 0
b0 /
b0 +
b0 *
0%
0$
0#
0"
0!
$end
#1000
1#
#2000
0#
#3000
1#
#4000
0#
#5000
1#
1$
#6000
0#
#7000
b1 +
b1 0
1%
1#
#8000
0#
#9000
b1 /
b1 *
1#
#10000
0#
#11000
b10 +
b10 0
0%
1#
#12000
0#
#13000
1"
b11 +
b1 0
b10 /
b10 *
1%
1#
#14000
0#
#15000
1!
0"
b10 +
b10 0
b11 *
b1 /
0%
1#
#16000
0#
#17000
0!
1"
b11 +
b1 0
b10 /
b10 *
1%
1#
#18000
0#
#19000
1!
b1 +
0"
b11 *
b1 /
1#
#20000
0#
#21000
0!
b10 +
b10 0
b1 *
0%
1#
#22000
0#
#23000
1"
b11 +
b1 0
b10 *
b10 /
1%
1#
#24000
0#
#25000
1!
0"
b10 +
b10 0
b1 /
b11 *
0%
1#
#26000
0#
#27000
0!
b0 +
b0 0
b10 *
b10 /
1#
#28000
0#
#29000
b0 /
b0 *
1#
#30000
0#
#31000
b1 +
b1 0
1%
1#
#32000
0#
#33000
b10 +
b10 0
b1 /
b1 *
0%
1#
#34000
0#
#35000
1"
b11 +
b1 0
b10 *
b10 /
1%
1#
#36000
0#
#37000
1!
0"
b10 +
b10 0
b1 /
b11 *
0%
1#
#38000
0#
#39000
0!
1"
b11 +
b1 0
b10 *
b10 /
1%
1#
#40000
0#
#41000
1!
0"
b10 +
b10 0
b1 /
b11 *
0%
1#
#42000
0#
#43000
0!
b0 +
b0 0
b10 *
b10 /
1#
#44000
0#
#45000
b0 /
b0 *
1#
#46000
0#
#47000
1#
#48000
0#
#49000
1#
#50000
0#
#51000
1#
#52000
0#
#53000
1#
