#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 29 11:56:35 2023
# Process ID: 8071
# Current directory: /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/synth_1
# Command line: vivado -log simple_uart_rx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_uart_rx.tcl
# Log file: /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/synth_1/simple_uart_rx.vds
# Journal file: /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/synth_1/vivado.jou
# Running On: Deez, OS: Linux, CPU Frequency: 2000.000 MHz, CPU Physical cores: 8, Host memory: 7666 MB
#-----------------------------------------------------------
source simple_uart_rx.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/utils_1/imports/synth_1/uart_rx.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/utils_1/imports/synth_1/uart_rx.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top simple_uart_rx -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8100
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 's_IDLE' becomes localparam in 'uart_rx' with formal parameter declaration list [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:10]
WARNING: [Synth 8-11065] parameter 's_RX_START_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:11]
WARNING: [Synth 8-11065] parameter 's_RX_DATA_BITS' becomes localparam in 'uart_rx' with formal parameter declaration list [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:12]
WARNING: [Synth 8-11065] parameter 's_RX_STOP_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:13]
WARNING: [Synth 8-11065] parameter 's_CLEANUP' becomes localparam in 'uart_rx' with formal parameter declaration list [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:14]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'data' is not allowed [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/simple_uart_rx.sv:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1955.734 ; gain = 373.738 ; free physical = 209 ; free virtual = 8781
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.054; parent = 1177.804; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2968.180; parent = 1955.738; children = 1012.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simple_uart_rx' [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/simple_uart_rx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'simple_uart_rx' (0#1) [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/simple_uart_rx.sv:23]
WARNING: [Synth 8-6014] Unused sequential element r_Clock_Count_reg was removed.  [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:43]
WARNING: [Synth 8-6014] Unused sequential element r_Bit_Index_reg was removed.  [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/uart_rx.sv:44]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/simple_uart_rx.sv:41]
WARNING: [Synth 8-87] always_comb on 'set_reg' did not result in combinational logic [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/simple_uart_rx.sv:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2020.703 ; gain = 438.707 ; free physical = 294 ; free virtual = 8869
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.054; parent = 1177.804; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3033.148; parent = 2020.707; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.516 ; gain = 456.520 ; free physical = 292 ; free virtual = 8868
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.054; parent = 1177.804; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3050.961; parent = 2038.520; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.516 ; gain = 456.520 ; free physical = 292 ; free virtual = 8868
Synthesis current peak Physical Memory [PSS] (MB): peak = 1395.054; parent = 1177.804; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3050.961; parent = 2038.520; children = 1012.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.516 ; gain = 0.000 ; free physical = 288 ; free virtual = 8863
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]
Finished Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/simple_uart_rx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/simple_uart_rx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.266 ; gain = 0.000 ; free physical = 185 ; free virtual = 8773
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.266 ; gain = 0.000 ; free physical = 185 ; free virtual = 8774
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 241 ; free virtual = 8830
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.987; parent = 1191.308; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 241 ; free virtual = 8830
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.987; parent = 1191.308; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 241 ; free virtual = 8830
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.987; parent = 1191.308; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                                0 |                              000
          s_RX_START_BIT |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/simple_uart_rx.sv:41]
WARNING: [Synth 8-327] inferring latch for variable 'set_reg' [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/sources_1/new/simple_uart_rx.sv:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 232 ; free virtual = 8822
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.987; parent = 1191.308; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (nolabel_line31/FSM_sequential_r_SM_Main_reg) is unused and will be removed from module simple_uart_rx.
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module simple_uart_rx.
WARNING: [Synth 8-3332] Sequential element (set_reg) is unused and will be removed from module simple_uart_rx.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 232 ; free virtual = 8826
Synthesis current peak Physical Memory [PSS] (MB): peak = 1407.987; parent = 1191.308; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 115 ; free virtual = 8713
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.085; parent = 1261.567; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 115 ; free virtual = 8713
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 122 ; free virtual = 8709
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 128 ; free virtual = 8714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 128 ; free virtual = 8714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 128 ; free virtual = 8714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 128 ; free virtual = 8714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 128 ; free virtual = 8714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 128 ; free virtual = 8714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 128 ; free virtual = 8714
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.253; parent = 1261.745; children = 217.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.695; parent = 2120.254; children = 1012.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2152.266 ; gain = 456.520 ; free physical = 172 ; free virtual = 8758
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.266 ; gain = 570.270 ; free physical = 172 ; free virtual = 8758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.266 ; gain = 0.000 ; free physical = 167 ; free virtual = 8754
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.266 ; gain = 0.000 ; free physical = 218 ; free virtual = 8806
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ddf7c0e3
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2152.266 ; gain = 825.652 ; free physical = 427 ; free virtual = 9015
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/synth_1/simple_uart_rx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simple_uart_rx_utilization_synth.rpt -pb simple_uart_rx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 11:57:09 2023...
