Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/alicemare/application/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6857668e3839408c8fb1151985ceaa30 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_2_1_partA_tb_behav xil_defaultlib.lab2_2_1_partA_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port b [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
