

-g RamCfg:Reset

-path "E:/GIT/my_projects/FPGA/Verilog/tester_module"  
