Analysis & Synthesis Status : Successful - Tue Apr 09 11:49:50 2019
Quartus Prime Version : 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
Revision Name : FPGA_MiniProject
Top-level Entity Name : FPGA_MiniProject
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 63
Total pins : 27
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
