#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec 16 14:31:11 2024
# Process ID: 55579
# Current directory: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top
# Command line: vivado
# Log file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.log
# Journal file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.xpr
INFO: [Project 1-313] Project file moved from '/new_data6/workspace/hautx0/trash/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_dti_riscv'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 6538.586 ; gain = 200.477 ; free physical = 11469 ; free virtual = 49336
update_compile_order -fileset sources_1
open_bd_design {/data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_riscv/design_riscv.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_50M
Adding cell -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding cell -- user.org:user:dti_riscv:1.0 - dti_riscv_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz/clk_cpu(clk) and /dti_riscv_0/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz/clk_uart(clk) and /dti_riscv_0/clk_uart(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_50M/peripheral_aresetn(rst) and /dti_riscv_0/presetn(undef)
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_riscv> from BD file </data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_riscv/design_riscv.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 6730.680 ; gain = 0.000 ; free physical = 6674 ; free virtual = 44758
set_property location {1640 250} [get_bd_ports tx]
save_bd_design
Wrote  : </data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_riscv/ui/bd_2946de2e.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 80
[Mon Dec 16 23:32:50 2024] Launched synth_1...
Run output will be captured here: /data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/synth_1/runme.log
[Mon Dec 16 23:32:50 2024] Launched impl_1...
Run output will be captured here: /data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_riscv/design_riscv.bd}
