

================================================================
== Vitis HLS Report for 'makePatches_ShadowQuilt_fromEdges'
================================================================
* Date:           Mon Jul  1 23:31:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ParticleCoverHLS
* Solution:       solutionOpt1_5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.649 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_alignedtoline_per_layer_loop3_fu_299  |alignedtoline_per_layer_loop3  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_patch_buffer_add_patch_fu_323         |patch_buffer_add_patch         |       40|       40|  0.400 us|  0.400 us|   40|   40|     none|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                              Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_write_patch_stream_layer_loop_write_patch_stream_superpoint  |       80|       80|         2|          1|          1|    80|       yes|
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       86|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    17|     4650|    27360|    -|
|Memory               |        6|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      295|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        6|    17|     4687|    27741|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |grp_alignedtoline_per_layer_loop3_fu_299  |alignedtoline_per_layer_loop3  |        0|  17|  4607|  26733|    0|
    |grp_patch_buffer_add_patch_fu_323         |patch_buffer_add_patch         |        0|   0|    43|    627|    0|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+
    |Total                                     |                               |        0|  17|  4650|  27360|    0|
    +------------------------------------------+-------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |init_patch_V_U  |makePatches_ShadowQuilt_fromEdges_init_patch_V  |        6|  0|   0|    0|    80|   96|     1|         7680|
    +----------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                |        6|  0|   0|    0|    80|   96|     1|         7680|
    +----------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_492_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln37_fu_504_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln39_fu_555_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln40_fu_544_p2                 |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_498_p2                |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln39_fu_510_p2                |      icmp|   0|  0|  10|           5|           6|
    |select_ln37_1_fu_524_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln37_fu_516_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  86|          41|          32|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  65|         15|    1|         15|
    |ap_enable_reg_pp0_iter1                            |  14|          3|    1|          3|
    |ap_phi_mux_layer_phi_fu_281_p4                     |   9|          2|    3|          6|
    |grp_alignedtoline_per_layer_loop3_fu_299_i_offset  |  31|          6|    3|         18|
    |indvar_flatten_reg_266                             |   9|          2|    7|         14|
    |init_patch_V_address0                              |  20|          4|    7|         28|
    |init_patch_V_address1                              |  14|          3|    7|         21|
    |init_patch_V_ce0                                   |  20|          4|    1|          4|
    |init_patch_V_ce1                                   |  14|          3|    1|          3|
    |init_patch_V_we0                                   |   9|          2|    1|          2|
    |init_patch_V_we1                                   |   9|          2|    1|          2|
    |latest_patch_index_constprop_o                     |   9|          2|    2|          4|
    |layer_reg_277                                      |   9|          2|    3|          6|
    |num_patches_constprop_o                            |   9|          2|   32|         64|
    |num_points_ce0                                     |   9|          2|    1|          2|
    |num_points_ce1                                     |   9|          2|    1|          2|
    |patch_stream_V_blk_n                               |   9|          2|    1|          2|
    |point_reg_288                                      |   9|          2|    5|         10|
    |points_ce0                                         |   9|          2|    1|          2|
    |points_ce1                                         |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 295|         64|   80|        210|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |   1|   0|    1|          0|
    |grp_alignedtoline_per_layer_loop3_fu_299_ap_start_reg  |   1|   0|    1|          0|
    |grp_patch_buffer_add_patch_fu_323_ap_start_reg         |   1|   0|    1|          0|
    |icmp_ln37_reg_566                                      |   1|   0|    1|          0|
    |indvar_flatten_reg_266                                 |   7|   0|    7|          0|
    |layer_reg_277                                          |   3|   0|    3|          0|
    |point_reg_288                                          |   5|   0|    5|          0|
    |select_ln37_1_reg_570                                  |   3|   0|    3|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  37|   0|   37|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|points_address0                        |  out|   12|   ap_memory|                             points|         array|
|points_ce0                             |  out|    1|   ap_memory|                             points|         array|
|points_q0                              |   in|  128|   ap_memory|                             points|         array|
|points_address1                        |  out|   12|   ap_memory|                             points|         array|
|points_ce1                             |  out|    1|   ap_memory|                             points|         array|
|points_q1                              |   in|  128|   ap_memory|                             points|         array|
|num_points_address0                    |  out|    3|   ap_memory|                         num_points|         array|
|num_points_ce0                         |  out|    1|   ap_memory|                         num_points|         array|
|num_points_q0                          |   in|   32|   ap_memory|                         num_points|         array|
|num_points_address1                    |  out|    3|   ap_memory|                         num_points|         array|
|num_points_ce1                         |  out|    1|   ap_memory|                         num_points|         array|
|num_points_q1                          |   in|   32|   ap_memory|                         num_points|         array|
|patch_stream_V_din                     |  out|   96|     ap_fifo|                     patch_stream_V|       pointer|
|patch_stream_V_full_n                  |   in|    1|     ap_fifo|                     patch_stream_V|       pointer|
|patch_stream_V_write                   |  out|    1|     ap_fifo|                     patch_stream_V|       pointer|
|patch_buffer_0_0_address0              |  out|    2|   ap_memory|                   patch_buffer_0_0|         array|
|patch_buffer_0_0_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_0|         array|
|patch_buffer_0_0_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_0|         array|
|patch_buffer_0_0_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_0|         array|
|patch_buffer_0_1_address0              |  out|    2|   ap_memory|                   patch_buffer_0_1|         array|
|patch_buffer_0_1_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_1|         array|
|patch_buffer_0_1_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_1|         array|
|patch_buffer_0_1_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_1|         array|
|patch_buffer_0_2_address0              |  out|    2|   ap_memory|                   patch_buffer_0_2|         array|
|patch_buffer_0_2_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_2|         array|
|patch_buffer_0_2_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_2|         array|
|patch_buffer_0_2_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_2|         array|
|patch_buffer_0_3_address0              |  out|    2|   ap_memory|                   patch_buffer_0_3|         array|
|patch_buffer_0_3_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_3|         array|
|patch_buffer_0_3_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_3|         array|
|patch_buffer_0_3_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_3|         array|
|patch_buffer_0_4_address0              |  out|    2|   ap_memory|                   patch_buffer_0_4|         array|
|patch_buffer_0_4_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_4|         array|
|patch_buffer_0_4_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_4|         array|
|patch_buffer_0_4_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_4|         array|
|patch_buffer_0_5_address0              |  out|    2|   ap_memory|                   patch_buffer_0_5|         array|
|patch_buffer_0_5_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_5|         array|
|patch_buffer_0_5_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_5|         array|
|patch_buffer_0_5_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_5|         array|
|patch_buffer_0_6_address0              |  out|    2|   ap_memory|                   patch_buffer_0_6|         array|
|patch_buffer_0_6_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_6|         array|
|patch_buffer_0_6_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_6|         array|
|patch_buffer_0_6_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_6|         array|
|patch_buffer_0_7_address0              |  out|    2|   ap_memory|                   patch_buffer_0_7|         array|
|patch_buffer_0_7_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_7|         array|
|patch_buffer_0_7_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_7|         array|
|patch_buffer_0_7_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_7|         array|
|patch_buffer_0_8_address0              |  out|    2|   ap_memory|                   patch_buffer_0_8|         array|
|patch_buffer_0_8_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_8|         array|
|patch_buffer_0_8_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_8|         array|
|patch_buffer_0_8_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_8|         array|
|patch_buffer_0_9_address0              |  out|    2|   ap_memory|                   patch_buffer_0_9|         array|
|patch_buffer_0_9_ce0                   |  out|    1|   ap_memory|                   patch_buffer_0_9|         array|
|patch_buffer_0_9_we0                   |  out|    1|   ap_memory|                   patch_buffer_0_9|         array|
|patch_buffer_0_9_d0                    |  out|   96|   ap_memory|                   patch_buffer_0_9|         array|
|patch_buffer_0_10_address0             |  out|    2|   ap_memory|                  patch_buffer_0_10|         array|
|patch_buffer_0_10_ce0                  |  out|    1|   ap_memory|                  patch_buffer_0_10|         array|
|patch_buffer_0_10_we0                  |  out|    1|   ap_memory|                  patch_buffer_0_10|         array|
|patch_buffer_0_10_d0                   |  out|   96|   ap_memory|                  patch_buffer_0_10|         array|
|patch_buffer_0_11_address0             |  out|    2|   ap_memory|                  patch_buffer_0_11|         array|
|patch_buffer_0_11_ce0                  |  out|    1|   ap_memory|                  patch_buffer_0_11|         array|
|patch_buffer_0_11_we0                  |  out|    1|   ap_memory|                  patch_buffer_0_11|         array|
|patch_buffer_0_11_d0                   |  out|   96|   ap_memory|                  patch_buffer_0_11|         array|
|patch_buffer_0_12_address0             |  out|    2|   ap_memory|                  patch_buffer_0_12|         array|
|patch_buffer_0_12_ce0                  |  out|    1|   ap_memory|                  patch_buffer_0_12|         array|
|patch_buffer_0_12_we0                  |  out|    1|   ap_memory|                  patch_buffer_0_12|         array|
|patch_buffer_0_12_d0                   |  out|   96|   ap_memory|                  patch_buffer_0_12|         array|
|patch_buffer_0_13_address0             |  out|    2|   ap_memory|                  patch_buffer_0_13|         array|
|patch_buffer_0_13_ce0                  |  out|    1|   ap_memory|                  patch_buffer_0_13|         array|
|patch_buffer_0_13_we0                  |  out|    1|   ap_memory|                  patch_buffer_0_13|         array|
|patch_buffer_0_13_d0                   |  out|   96|   ap_memory|                  patch_buffer_0_13|         array|
|patch_buffer_0_14_address0             |  out|    2|   ap_memory|                  patch_buffer_0_14|         array|
|patch_buffer_0_14_ce0                  |  out|    1|   ap_memory|                  patch_buffer_0_14|         array|
|patch_buffer_0_14_we0                  |  out|    1|   ap_memory|                  patch_buffer_0_14|         array|
|patch_buffer_0_14_d0                   |  out|   96|   ap_memory|                  patch_buffer_0_14|         array|
|patch_buffer_0_15_address0             |  out|    2|   ap_memory|                  patch_buffer_0_15|         array|
|patch_buffer_0_15_ce0                  |  out|    1|   ap_memory|                  patch_buffer_0_15|         array|
|patch_buffer_0_15_we0                  |  out|    1|   ap_memory|                  patch_buffer_0_15|         array|
|patch_buffer_0_15_d0                   |  out|   96|   ap_memory|                  patch_buffer_0_15|         array|
|patch_buffer_1_0_address0              |  out|    2|   ap_memory|                   patch_buffer_1_0|         array|
|patch_buffer_1_0_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_0|         array|
|patch_buffer_1_0_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_0|         array|
|patch_buffer_1_0_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_0|         array|
|patch_buffer_1_1_address0              |  out|    2|   ap_memory|                   patch_buffer_1_1|         array|
|patch_buffer_1_1_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_1|         array|
|patch_buffer_1_1_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_1|         array|
|patch_buffer_1_1_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_1|         array|
|patch_buffer_1_2_address0              |  out|    2|   ap_memory|                   patch_buffer_1_2|         array|
|patch_buffer_1_2_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_2|         array|
|patch_buffer_1_2_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_2|         array|
|patch_buffer_1_2_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_2|         array|
|patch_buffer_1_3_address0              |  out|    2|   ap_memory|                   patch_buffer_1_3|         array|
|patch_buffer_1_3_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_3|         array|
|patch_buffer_1_3_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_3|         array|
|patch_buffer_1_3_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_3|         array|
|patch_buffer_1_4_address0              |  out|    2|   ap_memory|                   patch_buffer_1_4|         array|
|patch_buffer_1_4_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_4|         array|
|patch_buffer_1_4_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_4|         array|
|patch_buffer_1_4_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_4|         array|
|patch_buffer_1_5_address0              |  out|    2|   ap_memory|                   patch_buffer_1_5|         array|
|patch_buffer_1_5_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_5|         array|
|patch_buffer_1_5_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_5|         array|
|patch_buffer_1_5_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_5|         array|
|patch_buffer_1_6_address0              |  out|    2|   ap_memory|                   patch_buffer_1_6|         array|
|patch_buffer_1_6_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_6|         array|
|patch_buffer_1_6_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_6|         array|
|patch_buffer_1_6_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_6|         array|
|patch_buffer_1_7_address0              |  out|    2|   ap_memory|                   patch_buffer_1_7|         array|
|patch_buffer_1_7_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_7|         array|
|patch_buffer_1_7_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_7|         array|
|patch_buffer_1_7_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_7|         array|
|patch_buffer_1_8_address0              |  out|    2|   ap_memory|                   patch_buffer_1_8|         array|
|patch_buffer_1_8_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_8|         array|
|patch_buffer_1_8_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_8|         array|
|patch_buffer_1_8_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_8|         array|
|patch_buffer_1_9_address0              |  out|    2|   ap_memory|                   patch_buffer_1_9|         array|
|patch_buffer_1_9_ce0                   |  out|    1|   ap_memory|                   patch_buffer_1_9|         array|
|patch_buffer_1_9_we0                   |  out|    1|   ap_memory|                   patch_buffer_1_9|         array|
|patch_buffer_1_9_d0                    |  out|   96|   ap_memory|                   patch_buffer_1_9|         array|
|patch_buffer_1_10_address0             |  out|    2|   ap_memory|                  patch_buffer_1_10|         array|
|patch_buffer_1_10_ce0                  |  out|    1|   ap_memory|                  patch_buffer_1_10|         array|
|patch_buffer_1_10_we0                  |  out|    1|   ap_memory|                  patch_buffer_1_10|         array|
|patch_buffer_1_10_d0                   |  out|   96|   ap_memory|                  patch_buffer_1_10|         array|
|patch_buffer_1_11_address0             |  out|    2|   ap_memory|                  patch_buffer_1_11|         array|
|patch_buffer_1_11_ce0                  |  out|    1|   ap_memory|                  patch_buffer_1_11|         array|
|patch_buffer_1_11_we0                  |  out|    1|   ap_memory|                  patch_buffer_1_11|         array|
|patch_buffer_1_11_d0                   |  out|   96|   ap_memory|                  patch_buffer_1_11|         array|
|patch_buffer_1_12_address0             |  out|    2|   ap_memory|                  patch_buffer_1_12|         array|
|patch_buffer_1_12_ce0                  |  out|    1|   ap_memory|                  patch_buffer_1_12|         array|
|patch_buffer_1_12_we0                  |  out|    1|   ap_memory|                  patch_buffer_1_12|         array|
|patch_buffer_1_12_d0                   |  out|   96|   ap_memory|                  patch_buffer_1_12|         array|
|patch_buffer_1_13_address0             |  out|    2|   ap_memory|                  patch_buffer_1_13|         array|
|patch_buffer_1_13_ce0                  |  out|    1|   ap_memory|                  patch_buffer_1_13|         array|
|patch_buffer_1_13_we0                  |  out|    1|   ap_memory|                  patch_buffer_1_13|         array|
|patch_buffer_1_13_d0                   |  out|   96|   ap_memory|                  patch_buffer_1_13|         array|
|patch_buffer_1_14_address0             |  out|    2|   ap_memory|                  patch_buffer_1_14|         array|
|patch_buffer_1_14_ce0                  |  out|    1|   ap_memory|                  patch_buffer_1_14|         array|
|patch_buffer_1_14_we0                  |  out|    1|   ap_memory|                  patch_buffer_1_14|         array|
|patch_buffer_1_14_d0                   |  out|   96|   ap_memory|                  patch_buffer_1_14|         array|
|patch_buffer_1_15_address0             |  out|    2|   ap_memory|                  patch_buffer_1_15|         array|
|patch_buffer_1_15_ce0                  |  out|    1|   ap_memory|                  patch_buffer_1_15|         array|
|patch_buffer_1_15_we0                  |  out|    1|   ap_memory|                  patch_buffer_1_15|         array|
|patch_buffer_1_15_d0                   |  out|   96|   ap_memory|                  patch_buffer_1_15|         array|
|patch_buffer_2_0_address0              |  out|    2|   ap_memory|                   patch_buffer_2_0|         array|
|patch_buffer_2_0_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_0|         array|
|patch_buffer_2_0_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_0|         array|
|patch_buffer_2_0_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_0|         array|
|patch_buffer_2_1_address0              |  out|    2|   ap_memory|                   patch_buffer_2_1|         array|
|patch_buffer_2_1_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_1|         array|
|patch_buffer_2_1_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_1|         array|
|patch_buffer_2_1_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_1|         array|
|patch_buffer_2_2_address0              |  out|    2|   ap_memory|                   patch_buffer_2_2|         array|
|patch_buffer_2_2_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_2|         array|
|patch_buffer_2_2_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_2|         array|
|patch_buffer_2_2_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_2|         array|
|patch_buffer_2_3_address0              |  out|    2|   ap_memory|                   patch_buffer_2_3|         array|
|patch_buffer_2_3_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_3|         array|
|patch_buffer_2_3_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_3|         array|
|patch_buffer_2_3_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_3|         array|
|patch_buffer_2_4_address0              |  out|    2|   ap_memory|                   patch_buffer_2_4|         array|
|patch_buffer_2_4_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_4|         array|
|patch_buffer_2_4_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_4|         array|
|patch_buffer_2_4_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_4|         array|
|patch_buffer_2_5_address0              |  out|    2|   ap_memory|                   patch_buffer_2_5|         array|
|patch_buffer_2_5_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_5|         array|
|patch_buffer_2_5_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_5|         array|
|patch_buffer_2_5_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_5|         array|
|patch_buffer_2_6_address0              |  out|    2|   ap_memory|                   patch_buffer_2_6|         array|
|patch_buffer_2_6_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_6|         array|
|patch_buffer_2_6_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_6|         array|
|patch_buffer_2_6_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_6|         array|
|patch_buffer_2_7_address0              |  out|    2|   ap_memory|                   patch_buffer_2_7|         array|
|patch_buffer_2_7_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_7|         array|
|patch_buffer_2_7_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_7|         array|
|patch_buffer_2_7_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_7|         array|
|patch_buffer_2_8_address0              |  out|    2|   ap_memory|                   patch_buffer_2_8|         array|
|patch_buffer_2_8_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_8|         array|
|patch_buffer_2_8_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_8|         array|
|patch_buffer_2_8_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_8|         array|
|patch_buffer_2_9_address0              |  out|    2|   ap_memory|                   patch_buffer_2_9|         array|
|patch_buffer_2_9_ce0                   |  out|    1|   ap_memory|                   patch_buffer_2_9|         array|
|patch_buffer_2_9_we0                   |  out|    1|   ap_memory|                   patch_buffer_2_9|         array|
|patch_buffer_2_9_d0                    |  out|   96|   ap_memory|                   patch_buffer_2_9|         array|
|patch_buffer_2_10_address0             |  out|    2|   ap_memory|                  patch_buffer_2_10|         array|
|patch_buffer_2_10_ce0                  |  out|    1|   ap_memory|                  patch_buffer_2_10|         array|
|patch_buffer_2_10_we0                  |  out|    1|   ap_memory|                  patch_buffer_2_10|         array|
|patch_buffer_2_10_d0                   |  out|   96|   ap_memory|                  patch_buffer_2_10|         array|
|patch_buffer_2_11_address0             |  out|    2|   ap_memory|                  patch_buffer_2_11|         array|
|patch_buffer_2_11_ce0                  |  out|    1|   ap_memory|                  patch_buffer_2_11|         array|
|patch_buffer_2_11_we0                  |  out|    1|   ap_memory|                  patch_buffer_2_11|         array|
|patch_buffer_2_11_d0                   |  out|   96|   ap_memory|                  patch_buffer_2_11|         array|
|patch_buffer_2_12_address0             |  out|    2|   ap_memory|                  patch_buffer_2_12|         array|
|patch_buffer_2_12_ce0                  |  out|    1|   ap_memory|                  patch_buffer_2_12|         array|
|patch_buffer_2_12_we0                  |  out|    1|   ap_memory|                  patch_buffer_2_12|         array|
|patch_buffer_2_12_d0                   |  out|   96|   ap_memory|                  patch_buffer_2_12|         array|
|patch_buffer_2_13_address0             |  out|    2|   ap_memory|                  patch_buffer_2_13|         array|
|patch_buffer_2_13_ce0                  |  out|    1|   ap_memory|                  patch_buffer_2_13|         array|
|patch_buffer_2_13_we0                  |  out|    1|   ap_memory|                  patch_buffer_2_13|         array|
|patch_buffer_2_13_d0                   |  out|   96|   ap_memory|                  patch_buffer_2_13|         array|
|patch_buffer_2_14_address0             |  out|    2|   ap_memory|                  patch_buffer_2_14|         array|
|patch_buffer_2_14_ce0                  |  out|    1|   ap_memory|                  patch_buffer_2_14|         array|
|patch_buffer_2_14_we0                  |  out|    1|   ap_memory|                  patch_buffer_2_14|         array|
|patch_buffer_2_14_d0                   |  out|   96|   ap_memory|                  patch_buffer_2_14|         array|
|patch_buffer_2_15_address0             |  out|    2|   ap_memory|                  patch_buffer_2_15|         array|
|patch_buffer_2_15_ce0                  |  out|    1|   ap_memory|                  patch_buffer_2_15|         array|
|patch_buffer_2_15_we0                  |  out|    1|   ap_memory|                  patch_buffer_2_15|         array|
|patch_buffer_2_15_d0                   |  out|   96|   ap_memory|                  patch_buffer_2_15|         array|
|patch_buffer_3_0_address0              |  out|    2|   ap_memory|                   patch_buffer_3_0|         array|
|patch_buffer_3_0_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_0|         array|
|patch_buffer_3_0_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_0|         array|
|patch_buffer_3_0_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_0|         array|
|patch_buffer_3_1_address0              |  out|    2|   ap_memory|                   patch_buffer_3_1|         array|
|patch_buffer_3_1_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_1|         array|
|patch_buffer_3_1_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_1|         array|
|patch_buffer_3_1_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_1|         array|
|patch_buffer_3_2_address0              |  out|    2|   ap_memory|                   patch_buffer_3_2|         array|
|patch_buffer_3_2_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_2|         array|
|patch_buffer_3_2_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_2|         array|
|patch_buffer_3_2_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_2|         array|
|patch_buffer_3_3_address0              |  out|    2|   ap_memory|                   patch_buffer_3_3|         array|
|patch_buffer_3_3_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_3|         array|
|patch_buffer_3_3_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_3|         array|
|patch_buffer_3_3_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_3|         array|
|patch_buffer_3_4_address0              |  out|    2|   ap_memory|                   patch_buffer_3_4|         array|
|patch_buffer_3_4_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_4|         array|
|patch_buffer_3_4_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_4|         array|
|patch_buffer_3_4_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_4|         array|
|patch_buffer_3_5_address0              |  out|    2|   ap_memory|                   patch_buffer_3_5|         array|
|patch_buffer_3_5_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_5|         array|
|patch_buffer_3_5_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_5|         array|
|patch_buffer_3_5_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_5|         array|
|patch_buffer_3_6_address0              |  out|    2|   ap_memory|                   patch_buffer_3_6|         array|
|patch_buffer_3_6_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_6|         array|
|patch_buffer_3_6_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_6|         array|
|patch_buffer_3_6_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_6|         array|
|patch_buffer_3_7_address0              |  out|    2|   ap_memory|                   patch_buffer_3_7|         array|
|patch_buffer_3_7_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_7|         array|
|patch_buffer_3_7_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_7|         array|
|patch_buffer_3_7_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_7|         array|
|patch_buffer_3_8_address0              |  out|    2|   ap_memory|                   patch_buffer_3_8|         array|
|patch_buffer_3_8_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_8|         array|
|patch_buffer_3_8_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_8|         array|
|patch_buffer_3_8_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_8|         array|
|patch_buffer_3_9_address0              |  out|    2|   ap_memory|                   patch_buffer_3_9|         array|
|patch_buffer_3_9_ce0                   |  out|    1|   ap_memory|                   patch_buffer_3_9|         array|
|patch_buffer_3_9_we0                   |  out|    1|   ap_memory|                   patch_buffer_3_9|         array|
|patch_buffer_3_9_d0                    |  out|   96|   ap_memory|                   patch_buffer_3_9|         array|
|patch_buffer_3_10_address0             |  out|    2|   ap_memory|                  patch_buffer_3_10|         array|
|patch_buffer_3_10_ce0                  |  out|    1|   ap_memory|                  patch_buffer_3_10|         array|
|patch_buffer_3_10_we0                  |  out|    1|   ap_memory|                  patch_buffer_3_10|         array|
|patch_buffer_3_10_d0                   |  out|   96|   ap_memory|                  patch_buffer_3_10|         array|
|patch_buffer_3_11_address0             |  out|    2|   ap_memory|                  patch_buffer_3_11|         array|
|patch_buffer_3_11_ce0                  |  out|    1|   ap_memory|                  patch_buffer_3_11|         array|
|patch_buffer_3_11_we0                  |  out|    1|   ap_memory|                  patch_buffer_3_11|         array|
|patch_buffer_3_11_d0                   |  out|   96|   ap_memory|                  patch_buffer_3_11|         array|
|patch_buffer_3_12_address0             |  out|    2|   ap_memory|                  patch_buffer_3_12|         array|
|patch_buffer_3_12_ce0                  |  out|    1|   ap_memory|                  patch_buffer_3_12|         array|
|patch_buffer_3_12_we0                  |  out|    1|   ap_memory|                  patch_buffer_3_12|         array|
|patch_buffer_3_12_d0                   |  out|   96|   ap_memory|                  patch_buffer_3_12|         array|
|patch_buffer_3_13_address0             |  out|    2|   ap_memory|                  patch_buffer_3_13|         array|
|patch_buffer_3_13_ce0                  |  out|    1|   ap_memory|                  patch_buffer_3_13|         array|
|patch_buffer_3_13_we0                  |  out|    1|   ap_memory|                  patch_buffer_3_13|         array|
|patch_buffer_3_13_d0                   |  out|   96|   ap_memory|                  patch_buffer_3_13|         array|
|patch_buffer_3_14_address0             |  out|    2|   ap_memory|                  patch_buffer_3_14|         array|
|patch_buffer_3_14_ce0                  |  out|    1|   ap_memory|                  patch_buffer_3_14|         array|
|patch_buffer_3_14_we0                  |  out|    1|   ap_memory|                  patch_buffer_3_14|         array|
|patch_buffer_3_14_d0                   |  out|   96|   ap_memory|                  patch_buffer_3_14|         array|
|patch_buffer_3_15_address0             |  out|    2|   ap_memory|                  patch_buffer_3_15|         array|
|patch_buffer_3_15_ce0                  |  out|    1|   ap_memory|                  patch_buffer_3_15|         array|
|patch_buffer_3_15_we0                  |  out|    1|   ap_memory|                  patch_buffer_3_15|         array|
|patch_buffer_3_15_d0                   |  out|   96|   ap_memory|                  patch_buffer_3_15|         array|
|patch_buffer_4_0_address0              |  out|    2|   ap_memory|                   patch_buffer_4_0|         array|
|patch_buffer_4_0_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_0|         array|
|patch_buffer_4_0_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_0|         array|
|patch_buffer_4_0_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_0|         array|
|patch_buffer_4_1_address0              |  out|    2|   ap_memory|                   patch_buffer_4_1|         array|
|patch_buffer_4_1_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_1|         array|
|patch_buffer_4_1_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_1|         array|
|patch_buffer_4_1_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_1|         array|
|patch_buffer_4_2_address0              |  out|    2|   ap_memory|                   patch_buffer_4_2|         array|
|patch_buffer_4_2_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_2|         array|
|patch_buffer_4_2_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_2|         array|
|patch_buffer_4_2_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_2|         array|
|patch_buffer_4_3_address0              |  out|    2|   ap_memory|                   patch_buffer_4_3|         array|
|patch_buffer_4_3_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_3|         array|
|patch_buffer_4_3_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_3|         array|
|patch_buffer_4_3_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_3|         array|
|patch_buffer_4_4_address0              |  out|    2|   ap_memory|                   patch_buffer_4_4|         array|
|patch_buffer_4_4_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_4|         array|
|patch_buffer_4_4_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_4|         array|
|patch_buffer_4_4_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_4|         array|
|patch_buffer_4_5_address0              |  out|    2|   ap_memory|                   patch_buffer_4_5|         array|
|patch_buffer_4_5_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_5|         array|
|patch_buffer_4_5_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_5|         array|
|patch_buffer_4_5_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_5|         array|
|patch_buffer_4_6_address0              |  out|    2|   ap_memory|                   patch_buffer_4_6|         array|
|patch_buffer_4_6_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_6|         array|
|patch_buffer_4_6_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_6|         array|
|patch_buffer_4_6_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_6|         array|
|patch_buffer_4_7_address0              |  out|    2|   ap_memory|                   patch_buffer_4_7|         array|
|patch_buffer_4_7_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_7|         array|
|patch_buffer_4_7_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_7|         array|
|patch_buffer_4_7_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_7|         array|
|patch_buffer_4_8_address0              |  out|    2|   ap_memory|                   patch_buffer_4_8|         array|
|patch_buffer_4_8_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_8|         array|
|patch_buffer_4_8_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_8|         array|
|patch_buffer_4_8_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_8|         array|
|patch_buffer_4_9_address0              |  out|    2|   ap_memory|                   patch_buffer_4_9|         array|
|patch_buffer_4_9_ce0                   |  out|    1|   ap_memory|                   patch_buffer_4_9|         array|
|patch_buffer_4_9_we0                   |  out|    1|   ap_memory|                   patch_buffer_4_9|         array|
|patch_buffer_4_9_d0                    |  out|   96|   ap_memory|                   patch_buffer_4_9|         array|
|patch_buffer_4_10_address0             |  out|    2|   ap_memory|                  patch_buffer_4_10|         array|
|patch_buffer_4_10_ce0                  |  out|    1|   ap_memory|                  patch_buffer_4_10|         array|
|patch_buffer_4_10_we0                  |  out|    1|   ap_memory|                  patch_buffer_4_10|         array|
|patch_buffer_4_10_d0                   |  out|   96|   ap_memory|                  patch_buffer_4_10|         array|
|patch_buffer_4_11_address0             |  out|    2|   ap_memory|                  patch_buffer_4_11|         array|
|patch_buffer_4_11_ce0                  |  out|    1|   ap_memory|                  patch_buffer_4_11|         array|
|patch_buffer_4_11_we0                  |  out|    1|   ap_memory|                  patch_buffer_4_11|         array|
|patch_buffer_4_11_d0                   |  out|   96|   ap_memory|                  patch_buffer_4_11|         array|
|patch_buffer_4_12_address0             |  out|    2|   ap_memory|                  patch_buffer_4_12|         array|
|patch_buffer_4_12_ce0                  |  out|    1|   ap_memory|                  patch_buffer_4_12|         array|
|patch_buffer_4_12_we0                  |  out|    1|   ap_memory|                  patch_buffer_4_12|         array|
|patch_buffer_4_12_d0                   |  out|   96|   ap_memory|                  patch_buffer_4_12|         array|
|patch_buffer_4_13_address0             |  out|    2|   ap_memory|                  patch_buffer_4_13|         array|
|patch_buffer_4_13_ce0                  |  out|    1|   ap_memory|                  patch_buffer_4_13|         array|
|patch_buffer_4_13_we0                  |  out|    1|   ap_memory|                  patch_buffer_4_13|         array|
|patch_buffer_4_13_d0                   |  out|   96|   ap_memory|                  patch_buffer_4_13|         array|
|patch_buffer_4_14_address0             |  out|    2|   ap_memory|                  patch_buffer_4_14|         array|
|patch_buffer_4_14_ce0                  |  out|    1|   ap_memory|                  patch_buffer_4_14|         array|
|patch_buffer_4_14_we0                  |  out|    1|   ap_memory|                  patch_buffer_4_14|         array|
|patch_buffer_4_14_d0                   |  out|   96|   ap_memory|                  patch_buffer_4_14|         array|
|patch_buffer_4_15_address0             |  out|    2|   ap_memory|                  patch_buffer_4_15|         array|
|patch_buffer_4_15_ce0                  |  out|    1|   ap_memory|                  patch_buffer_4_15|         array|
|patch_buffer_4_15_we0                  |  out|    1|   ap_memory|                  patch_buffer_4_15|         array|
|patch_buffer_4_15_d0                   |  out|   96|   ap_memory|                  patch_buffer_4_15|         array|
|latest_patch_index_constprop_i         |   in|    2|     ap_ovld|       latest_patch_index_constprop|       pointer|
|latest_patch_index_constprop_o         |  out|    2|     ap_ovld|       latest_patch_index_constprop|       pointer|
|latest_patch_index_constprop_o_ap_vld  |  out|    1|     ap_ovld|       latest_patch_index_constprop|       pointer|
|num_patches_constprop_i                |   in|   32|     ap_ovld|              num_patches_constprop|       pointer|
|num_patches_constprop_o                |  out|   32|     ap_ovld|              num_patches_constprop|       pointer|
|num_patches_constprop_o_ap_vld         |  out|    1|     ap_ovld|              num_patches_constprop|       pointer|
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.96>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%init_patch_V = alloca i64 1" [ParticleCoverHLS/src/system.cpp:223]   --->   Operation 16 'alloca' 'init_patch_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_1 : Operation 17 [2/2] (1.66ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 17 'call' 'call_ln237' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 18 'call' 'call_ln237' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 19 [2/2] (1.66ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 19 'call' 'call_ln237' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 20 'call' 'call_ln237' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.66>
ST_5 : Operation 21 [2/2] (1.66ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 21 'call' 'call_ln237' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 22 'call' 'call_ln237' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.66>
ST_7 : Operation 23 [2/2] (1.66ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 23 'call' 'call_ln237' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 24 'call' 'call_ln237' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.66>
ST_9 : Operation 25 [2/2] (1.66ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 25 'call' 'call_ln237' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln237 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:237]   --->   Operation 26 'call' 'call_ln237' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln251 = call void @patch_buffer_add_patch, i96 %init_patch_V, i96 %patch_buffer_0_0, i96 %patch_buffer_0_1, i96 %patch_buffer_0_2, i96 %patch_buffer_0_3, i96 %patch_buffer_0_4, i96 %patch_buffer_0_5, i96 %patch_buffer_0_6, i96 %patch_buffer_0_7, i96 %patch_buffer_0_8, i96 %patch_buffer_0_9, i96 %patch_buffer_0_10, i96 %patch_buffer_0_11, i96 %patch_buffer_0_12, i96 %patch_buffer_0_13, i96 %patch_buffer_0_14, i96 %patch_buffer_0_15, i96 %patch_buffer_1_0, i96 %patch_buffer_1_1, i96 %patch_buffer_1_2, i96 %patch_buffer_1_3, i96 %patch_buffer_1_4, i96 %patch_buffer_1_5, i96 %patch_buffer_1_6, i96 %patch_buffer_1_7, i96 %patch_buffer_1_8, i96 %patch_buffer_1_9, i96 %patch_buffer_1_10, i96 %patch_buffer_1_11, i96 %patch_buffer_1_12, i96 %patch_buffer_1_13, i96 %patch_buffer_1_14, i96 %patch_buffer_1_15, i96 %patch_buffer_2_0, i96 %patch_buffer_2_1, i96 %patch_buffer_2_2, i96 %patch_buffer_2_3, i96 %patch_buffer_2_4, i96 %patch_buffer_2_5, i96 %patch_buffer_2_6, i96 %patch_buffer_2_7, i96 %patch_buffer_2_8, i96 %patch_buffer_2_9, i96 %patch_buffer_2_10, i96 %patch_buffer_2_11, i96 %patch_buffer_2_12, i96 %patch_buffer_2_13, i96 %patch_buffer_2_14, i96 %patch_buffer_2_15, i96 %patch_buffer_3_0, i96 %patch_buffer_3_1, i96 %patch_buffer_3_2, i96 %patch_buffer_3_3, i96 %patch_buffer_3_4, i96 %patch_buffer_3_5, i96 %patch_buffer_3_6, i96 %patch_buffer_3_7, i96 %patch_buffer_3_8, i96 %patch_buffer_3_9, i96 %patch_buffer_3_10, i96 %patch_buffer_3_11, i96 %patch_buffer_3_12, i96 %patch_buffer_3_13, i96 %patch_buffer_3_14, i96 %patch_buffer_3_15, i96 %patch_buffer_4_0, i96 %patch_buffer_4_1, i96 %patch_buffer_4_2, i96 %patch_buffer_4_3, i96 %patch_buffer_4_4, i96 %patch_buffer_4_5, i96 %patch_buffer_4_6, i96 %patch_buffer_4_7, i96 %patch_buffer_4_8, i96 %patch_buffer_4_9, i96 %patch_buffer_4_10, i96 %patch_buffer_4_11, i96 %patch_buffer_4_12, i96 %patch_buffer_4_13, i96 %patch_buffer_4_14, i96 %patch_buffer_4_15, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:251]   --->   Operation 27 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.46>
ST_12 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %patch_stream_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln251 = call void @patch_buffer_add_patch, i96 %init_patch_V, i96 %patch_buffer_0_0, i96 %patch_buffer_0_1, i96 %patch_buffer_0_2, i96 %patch_buffer_0_3, i96 %patch_buffer_0_4, i96 %patch_buffer_0_5, i96 %patch_buffer_0_6, i96 %patch_buffer_0_7, i96 %patch_buffer_0_8, i96 %patch_buffer_0_9, i96 %patch_buffer_0_10, i96 %patch_buffer_0_11, i96 %patch_buffer_0_12, i96 %patch_buffer_0_13, i96 %patch_buffer_0_14, i96 %patch_buffer_0_15, i96 %patch_buffer_1_0, i96 %patch_buffer_1_1, i96 %patch_buffer_1_2, i96 %patch_buffer_1_3, i96 %patch_buffer_1_4, i96 %patch_buffer_1_5, i96 %patch_buffer_1_6, i96 %patch_buffer_1_7, i96 %patch_buffer_1_8, i96 %patch_buffer_1_9, i96 %patch_buffer_1_10, i96 %patch_buffer_1_11, i96 %patch_buffer_1_12, i96 %patch_buffer_1_13, i96 %patch_buffer_1_14, i96 %patch_buffer_1_15, i96 %patch_buffer_2_0, i96 %patch_buffer_2_1, i96 %patch_buffer_2_2, i96 %patch_buffer_2_3, i96 %patch_buffer_2_4, i96 %patch_buffer_2_5, i96 %patch_buffer_2_6, i96 %patch_buffer_2_7, i96 %patch_buffer_2_8, i96 %patch_buffer_2_9, i96 %patch_buffer_2_10, i96 %patch_buffer_2_11, i96 %patch_buffer_2_12, i96 %patch_buffer_2_13, i96 %patch_buffer_2_14, i96 %patch_buffer_2_15, i96 %patch_buffer_3_0, i96 %patch_buffer_3_1, i96 %patch_buffer_3_2, i96 %patch_buffer_3_3, i96 %patch_buffer_3_4, i96 %patch_buffer_3_5, i96 %patch_buffer_3_6, i96 %patch_buffer_3_7, i96 %patch_buffer_3_8, i96 %patch_buffer_3_9, i96 %patch_buffer_3_10, i96 %patch_buffer_3_11, i96 %patch_buffer_3_12, i96 %patch_buffer_3_13, i96 %patch_buffer_3_14, i96 %patch_buffer_3_15, i96 %patch_buffer_4_0, i96 %patch_buffer_4_1, i96 %patch_buffer_4_2, i96 %patch_buffer_4_3, i96 %patch_buffer_4_4, i96 %patch_buffer_4_5, i96 %patch_buffer_4_6, i96 %patch_buffer_4_7, i96 %patch_buffer_4_8, i96 %patch_buffer_4_9, i96 %patch_buffer_4_10, i96 %patch_buffer_4_11, i96 %patch_buffer_4_12, i96 %patch_buffer_4_13, i96 %patch_buffer_4_14, i96 %patch_buffer_4_15, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:251]   --->   Operation 31 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln37 = br void" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 32 'br' 'br_ln37' <Predicate = true> <Delay = 0.46>

State 13 <SV = 12> <Delay = 3.21>
ST_13 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %_ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit, i7 %add_ln37_1, void %.split5" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 34 [1/1] (0.00ns)   --->   "%layer = phi i3 0, void %_ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit, i3 %select_ln37_1, void %.split5" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 34 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 35 [1/1] (0.00ns)   --->   "%point = phi i5 0, void %_ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit, i5 %add_ln39, void %.split5" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 35 'phi' 'point' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln37_1 = add i7 %indvar_flatten, i7 1" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 36 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp_eq  i7 %indvar_flatten, i7 80" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 38 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split5, void %_Z42_shadowquilt_main_loop_make_verticle_stripPA512_7ap_uintILi96EEPjR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA5_A16_S0_RjSC_RN3hls6streamIS0_Li0EEE.exit" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 39 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (0.71ns)   --->   "%add_ln37 = add i3 %layer, i3 1" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 40 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 41 [1/1] (0.72ns)   --->   "%icmp_ln39 = icmp_eq  i5 %point, i5 16" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 41 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 42 [1/1] (0.34ns)   --->   "%select_ln37 = select i1 %icmp_ln39, i5 0, i5 %point" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 42 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 43 [1/1] (0.34ns)   --->   "%select_ln37_1 = select i1 %icmp_ln39, i3 %add_ln37, i3 %layer" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 43 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln37_1, i4 0" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %select_ln37" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 45 'zext' 'zext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln40 = add i7 %tmp, i7 %zext_ln40" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 46 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i7 %add_ln40" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 47 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i96 %init_patch_V, i64 0, i64 %zext_ln40_1" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 48 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 49 [2/2] (1.29ns)   --->   "%init_patch_V_load = load i7 %init_patch_V_addr" [D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'load' 'init_patch_V_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_13 : Operation 50 [1/1] (0.82ns)   --->   "%add_ln39 = add i5 %select_ln37, i5 1" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 50 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.02>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_write_patch_stream_layer_loop_write_patch_stream_superpoint_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 54 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 55 [1/2] (1.29ns)   --->   "%init_patch_V_load = load i7 %init_patch_V_addr" [D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'load' 'init_patch_V_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_14 : Operation 56 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %patch_stream_V, i96 %init_patch_V_load" [D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'write' 'write_ln174' <Predicate = (!icmp_ln37)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 0> <FIFO>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln352 = ret" [ParticleCoverHLS/src/system.cpp:352]   --->   Operation 58 'ret' 'ret_ln352' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ num_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ patch_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patch_buffer_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_0_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_1_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_2_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_3_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_buffer_4_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ get_radiiradii]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lbVal_constprop]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rbVal_constprop]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ get_trapezoid_edgestrapezoid_edges]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ latest_patch_index_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ num_patches_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
init_patch_V      (alloca           ) [ 0011111111111110]
call_ln237        (call             ) [ 0000000000000000]
call_ln237        (call             ) [ 0000000000000000]
call_ln237        (call             ) [ 0000000000000000]
call_ln237        (call             ) [ 0000000000000000]
call_ln237        (call             ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
call_ln251        (call             ) [ 0000000000000000]
br_ln37           (br               ) [ 0000000000001110]
indvar_flatten    (phi              ) [ 0000000000000100]
layer             (phi              ) [ 0000000000000100]
point             (phi              ) [ 0000000000000100]
add_ln37_1        (add              ) [ 0000000000001110]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000]
icmp_ln37         (icmp             ) [ 0000000000000110]
br_ln37           (br               ) [ 0000000000000000]
add_ln37          (add              ) [ 0000000000000000]
icmp_ln39         (icmp             ) [ 0000000000000000]
select_ln37       (select           ) [ 0000000000000000]
select_ln37_1     (select           ) [ 0000000000001110]
tmp               (bitconcatenate   ) [ 0000000000000000]
zext_ln40         (zext             ) [ 0000000000000000]
add_ln40          (add              ) [ 0000000000000000]
zext_ln40_1       (zext             ) [ 0000000000000000]
init_patch_V_addr (getelementptr    ) [ 0000000000000110]
add_ln39          (add              ) [ 0000000000001110]
specloopname_ln0  (specloopname     ) [ 0000000000000000]
empty             (speclooptripcount) [ 0000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000]
specloopname_ln39 (specloopname     ) [ 0000000000000000]
init_patch_V_load (load             ) [ 0000000000000000]
write_ln174       (write            ) [ 0000000000000000]
br_ln0            (br               ) [ 0000000000001110]
ret_ln352         (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="points">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="points"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_points"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patch_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="patch_buffer_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="patch_buffer_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="patch_buffer_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="patch_buffer_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="patch_buffer_0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patch_buffer_0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="patch_buffer_0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="patch_buffer_0_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="patch_buffer_0_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="patch_buffer_0_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="patch_buffer_0_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="patch_buffer_0_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="patch_buffer_0_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="patch_buffer_0_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="patch_buffer_0_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="patch_buffer_0_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_0_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="patch_buffer_1_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="patch_buffer_1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="patch_buffer_1_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="patch_buffer_1_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="patch_buffer_1_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="patch_buffer_1_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="patch_buffer_1_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="patch_buffer_1_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="patch_buffer_1_8">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="patch_buffer_1_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="patch_buffer_1_10">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="patch_buffer_1_11">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="patch_buffer_1_12">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="patch_buffer_1_13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="patch_buffer_1_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="patch_buffer_1_15">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_1_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="patch_buffer_2_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="patch_buffer_2_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="patch_buffer_2_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="patch_buffer_2_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="patch_buffer_2_4">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="patch_buffer_2_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="patch_buffer_2_6">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="patch_buffer_2_7">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="patch_buffer_2_8">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="patch_buffer_2_9">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="patch_buffer_2_10">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="patch_buffer_2_11">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="patch_buffer_2_12">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="patch_buffer_2_13">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="patch_buffer_2_14">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="patch_buffer_2_15">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_2_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="patch_buffer_3_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="patch_buffer_3_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="patch_buffer_3_2">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="patch_buffer_3_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="patch_buffer_3_4">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="patch_buffer_3_5">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="patch_buffer_3_6">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="patch_buffer_3_7">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="patch_buffer_3_8">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="patch_buffer_3_9">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="patch_buffer_3_10">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="patch_buffer_3_11">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="patch_buffer_3_12">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="patch_buffer_3_13">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="patch_buffer_3_14">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="patch_buffer_3_15">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_3_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="patch_buffer_4_0">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="patch_buffer_4_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="patch_buffer_4_2">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="patch_buffer_4_3">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="patch_buffer_4_4">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="patch_buffer_4_5">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="patch_buffer_4_6">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="patch_buffer_4_7">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="patch_buffer_4_8">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="patch_buffer_4_9">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="patch_buffer_4_10">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="patch_buffer_4_11">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="patch_buffer_4_12">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="patch_buffer_4_13">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="patch_buffer_4_14">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="patch_buffer_4_15">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_4_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="get_radiiradii">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_radiiradii"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="lbVal_constprop">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbVal_constprop"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="rbVal_constprop">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rbVal_constprop"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="get_trapezoid_edgestrapezoid_edges">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="latest_patch_index_constprop">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="latest_patch_index_constprop"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="num_patches_constprop">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_patches_constprop"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alignedtoline_per_layer_loop3"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_buffer_add_patch"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_write_patch_stream_layer_loop_write_patch_stream_superpoint_str"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="242" class="1004" name="init_patch_V_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln174_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="96" slack="0"/>
<pin id="249" dir="0" index="2" bw="96" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 "/>
</bind>
</comp>

<comp id="253" class="1004" name="init_patch_V_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_addr/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="96" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_patch_V_load/13 "/>
</bind>
</comp>

<comp id="266" class="1005" name="indvar_flatten_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/13 "/>
</bind>
</comp>

<comp id="277" class="1005" name="layer_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="layer_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer/13 "/>
</bind>
</comp>

<comp id="288" class="1005" name="point_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="point (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="point_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="point/13 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_alignedtoline_per_layer_loop3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="128" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="0" index="3" bw="96" slack="0"/>
<pin id="304" dir="0" index="4" bw="3" slack="0"/>
<pin id="305" dir="0" index="5" bw="32" slack="0"/>
<pin id="306" dir="0" index="6" bw="32" slack="0"/>
<pin id="307" dir="0" index="7" bw="32" slack="0"/>
<pin id="308" dir="0" index="8" bw="32" slack="0"/>
<pin id="309" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln237/1 call_ln237/3 call_ln237/5 call_ln237/7 call_ln237/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_patch_buffer_add_patch_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="96" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="96" slack="0"/>
<pin id="327" dir="0" index="3" bw="96" slack="0"/>
<pin id="328" dir="0" index="4" bw="96" slack="0"/>
<pin id="329" dir="0" index="5" bw="96" slack="0"/>
<pin id="330" dir="0" index="6" bw="96" slack="0"/>
<pin id="331" dir="0" index="7" bw="96" slack="0"/>
<pin id="332" dir="0" index="8" bw="96" slack="0"/>
<pin id="333" dir="0" index="9" bw="96" slack="0"/>
<pin id="334" dir="0" index="10" bw="96" slack="0"/>
<pin id="335" dir="0" index="11" bw="96" slack="0"/>
<pin id="336" dir="0" index="12" bw="96" slack="0"/>
<pin id="337" dir="0" index="13" bw="96" slack="0"/>
<pin id="338" dir="0" index="14" bw="96" slack="0"/>
<pin id="339" dir="0" index="15" bw="96" slack="0"/>
<pin id="340" dir="0" index="16" bw="96" slack="0"/>
<pin id="341" dir="0" index="17" bw="96" slack="0"/>
<pin id="342" dir="0" index="18" bw="96" slack="0"/>
<pin id="343" dir="0" index="19" bw="96" slack="0"/>
<pin id="344" dir="0" index="20" bw="96" slack="0"/>
<pin id="345" dir="0" index="21" bw="96" slack="0"/>
<pin id="346" dir="0" index="22" bw="96" slack="0"/>
<pin id="347" dir="0" index="23" bw="96" slack="0"/>
<pin id="348" dir="0" index="24" bw="96" slack="0"/>
<pin id="349" dir="0" index="25" bw="96" slack="0"/>
<pin id="350" dir="0" index="26" bw="96" slack="0"/>
<pin id="351" dir="0" index="27" bw="96" slack="0"/>
<pin id="352" dir="0" index="28" bw="96" slack="0"/>
<pin id="353" dir="0" index="29" bw="96" slack="0"/>
<pin id="354" dir="0" index="30" bw="96" slack="0"/>
<pin id="355" dir="0" index="31" bw="96" slack="0"/>
<pin id="356" dir="0" index="32" bw="96" slack="0"/>
<pin id="357" dir="0" index="33" bw="96" slack="0"/>
<pin id="358" dir="0" index="34" bw="96" slack="0"/>
<pin id="359" dir="0" index="35" bw="96" slack="0"/>
<pin id="360" dir="0" index="36" bw="96" slack="0"/>
<pin id="361" dir="0" index="37" bw="96" slack="0"/>
<pin id="362" dir="0" index="38" bw="96" slack="0"/>
<pin id="363" dir="0" index="39" bw="96" slack="0"/>
<pin id="364" dir="0" index="40" bw="96" slack="0"/>
<pin id="365" dir="0" index="41" bw="96" slack="0"/>
<pin id="366" dir="0" index="42" bw="96" slack="0"/>
<pin id="367" dir="0" index="43" bw="96" slack="0"/>
<pin id="368" dir="0" index="44" bw="96" slack="0"/>
<pin id="369" dir="0" index="45" bw="96" slack="0"/>
<pin id="370" dir="0" index="46" bw="96" slack="0"/>
<pin id="371" dir="0" index="47" bw="96" slack="0"/>
<pin id="372" dir="0" index="48" bw="96" slack="0"/>
<pin id="373" dir="0" index="49" bw="96" slack="0"/>
<pin id="374" dir="0" index="50" bw="96" slack="0"/>
<pin id="375" dir="0" index="51" bw="96" slack="0"/>
<pin id="376" dir="0" index="52" bw="96" slack="0"/>
<pin id="377" dir="0" index="53" bw="96" slack="0"/>
<pin id="378" dir="0" index="54" bw="96" slack="0"/>
<pin id="379" dir="0" index="55" bw="96" slack="0"/>
<pin id="380" dir="0" index="56" bw="96" slack="0"/>
<pin id="381" dir="0" index="57" bw="96" slack="0"/>
<pin id="382" dir="0" index="58" bw="96" slack="0"/>
<pin id="383" dir="0" index="59" bw="96" slack="0"/>
<pin id="384" dir="0" index="60" bw="96" slack="0"/>
<pin id="385" dir="0" index="61" bw="96" slack="0"/>
<pin id="386" dir="0" index="62" bw="96" slack="0"/>
<pin id="387" dir="0" index="63" bw="96" slack="0"/>
<pin id="388" dir="0" index="64" bw="96" slack="0"/>
<pin id="389" dir="0" index="65" bw="96" slack="0"/>
<pin id="390" dir="0" index="66" bw="96" slack="0"/>
<pin id="391" dir="0" index="67" bw="96" slack="0"/>
<pin id="392" dir="0" index="68" bw="96" slack="0"/>
<pin id="393" dir="0" index="69" bw="96" slack="0"/>
<pin id="394" dir="0" index="70" bw="96" slack="0"/>
<pin id="395" dir="0" index="71" bw="96" slack="0"/>
<pin id="396" dir="0" index="72" bw="96" slack="0"/>
<pin id="397" dir="0" index="73" bw="96" slack="0"/>
<pin id="398" dir="0" index="74" bw="96" slack="0"/>
<pin id="399" dir="0" index="75" bw="96" slack="0"/>
<pin id="400" dir="0" index="76" bw="96" slack="0"/>
<pin id="401" dir="0" index="77" bw="96" slack="0"/>
<pin id="402" dir="0" index="78" bw="96" slack="0"/>
<pin id="403" dir="0" index="79" bw="96" slack="0"/>
<pin id="404" dir="0" index="80" bw="96" slack="0"/>
<pin id="405" dir="0" index="81" bw="96" slack="0"/>
<pin id="406" dir="0" index="82" bw="2" slack="0"/>
<pin id="407" dir="0" index="83" bw="32" slack="0"/>
<pin id="408" dir="1" index="84" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln251/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln37_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/13 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln37_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="7" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/13 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln37_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/13 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln39_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="5" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln37_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="5" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln37_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="0" index="2" bw="3" slack="0"/>
<pin id="528" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln40_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln40_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/13 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln40_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln39_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/13 "/>
</bind>
</comp>

<comp id="561" class="1005" name="add_ln37_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="icmp_ln37_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="570" class="1005" name="select_ln37_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="init_patch_V_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="1"/>
<pin id="577" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="init_patch_V_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="add_ln39_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="245"><net_src comp="178" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="240" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="226" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="259" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="206" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="182" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="208" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="310"><net_src comp="180" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="0" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="313"><net_src comp="242" pin="1"/><net_sink comp="299" pin=3"/></net>

<net id="314"><net_src comp="182" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="315"><net_src comp="166" pin="0"/><net_sink comp="299" pin=5"/></net>

<net id="316"><net_src comp="168" pin="0"/><net_sink comp="299" pin=6"/></net>

<net id="317"><net_src comp="170" pin="0"/><net_sink comp="299" pin=7"/></net>

<net id="318"><net_src comp="172" pin="0"/><net_sink comp="299" pin=8"/></net>

<net id="319"><net_src comp="184" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="320"><net_src comp="186" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="321"><net_src comp="188" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="322"><net_src comp="190" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="409"><net_src comp="192" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="410"><net_src comp="6" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="411"><net_src comp="8" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="412"><net_src comp="10" pin="0"/><net_sink comp="323" pin=4"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="323" pin=5"/></net>

<net id="414"><net_src comp="14" pin="0"/><net_sink comp="323" pin=6"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="323" pin=7"/></net>

<net id="416"><net_src comp="18" pin="0"/><net_sink comp="323" pin=8"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="323" pin=9"/></net>

<net id="418"><net_src comp="22" pin="0"/><net_sink comp="323" pin=10"/></net>

<net id="419"><net_src comp="24" pin="0"/><net_sink comp="323" pin=11"/></net>

<net id="420"><net_src comp="26" pin="0"/><net_sink comp="323" pin=12"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="323" pin=13"/></net>

<net id="422"><net_src comp="30" pin="0"/><net_sink comp="323" pin=14"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="323" pin=15"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="323" pin=16"/></net>

<net id="425"><net_src comp="36" pin="0"/><net_sink comp="323" pin=17"/></net>

<net id="426"><net_src comp="38" pin="0"/><net_sink comp="323" pin=18"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="323" pin=19"/></net>

<net id="428"><net_src comp="42" pin="0"/><net_sink comp="323" pin=20"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="323" pin=21"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="323" pin=22"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="323" pin=23"/></net>

<net id="432"><net_src comp="50" pin="0"/><net_sink comp="323" pin=24"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="323" pin=25"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="323" pin=26"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="323" pin=27"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="323" pin=28"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="323" pin=29"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="323" pin=30"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="323" pin=31"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="323" pin=32"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="323" pin=33"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="323" pin=34"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="323" pin=35"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="323" pin=36"/></net>

<net id="445"><net_src comp="76" pin="0"/><net_sink comp="323" pin=37"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="323" pin=38"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="323" pin=39"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="323" pin=40"/></net>

<net id="449"><net_src comp="84" pin="0"/><net_sink comp="323" pin=41"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="323" pin=42"/></net>

<net id="451"><net_src comp="88" pin="0"/><net_sink comp="323" pin=43"/></net>

<net id="452"><net_src comp="90" pin="0"/><net_sink comp="323" pin=44"/></net>

<net id="453"><net_src comp="92" pin="0"/><net_sink comp="323" pin=45"/></net>

<net id="454"><net_src comp="94" pin="0"/><net_sink comp="323" pin=46"/></net>

<net id="455"><net_src comp="96" pin="0"/><net_sink comp="323" pin=47"/></net>

<net id="456"><net_src comp="98" pin="0"/><net_sink comp="323" pin=48"/></net>

<net id="457"><net_src comp="100" pin="0"/><net_sink comp="323" pin=49"/></net>

<net id="458"><net_src comp="102" pin="0"/><net_sink comp="323" pin=50"/></net>

<net id="459"><net_src comp="104" pin="0"/><net_sink comp="323" pin=51"/></net>

<net id="460"><net_src comp="106" pin="0"/><net_sink comp="323" pin=52"/></net>

<net id="461"><net_src comp="108" pin="0"/><net_sink comp="323" pin=53"/></net>

<net id="462"><net_src comp="110" pin="0"/><net_sink comp="323" pin=54"/></net>

<net id="463"><net_src comp="112" pin="0"/><net_sink comp="323" pin=55"/></net>

<net id="464"><net_src comp="114" pin="0"/><net_sink comp="323" pin=56"/></net>

<net id="465"><net_src comp="116" pin="0"/><net_sink comp="323" pin=57"/></net>

<net id="466"><net_src comp="118" pin="0"/><net_sink comp="323" pin=58"/></net>

<net id="467"><net_src comp="120" pin="0"/><net_sink comp="323" pin=59"/></net>

<net id="468"><net_src comp="122" pin="0"/><net_sink comp="323" pin=60"/></net>

<net id="469"><net_src comp="124" pin="0"/><net_sink comp="323" pin=61"/></net>

<net id="470"><net_src comp="126" pin="0"/><net_sink comp="323" pin=62"/></net>

<net id="471"><net_src comp="128" pin="0"/><net_sink comp="323" pin=63"/></net>

<net id="472"><net_src comp="130" pin="0"/><net_sink comp="323" pin=64"/></net>

<net id="473"><net_src comp="132" pin="0"/><net_sink comp="323" pin=65"/></net>

<net id="474"><net_src comp="134" pin="0"/><net_sink comp="323" pin=66"/></net>

<net id="475"><net_src comp="136" pin="0"/><net_sink comp="323" pin=67"/></net>

<net id="476"><net_src comp="138" pin="0"/><net_sink comp="323" pin=68"/></net>

<net id="477"><net_src comp="140" pin="0"/><net_sink comp="323" pin=69"/></net>

<net id="478"><net_src comp="142" pin="0"/><net_sink comp="323" pin=70"/></net>

<net id="479"><net_src comp="144" pin="0"/><net_sink comp="323" pin=71"/></net>

<net id="480"><net_src comp="146" pin="0"/><net_sink comp="323" pin=72"/></net>

<net id="481"><net_src comp="148" pin="0"/><net_sink comp="323" pin=73"/></net>

<net id="482"><net_src comp="150" pin="0"/><net_sink comp="323" pin=74"/></net>

<net id="483"><net_src comp="152" pin="0"/><net_sink comp="323" pin=75"/></net>

<net id="484"><net_src comp="154" pin="0"/><net_sink comp="323" pin=76"/></net>

<net id="485"><net_src comp="156" pin="0"/><net_sink comp="323" pin=77"/></net>

<net id="486"><net_src comp="158" pin="0"/><net_sink comp="323" pin=78"/></net>

<net id="487"><net_src comp="160" pin="0"/><net_sink comp="323" pin=79"/></net>

<net id="488"><net_src comp="162" pin="0"/><net_sink comp="323" pin=80"/></net>

<net id="489"><net_src comp="164" pin="0"/><net_sink comp="323" pin=81"/></net>

<net id="490"><net_src comp="174" pin="0"/><net_sink comp="323" pin=82"/></net>

<net id="491"><net_src comp="176" pin="0"/><net_sink comp="323" pin=83"/></net>

<net id="496"><net_src comp="270" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="210" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="270" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="218" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="281" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="184" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="292" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="220" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="208" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="292" pin="4"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="510" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="504" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="281" pin="4"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="222" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="524" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="224" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="516" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="532" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="559"><net_src comp="516" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="228" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="492" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="569"><net_src comp="498" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="524" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="578"><net_src comp="253" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="583"><net_src comp="555" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="292" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: points | {}
	Port: num_points | {}
	Port: patch_stream_V | {14 }
	Port: patch_buffer_0_0 | {11 12 }
	Port: patch_buffer_0_1 | {11 12 }
	Port: patch_buffer_0_2 | {11 12 }
	Port: patch_buffer_0_3 | {11 12 }
	Port: patch_buffer_0_4 | {11 12 }
	Port: patch_buffer_0_5 | {11 12 }
	Port: patch_buffer_0_6 | {11 12 }
	Port: patch_buffer_0_7 | {11 12 }
	Port: patch_buffer_0_8 | {11 12 }
	Port: patch_buffer_0_9 | {11 12 }
	Port: patch_buffer_0_10 | {11 12 }
	Port: patch_buffer_0_11 | {11 12 }
	Port: patch_buffer_0_12 | {11 12 }
	Port: patch_buffer_0_13 | {11 12 }
	Port: patch_buffer_0_14 | {11 12 }
	Port: patch_buffer_0_15 | {11 12 }
	Port: patch_buffer_1_0 | {11 12 }
	Port: patch_buffer_1_1 | {11 12 }
	Port: patch_buffer_1_2 | {11 12 }
	Port: patch_buffer_1_3 | {11 12 }
	Port: patch_buffer_1_4 | {11 12 }
	Port: patch_buffer_1_5 | {11 12 }
	Port: patch_buffer_1_6 | {11 12 }
	Port: patch_buffer_1_7 | {11 12 }
	Port: patch_buffer_1_8 | {11 12 }
	Port: patch_buffer_1_9 | {11 12 }
	Port: patch_buffer_1_10 | {11 12 }
	Port: patch_buffer_1_11 | {11 12 }
	Port: patch_buffer_1_12 | {11 12 }
	Port: patch_buffer_1_13 | {11 12 }
	Port: patch_buffer_1_14 | {11 12 }
	Port: patch_buffer_1_15 | {11 12 }
	Port: patch_buffer_2_0 | {11 12 }
	Port: patch_buffer_2_1 | {11 12 }
	Port: patch_buffer_2_2 | {11 12 }
	Port: patch_buffer_2_3 | {11 12 }
	Port: patch_buffer_2_4 | {11 12 }
	Port: patch_buffer_2_5 | {11 12 }
	Port: patch_buffer_2_6 | {11 12 }
	Port: patch_buffer_2_7 | {11 12 }
	Port: patch_buffer_2_8 | {11 12 }
	Port: patch_buffer_2_9 | {11 12 }
	Port: patch_buffer_2_10 | {11 12 }
	Port: patch_buffer_2_11 | {11 12 }
	Port: patch_buffer_2_12 | {11 12 }
	Port: patch_buffer_2_13 | {11 12 }
	Port: patch_buffer_2_14 | {11 12 }
	Port: patch_buffer_2_15 | {11 12 }
	Port: patch_buffer_3_0 | {11 12 }
	Port: patch_buffer_3_1 | {11 12 }
	Port: patch_buffer_3_2 | {11 12 }
	Port: patch_buffer_3_3 | {11 12 }
	Port: patch_buffer_3_4 | {11 12 }
	Port: patch_buffer_3_5 | {11 12 }
	Port: patch_buffer_3_6 | {11 12 }
	Port: patch_buffer_3_7 | {11 12 }
	Port: patch_buffer_3_8 | {11 12 }
	Port: patch_buffer_3_9 | {11 12 }
	Port: patch_buffer_3_10 | {11 12 }
	Port: patch_buffer_3_11 | {11 12 }
	Port: patch_buffer_3_12 | {11 12 }
	Port: patch_buffer_3_13 | {11 12 }
	Port: patch_buffer_3_14 | {11 12 }
	Port: patch_buffer_3_15 | {11 12 }
	Port: patch_buffer_4_0 | {11 12 }
	Port: patch_buffer_4_1 | {11 12 }
	Port: patch_buffer_4_2 | {11 12 }
	Port: patch_buffer_4_3 | {11 12 }
	Port: patch_buffer_4_4 | {11 12 }
	Port: patch_buffer_4_5 | {11 12 }
	Port: patch_buffer_4_6 | {11 12 }
	Port: patch_buffer_4_7 | {11 12 }
	Port: patch_buffer_4_8 | {11 12 }
	Port: patch_buffer_4_9 | {11 12 }
	Port: patch_buffer_4_10 | {11 12 }
	Port: patch_buffer_4_11 | {11 12 }
	Port: patch_buffer_4_12 | {11 12 }
	Port: patch_buffer_4_13 | {11 12 }
	Port: patch_buffer_4_14 | {11 12 }
	Port: patch_buffer_4_15 | {11 12 }
	Port: get_radiiradii | {}
	Port: lbVal_constprop | {1 2 3 4 5 6 7 8 9 10 }
	Port: rbVal_constprop | {1 2 3 4 5 6 7 8 9 10 }
	Port: get_trapezoid_edgestrapezoid_edges | {}
	Port: latest_patch_index_constprop | {11 12 }
	Port: num_patches_constprop | {11 12 }
 - Input state : 
	Port: makePatches_ShadowQuilt_fromEdges : points | {1 2 3 4 5 6 7 8 9 10 }
	Port: makePatches_ShadowQuilt_fromEdges : num_points | {1 2 3 4 5 6 7 8 9 10 }
	Port: makePatches_ShadowQuilt_fromEdges : patch_stream_V | {}
	Port: makePatches_ShadowQuilt_fromEdges : get_radiiradii | {1 2 3 4 5 6 7 8 9 10 }
	Port: makePatches_ShadowQuilt_fromEdges : lbVal_constprop | {1 2 3 4 5 6 7 8 9 10 }
	Port: makePatches_ShadowQuilt_fromEdges : rbVal_constprop | {1 2 3 4 5 6 7 8 9 10 }
	Port: makePatches_ShadowQuilt_fromEdges : get_trapezoid_edgestrapezoid_edges | {1 2 3 4 5 6 7 8 9 10 }
	Port: makePatches_ShadowQuilt_fromEdges : latest_patch_index_constprop | {11 12 }
	Port: makePatches_ShadowQuilt_fromEdges : num_patches_constprop | {11 12 }
  - Chain level:
	State 1
		call_ln237 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln37_1 : 1
		icmp_ln37 : 1
		br_ln37 : 2
		add_ln37 : 1
		icmp_ln39 : 1
		select_ln37 : 2
		select_ln37_1 : 2
		tmp : 3
		zext_ln40 : 3
		add_ln40 : 4
		zext_ln40_1 : 5
		init_patch_V_addr : 6
		init_patch_V_load : 7
		add_ln39 : 3
	State 14
		write_ln174 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   call   | grp_alignedtoline_per_layer_loop3_fu_299 |    17   | 14.2336 |   4535  |  22543  |
|          |     grp_patch_buffer_add_patch_fu_323    |    0    |  2.016  |   624   |   814   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             add_ln37_1_fu_492            |    0    |    0    |    0    |    14   |
|    add   |              add_ln37_fu_504             |    0    |    0    |    0    |    10   |
|          |              add_ln40_fu_544             |    0    |    0    |    0    |    14   |
|          |              add_ln39_fu_555             |    0    |    0    |    0    |    12   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   icmp   |             icmp_ln37_fu_498             |    0    |    0    |    0    |    10   |
|          |             icmp_ln39_fu_510             |    0    |    0    |    0    |    9    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  select  |            select_ln37_fu_516            |    0    |    0    |    0    |    5    |
|          |           select_ln37_1_fu_524           |    0    |    0    |    0    |    3    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   write  |         write_ln174_write_fu_246         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                tmp_fu_532                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   zext   |             zext_ln40_fu_540             |    0    |    0    |    0    |    0    |
|          |            zext_ln40_1_fu_550            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    17   | 16.2496 |   5159  |  23434  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|init_patch_V|    6   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    6   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln37_1_reg_561   |    7   |
|     add_ln39_reg_580    |    5   |
|    icmp_ln37_reg_566    |    1   |
|  indvar_flatten_reg_266 |    7   |
|init_patch_V_addr_reg_575|    7   |
|      layer_reg_277      |    3   |
|      point_reg_288      |    5   |
|  select_ln37_1_reg_570  |    3   |
+-------------------------+--------+
|          Total          |   38   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_259            |  p0  |   2  |   7  |   14   ||    9    |
| grp_alignedtoline_per_layer_loop3_fu_299 |  p4  |   5  |   3  |   15   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   29   || 1.04643 ||    18   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |   16   |  5159  |  23434 |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   38   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   17   |   17   |  5197  |  23452 |
+-----------+--------+--------+--------+--------+--------+
