--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.125 ns
From           : ADC_DB[8]
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.311 ns
From           : DE2_ADDA_TOP:U1|lpm_add:lpm|lpm_add_sub:lpm_add_sub_component|add_sub_ecj:auto_generated|pipeline_dffe[4]
To             : DAC_DA[4]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.957 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'DE2_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0'
Slack          : 1.656 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 157.63 MHz ( period = 6.344 ns )
From           : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]
From Clock     : DE2_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0
To Clock       : DE2_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 83.81 MHz ( period = 11.932 ns )
From           : sld_hub:auto_hub|virtual_ir_scan_reg
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'DE2_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
From Clock     : DE2_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0
To Clock       : DE2_ADDA_TOP:U1|pll:pll_100|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

