Fitter report for ov5640_rgb565_640x480_udp_pc
Fri Jan 11 11:04:29 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |ov5640_rgb565_640x480_udp_pc|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0c91:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Jan 11 11:04:29 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov5640_rgb565_640x480_udp_pc                ;
; Top-level Entity Name              ; ov5640_rgb565_640x480_udp_pc                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,375 / 10,320 ( 13 % )                     ;
;     Total combinational functions  ; 1,283 / 10,320 ( 12 % )                     ;
;     Dedicated logic registers      ; 732 / 10,320 ( 7 % )                        ;
; Total registers                    ; 732                                         ;
; Total pins                         ; 69 / 180 ( 38 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 71,680 / 423,936 ( 17 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; cam_rst_n      ; Missing drive strength and slew rate ;
; cam_pwdn       ; Missing drive strength and slew rate ;
; cam_scl        ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; eth_tx_en      ; Missing drive strength and slew rate ;
; eth_tx_data[0] ; Missing drive strength and slew rate ;
; eth_tx_data[1] ; Missing drive strength and slew rate ;
; eth_tx_data[2] ; Missing drive strength and slew rate ;
; eth_tx_data[3] ; Missing drive strength and slew rate ;
; eth_rst_n      ; Missing drive strength and slew rate ;
; cam_sda        ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2267 ) ; 0.00 % ( 0 / 2267 )        ; 0.00 % ( 0 / 2267 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2267 ) ; 0.00 % ( 0 / 2267 )        ; 0.00 % ( 0 / 2267 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2255 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/output_files/ov5640_rgb565_640x480_udp_pc.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,375 / 10,320 ( 13 % )   ;
;     -- Combinational with no register       ; 643                       ;
;     -- Register only                        ; 92                        ;
;     -- Combinational with a register        ; 640                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 498                       ;
;     -- 3 input functions                    ; 259                       ;
;     -- <=2 input functions                  ; 526                       ;
;     -- Register only                        ; 92                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 915                       ;
;     -- arithmetic mode                      ; 368                       ;
;                                             ;                           ;
; Total registers*                            ; 732 / 11,172 ( 7 % )      ;
;     -- Dedicated logic registers            ; 732 / 10,320 ( 7 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 105 / 645 ( 16 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 69 / 180 ( 38 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 7                         ;
; M9Ks                                        ; 9 / 46 ( 20 % )           ;
; Total block memory bits                     ; 71,680 / 423,936 ( 17 % ) ;
; Total block memory implementation bits      ; 82,944 / 423,936 ( 20 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 7 / 10 ( 70 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 4% / 3% / 4%              ;
; Peak interconnect usage (total/H/V)         ; 6% / 6% / 7%              ;
; Maximum fan-out                             ; 539                       ;
; Highest non-global fan-out                  ; 319                       ;
; Total fan-out                               ; 7025                      ;
; Average fan-out                             ; 3.11                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1375 / 10320 ( 13 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 643                   ; 0                              ;
;     -- Register only                        ; 92                    ; 0                              ;
;     -- Combinational with a register        ; 640                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 498                   ; 0                              ;
;     -- 3 input functions                    ; 259                   ; 0                              ;
;     -- <=2 input functions                  ; 526                   ; 0                              ;
;     -- Register only                        ; 92                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 915                   ; 0                              ;
;     -- arithmetic mode                      ; 368                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 732                   ; 0                              ;
;     -- Dedicated logic registers            ; 732 / 10320 ( 7 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 105 / 645 ( 16 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 69                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 71680                 ; 0                              ;
; Total RAM block bits                        ; 82944                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 9 / 46 ( 19 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 307                   ; 2                              ;
;     -- Registered Input Connections         ; 287                   ; 0                              ;
;     -- Output Connections                   ; 19                    ; 290                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 7045                  ; 300                            ;
;     -- Registered Connections               ; 3167                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 34                    ; 292                            ;
;     -- hard_block:auto_generated_inst       ; 292                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 20                    ; 2                              ;
;     -- Output Ports                         ; 32                    ; 4                              ;
;     -- Bidir Ports                          ; 17                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam_data[0]    ; K9    ; 4        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[1]    ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[2]    ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[3]    ; M8    ; 3        ; 13           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[4]    ; P6    ; 3        ; 7            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[5]    ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[6]    ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[7]    ; T14   ; 4        ; 30           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_href       ; M9    ; 4        ; 21           ; 0            ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_pclk       ; R13   ; 4        ; 28           ; 0            ; 14           ; 74                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_vsync      ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_clk     ; L8    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_data[0] ; F5    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_data[1] ; G5    ; 1        ; 0            ; 19           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_data[2] ; F7    ; 8        ; 11           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_data[3] ; K8    ; 3        ; 9            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rxdv       ; F6    ; 8        ; 11           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_tx_clk     ; J6    ; 2        ; 0            ; 10           ; 21           ; 319                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk        ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n      ; M1    ; 2        ; 0            ; 11           ; 21           ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam_pwdn       ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_rst_n      ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_scl        ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_rst_n      ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_data[0] ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_data[1] ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_data[2] ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_data[3] ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_en      ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                      ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; cam_sda        ; L10   ; 4        ; 25           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; i2c_dri:u_i2c_dri|sda_dir                                                                                 ; -                   ;
; sdram_data[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; sdram_data[10]          ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; sdram_data[11]          ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; sdram_data[8]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; sdram_dqm[1]            ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; sdram_cke               ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; sdram_addr[12]          ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 17 ( 41 % )  ; 2.5V          ; --           ;
; 2        ; 7 / 19 ( 37 % )  ; 2.5V          ; --           ;
; 3        ; 8 / 26 ( 31 % )  ; 2.5V          ; --           ;
; 4        ; 13 / 27 ( 48 % ) ; 2.5V          ; --           ;
; 5        ; 17 / 25 ( 68 % ) ; 2.5V          ; --           ;
; 6        ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ;
; 7        ; 7 / 26 ( 27 % )  ; 2.5V          ; --           ;
; 8        ; 2 / 26 ( 8 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; eth_rx_data[0]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; eth_rxdv                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; eth_rx_data[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; eth_rx_data[1]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_data[8]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; eth_tx_clk                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_data[9]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_data[11]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_data[10]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; eth_tx_data[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; eth_tx_data[0]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; eth_rx_data[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; cam_data[0]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_data[7]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_data[13]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_data[12]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; eth_tx_data[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; eth_tx_en                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; eth_rst_n                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; eth_tx_data[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; eth_rx_clk                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; cam_rst_n                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; cam_sda                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_data[6]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_data[3]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_data[4]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_data[5]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_data[15]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_data[14]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; cam_data[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; cam_href                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; sdram_data[1]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; cam_data[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; cam_data[2]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; cam_scl                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; sdram_data[2]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; cam_data[4]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; cam_data[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; cam_vsync                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_data[0]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; cam_pwdn                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; cam_pclk                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; cam_data[6]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; cam_data[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; u_pll_clk|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                       ;
; Compensate clock              ; clock0                                                                       ;
; Compensated input/output pins ; --                                                                           ;
; Switchover type               ; --                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ;
; Nominal VCO frequency         ; 600.0 MHz                                                                    ;
; VCO post scale K counter      ; 2                                                                            ;
; VCO frequency control         ; Auto                                                                         ;
; VCO phase shift step          ; 208 ps                                                                       ;
; VCO multiply                  ; --                                                                           ;
; VCO divide                    ; --                                                                           ;
; Freq min lock                 ; 25.0 MHz                                                                     ;
; Freq max lock                 ; 54.18 MHz                                                                    ;
; M VCO Tap                     ; 2                                                                            ;
; M Initial                     ; 2                                                                            ;
; M value                       ; 12                                                                           ;
; N value                       ; 1                                                                            ;
; Charge pump current           ; setting 1                                                                    ;
; Loop filter resistance        ; setting 27                                                                   ;
; Loop filter capacitance       ; setting 0                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ;
; Bandwidth type                ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                          ;
; PLL location                  ; PLL_1                                                                        ;
; Inclk0 signal                 ; sys_clk                                                                      ;
; Inclk1 signal                 ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                           ;
+-------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C4      ; 24            ; 12/12 Even ; --            ; 2       ; 2       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640_rgb565_640x480_udp_pc                       ; 1375 (4)    ; 732 (0)                   ; 0 (0)         ; 71680       ; 9    ; 0            ; 0       ; 0         ; 69   ; 0            ; 643 (4)      ; 92 (0)            ; 640 (0)          ; |ov5640_rgb565_640x480_udp_pc                                                                                                                                                                                            ; work         ;
;    |cmos_capture_data:u_cmos_capture_data|          ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 32 (32)          ; |ov5640_rgb565_640x480_udp_pc|cmos_capture_data:u_cmos_capture_data                                                                                                                                                      ; work         ;
;    |i2c_dri:u_i2c_dri|                              ; 112 (112)   ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 53 (53)          ; |ov5640_rgb565_640x480_udp_pc|i2c_dri:u_i2c_dri                                                                                                                                                                          ; work         ;
;    |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                ; 59 (59)     ; 26 (26)                   ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 50 (50)          ; |ov5640_rgb565_640x480_udp_pc|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                                            ; work         ;
;       |altsyncram:Ram0_rtl_0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                                                                                                                                      ; work         ;
;          |altsyncram_0c91:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0c91:auto_generated                                                                                                       ; work         ;
;    |img_data_pkt:u_img_data_pkt|                    ; 181 (138)   ; 142 (110)                 ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (27)      ; 18 (18)           ; 125 (93)         ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt                                                                                                                                                                ; work         ;
;       |sync_fifo_1024x32b:u_sync_fifo_1024x32b|     ; 43 (0)      ; 32 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 32 (0)           ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                  ; 43 (0)      ; 32 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 32 (0)           ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_7m31:auto_generated|            ; 43 (0)      ; 32 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 32 (0)           ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated                                                                     ; work         ;
;                |a_dpfifo_es31:dpfifo|               ; 43 (2)      ; 32 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (2)       ; 0 (0)             ; 32 (0)           ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo                                                ; work         ;
;                   |a_fefifo_kae:fifo_state|         ; 21 (11)     ; 12 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 12 (2)           ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state                        ; work         ;
;                      |cntr_op7:count_usedw|         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw   ; work         ;
;                   |cntr_cpb:rd_ptr_count|           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count                          ; work         ;
;                   |cntr_cpb:wr_ptr|                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr                                ; work         ;
;                   |dpram_q911:FIFOram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram                             ; work         ;
;                      |altsyncram_c6k1:altsyncram1|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1 ; work         ;
;    |pll_clk:u_pll_clk|                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ov5640_rgb565_640x480_udp_pc|pll_clk:u_pll_clk                                                                                                                                                                          ; work         ;
;       |altpll:altpll_component|                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ov5640_rgb565_640x480_udp_pc|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                  ; work         ;
;          |pll_clk_altpll:auto_generated|            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_640x480_udp_pc|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                    ; work         ;
;    |sdram_top:u_sdram_top|                          ; 555 (0)     ; 338 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 217 (0)      ; 73 (0)            ; 265 (0)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top                                                                                                                                                                      ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 211 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 32 (0)            ; 72 (0)           ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                  ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 65 (65)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 20 (20)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                            ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 111 (111)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 51 (51)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                          ; work         ;
;          |sdram_data:u_sdram_data|                  ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 1 (1)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                          ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 346 (80)    ; 236 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (40)     ; 41 (1)            ; 195 (39)         ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                    ; work         ;
;          |rdfifo:u_rdfifo|                          ; 134 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 21 (0)            ; 77 (0)           ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                    ; work         ;
;             |dcfifo:dcfifo_component|               ; 134 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 21 (0)            ; 77 (0)           ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                            ; work         ;
;                |dcfifo_aol1:auto_generated|         ; 134 (49)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (12)      ; 21 (10)           ; 77 (2)           ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                 ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                 ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                 ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 15 (15)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                     ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                     ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                      ; work         ;
;                      |dffpipe_te9:dffpipe4|         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4                 ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                        ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                    ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                              ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                              ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                   ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                  ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                  ; work         ;
;          |wrfifo:u_wrfifo|                          ; 132 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 19 (0)            ; 79 (0)           ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                    ; work         ;
;             |dcfifo:dcfifo_component|               ; 132 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 19 (0)            ; 79 (0)           ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                            ; work         ;
;                |dcfifo_nnl1:auto_generated|         ; 132 (49)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (12)      ; 19 (8)            ; 79 (4)           ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                 ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                 ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                 ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                     ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 15 (15)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                     ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                      ; work         ;
;                      |dffpipe_se9:dffpipe3|         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3                 ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                        ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                     ; work         ;
;                   |dffpipe_pe9:rs_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                              ; work         ;
;                   |dffpipe_pe9:rs_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                              ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                   ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                  ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                  ; work         ;
;    |udp:u_udp|                                      ; 452 (0)     ; 139 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 313 (0)      ; 0 (0)             ; 139 (0)          ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp                                                                                                                                                                                  ; work         ;
;       |crc32_d4:u_crc32_d4|                         ; 47 (47)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 32 (32)          ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|crc32_d4:u_crc32_d4                                                                                                                                                              ; work         ;
;       |ip_send:u_ip_send|                           ; 405 (405)   ; 107 (107)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 298 (298)    ; 0 (0)             ; 107 (107)        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send                                                                                                                                                                ; work         ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cam_rst_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_pwdn       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_scl        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_en      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_data[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_data[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_data[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_data[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_rst_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_rx_clk     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; eth_rxdv       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; eth_rx_data[3] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; eth_rx_data[2] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; eth_rx_data[1] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; eth_rx_data[0] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; cam_sda        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_clk     ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; cam_pclk       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; cam_data[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_href       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[3]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_vsync      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; eth_rx_clk                                                                                                                                                                                                         ;                   ;         ;
; eth_rxdv                                                                                                                                                                                                           ;                   ;         ;
; eth_rx_data[3]                                                                                                                                                                                                     ;                   ;         ;
; eth_rx_data[2]                                                                                                                                                                                                     ;                   ;         ;
; eth_rx_data[1]                                                                                                                                                                                                     ;                   ;         ;
; eth_rx_data[0]                                                                                                                                                                                                     ;                   ;         ;
; cam_sda                                                                                                                                                                                                            ;                   ;         ;
; sdram_data[0]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]~feeder                                                                                                    ; 0                 ; 6       ;
; sdram_data[1]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]~feeder                                                                                                    ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                                           ; 0                 ; 6       ;
; sdram_data[3]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                                           ; 0                 ; 6       ;
; sdram_data[4]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                                           ; 0                 ; 6       ;
; sdram_data[5]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]~feeder                                                                                                    ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                                           ; 1                 ; 6       ;
; sdram_data[7]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                                           ; 0                 ; 6       ;
; sdram_data[8]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                                           ; 1                 ; 6       ;
; sdram_data[9]                                                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]~feeder                                                                                                    ; 0                 ; 6       ;
; sdram_data[10]                                                                                                                                                                                                     ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]~feeder                                                                                                   ; 0                 ; 6       ;
; sdram_data[11]                                                                                                                                                                                                     ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                                          ; 1                 ; 6       ;
; sdram_data[12]                                                                                                                                                                                                     ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                                          ; 0                 ; 6       ;
; sdram_data[13]                                                                                                                                                                                                     ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]~feeder                                                                                                   ; 1                 ; 6       ;
; sdram_data[14]                                                                                                                                                                                                     ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                                          ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                                                     ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                                          ; 0                 ; 6       ;
; sys_rst_n                                                                                                                                                                                                          ;                   ;         ;
; sys_clk                                                                                                                                                                                                            ;                   ;         ;
; eth_tx_clk                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3                                           ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0     ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2     ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3     ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7     ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0     ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2     ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3     ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7     ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_data[0]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_data[1]                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_data[3]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_en                                                                                                                                                                       ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                                                      ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                                       ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                               ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                          ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                          ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                          ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                          ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][28]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                          ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][29]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][30]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                          ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[0]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[4]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[1]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[5]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[2]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[6]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[3]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[7]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[15]                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[14]                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[13]                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[12]                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[11]                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[10]                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[9]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[8]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[7]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[6]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[5]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[4]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[3]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[2]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[0]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[1]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]                                                                                                                                                                 ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[3]                                                                                                                                                                 ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[2]                                                                                                                                                                 ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[1]                                                                                                                                                                 ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[0]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[0]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[1]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[2]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[3]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[4]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[5]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[6]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[7]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[8]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[9]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_h_cnt[10]                                                                                                                                                                   ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|eth_ifg_cnt[0]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|eth_ifg_cnt[1]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|eth_ifg_cnt[2]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|eth_ifg_cnt[3]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|eth_ifg_cnt[4]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|eth_ifg_cnt[6]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|eth_ifg_cnt[7]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[12]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[13]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[14]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[15]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[16]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[17]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[18]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[19]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[20]                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_cnt[21]                                                                                                                                                                 ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][12]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][0]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][8]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][4]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                           ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][1]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][13]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][9]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][5]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|crc_en                                                                                                                                                                          ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][14]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][10]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][6]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][15]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][11]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][7]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][3]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[6][19]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                           ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                                                         ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                         ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_req                                                                                                                                                                          ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                 ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|total_num[4]                                                                                                                                                                    ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[1]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[5]                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_data_num[2]                                                                                                                                                                  ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[17]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[21]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[6]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[22]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[3]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[15]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                                                 ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[31]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[19]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|udp_num[3]                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                     ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|start_en_d1                                                                                                                                                                     ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                                                                       ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                                           ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                                                   ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                                                    ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                                                      ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[0]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[12]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[8]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                                                                                ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                                             ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                                              ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[13]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[1]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[9]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[5]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[14]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[6]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[15]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[3]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                                                  ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                                                   ; 1                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                                                 ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_req                                                                                                                                                                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                            ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                            ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                          ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                                                   ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                              ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                      ; 0                 ; 0       ;
;      - img_data_pkt:u_img_data_pkt|img_ifg_done                                                                                                                                                                    ; 1                 ; 0       ;
; cam_pclk                                                                                                                                                                                                           ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                        ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0                                           ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9                                           ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                                        ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                                      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                                       ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                                        ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                                        ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                                        ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                                       ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                                       ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                                       ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                                       ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                                       ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                                       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                                              ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                                               ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                                               ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                             ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                          ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                                          ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                        ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                           ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                                        ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                                        ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                                        ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                                        ; 1                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                        ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                              ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                     ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                     ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                     ; 1                 ; 0       ;
; cam_data[0]                                                                                                                                                                                                        ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                                        ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                                                         ; 0                 ; 6       ;
; cam_href                                                                                                                                                                                                           ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                                                      ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag~0                                                                                                                                                           ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                                                         ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                                                         ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                                                         ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                                                         ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                                                         ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                                                         ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                                                         ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                                                         ; 0                 ; 6       ;
; cam_data[1]                                                                                                                                                                                                        ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                                        ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                                                         ; 0                 ; 6       ;
; cam_data[2]                                                                                                                                                                                                        ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                                        ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                                                         ; 0                 ; 6       ;
; cam_data[3]                                                                                                                                                                                                        ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                                        ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                                                         ; 1                 ; 6       ;
; cam_data[4]                                                                                                                                                                                                        ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                                        ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                                                         ; 0                 ; 6       ;
; cam_data[5]                                                                                                                                                                                                        ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                                        ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                                                         ; 0                 ; 6       ;
; cam_data[6]                                                                                                                                                                                                        ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                                        ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                                                         ; 0                 ; 6       ;
; cam_data[7]                                                                                                                                                                                                        ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                                        ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                                                         ; 0                 ; 6       ;
; cam_vsync                                                                                                                                                                                                          ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                          ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                    ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; cam_pclk                                                                                                                                                                ; PIN_R13            ; 74      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                  ; LCCOMB_X28_Y1_N10  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; comb~2                                                                                                                                                                  ; LCCOMB_X22_Y14_N6  ; 175     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; eth_tx_clk                                                                                                                                                              ; PIN_J6             ; 315     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|Selector1~1                                                                                                                                           ; LCCOMB_X28_Y19_N4  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|cnt[5]~24                                                                                                                                             ; LCCOMB_X25_Y19_N6  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                               ; FF_X33_Y12_N27     ; 69      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                               ; FF_X26_Y19_N5      ; 4       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|st_done                                                                                                                                               ; FF_X24_Y19_N11     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                             ; LCCOMB_X17_Y15_N10 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                ; FF_X17_Y15_N1      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|Equal4~3                                                                                                                                    ; LCCOMB_X2_Y9_N30   ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]~11                                                                                                                           ; LCCOMB_X1_Y9_N10   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~31                                                                                                                          ; LCCOMB_X4_Y10_N6   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|img_ifg_done                                                                                                                                ; FF_X1_Y9_N9        ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                  ; FF_X2_Y10_N23      ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|neg_fifo_empty                                                                                                                              ; LCCOMB_X5_Y10_N30  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|_~0 ; LCCOMB_X1_Y8_N16   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|valid_rreq                  ; LCCOMB_X5_Y10_N14  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|valid_wreq                  ; LCCOMB_X5_Y10_N12  ; 23      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|wr_fifo_data[1]~1                                                                                                                           ; LCCOMB_X2_Y10_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; img_data_pkt:u_img_data_pkt|wr_fifo_data[1]~33                                                                                                                          ; LCCOMB_X5_Y10_N8   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]                                                                                ; PLL_1              ; 275     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2]                                                                                ; PLL_1              ; 11      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_locked                                                                                ; PLL_1              ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                                 ; LCCOMB_X10_Y12_N26 ; 539     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]~0                                                                         ; LCCOMB_X21_Y16_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                           ; LCCOMB_X22_Y2_N2   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                           ; LCCOMB_X17_Y14_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~6                                                                           ; LCCOMB_X18_Y16_N2  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]~2                                                                      ; LCCOMB_X22_Y14_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                              ; LCCOMB_X19_Y14_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                             ; LCCOMB_X21_Y17_N14 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                          ; FF_X21_Y17_N15     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0                                ; LCCOMB_X13_Y13_N0  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                ; LCCOMB_X13_Y14_N28 ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                  ; LCCOMB_X18_Y14_N0  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~0                                                                                             ; LCCOMB_X21_Y15_N4  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~1                                ; LCCOMB_X19_Y13_N4  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                ; LCCOMB_X28_Y1_N22  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                 ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                               ; PIN_M1             ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]~1                                                                                                                            ; LCCOMB_X8_Y11_N2   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|Equal0~1                                                                                                                                    ; LCCOMB_X6_Y10_N4   ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|Selector7~10                                                                                                                                ; LCCOMB_X10_Y9_N8   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|cnt[3]~12                                                                                                                                   ; LCCOMB_X10_Y10_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|cnt[3]~17                                                                                                                                   ; LCCOMB_X6_Y10_N14  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|cnt[3]~9                                                                                                                                    ; LCCOMB_X9_Y9_N28   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                     ; FF_X7_Y11_N7       ; 69      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[15]~45                                                                                                                             ; LCCOMB_X4_Y11_N16  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_en~0                                                                                                                                 ; LCCOMB_X10_Y9_N10  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]~22                                                                                                                           ; LCCOMB_X10_Y9_N28  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~54                                                                                                                            ; LCCOMB_X10_Y9_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][24]~55                                                                                                                           ; LCCOMB_X10_Y9_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]~16                                                                                                                          ; LCCOMB_X4_Y11_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                     ; FF_X4_Y11_N27      ; 36      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; comb~2                                                                                   ; LCCOMB_X22_Y14_N6  ; 175     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; i2c_dri:u_i2c_dri|dri_clk                                                                ; FF_X33_Y12_N27     ; 69      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 275     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 11      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst_n~0                                                                                  ; LCCOMB_X10_Y12_N26 ; 539     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sys_rst_n                                                                                ; PIN_M1             ; 2       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; eth_tx_clk~input                                                                                                                                                                                            ; 319     ;
; cam_pclk~input                                                                                                                                                                                              ; 74      ;
; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                         ; 69      ;
; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                   ; 48      ;
; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                          ; 46      ;
; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                   ; 45      ;
; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                          ; 43      ;
; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                          ; 39      ;
; img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                                                      ; 36      ;
; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                                           ; 36      ;
; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                                                         ; 36      ;
; img_data_pkt:u_img_data_pkt|wr_fifo_data[1]~1                                                                                                                                                               ; 32      ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]~1                                                                                                                                                                ; 32      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                             ; 29      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                                    ; 28      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~1                                                                    ; 27      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0                                                                    ; 27      ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|valid_wreq                                                      ; 27      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                             ; 25      ;
; i2c_dri:u_i2c_dri|Selector1~1                                                                                                                                                                               ; 24      ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                                                                                                                      ; 24      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                             ; 24      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                                    ; 23      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                                             ; 23      ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~31                                                                                                                                                              ; 22      ;
; udp:u_udp|ip_send:u_ip_send|crc_en                                                                                                                                                                          ; 22      ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                          ; 22      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                                             ; 20      ;
; i2c_dri:u_i2c_dri|cnt[3]                                                                                                                                                                                    ; 20      ;
; udp:u_udp|ip_send:u_ip_send|cnt[3]~17                                                                                                                                                                       ; 19      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                                           ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                               ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                             ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                             ; 19      ;
; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                        ; 18      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                                           ; 18      ;
; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                   ; 18      ;
; i2c_dri:u_i2c_dri|cnt[4]                                                                                                                                                                                    ; 18      ;
; img_data_pkt:u_img_data_pkt|wr_fifo_data[1]~33                                                                                                                                                              ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                 ; 17      ;
; udp:u_udp|ip_send:u_ip_send|Equal0~1                                                                                                                                                                        ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                  ; 17      ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~54                                                                                                                                                                ; 16      ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                                                      ; 16      ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[15]~45                                                                                                                                                                 ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                              ; 16      ;
; i2c_dri:u_i2c_dri|cnt[5]                                                                                                                                                                                    ; 16      ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                               ; 15      ;
; udp:u_udp|ip_send:u_ip_send|tx_data_num[2]                                                                                                                                                                  ; 15      ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]~22                                                                                                                                                               ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~0                                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                      ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~4                                                                                                                                         ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]~0                                                                                                             ; 15      ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|valid_rreq                                                      ; 14      ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                            ; 14      ;
; i2c_dri:u_i2c_dri|cnt[6]                                                                                                                                                                                    ; 14      ;
; img_data_pkt:u_img_data_pkt|Equal4~3                                                                                                                                                                        ; 13      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]~3                                                                                                             ; 13      ;
; i2c_dri:u_i2c_dri|cnt[0]                                                                                                                                                                                    ; 13      ;
; i2c_dri:u_i2c_dri|cnt[2]                                                                                                                                                                                    ; 12      ;
; ~GND                                                                                                                                                                                                        ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                               ; 11      ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                    ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                                                ; 11      ;
; i2c_dri:u_i2c_dri|cnt[1]                                                                                                                                                                                    ; 11      ;
; cam_href~input                                                                                                                                                                                              ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                           ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                           ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                           ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                           ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                           ; 10      ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|_~0                                     ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~6                                                                                                               ; 10      ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                            ; 10      ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                ; 10      ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                               ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~1                                                                                                            ; 10      ;
; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                                                                                                         ; 10      ;
; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                          ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                                                ; 10      ;
; img_data_pkt:u_img_data_pkt|img_ifg_done                                                                                                                                                                    ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                           ; 9       ;
; udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                 ; 9       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                           ; 9       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]~11                                                                                                                                                               ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                           ; 8       ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                                                                   ; 8       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                  ; 8       ;
; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                                                                                                       ; 8       ;
; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                                                                                                         ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                                                ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                                                ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                                                ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                           ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                           ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                           ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                           ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                           ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                                       ; 7       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~6                                                                                                                                                                    ; 7       ;
; i2c_dri:u_i2c_dri|cnt[5]~24                                                                                                                                                                                 ; 7       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_en~0                                                                                                                                                                     ; 7       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                                                ; 7       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data[3]                                                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                           ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                           ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                           ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                           ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                           ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                           ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                           ; 6       ;
; img_data_pkt:u_img_data_pkt|Equal0~3                                                                                                                                                                        ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                                      ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                                       ; 6       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; 6       ;
; i2c_dri:u_i2c_dri|st_done                                                                                                                                                                                   ; 6       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                                                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                                                ; 6       ;
; i2c_dri:u_i2c_dri|Selector8~0                                                                                                                                                                               ; 6       ;
; i2c_dri:u_i2c_dri|Selector22~0                                                                                                                                                                              ; 6       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data[1]                                                                                                                                                                  ; 6       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data[0]                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                              ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                        ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                        ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                           ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                           ; 5       ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]~16                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                                      ; 5       ;
; i2c_dri:u_i2c_dri|Decoder0~0                                                                                                                                                                                ; 5       ;
; udp:u_udp|ip_send:u_ip_send|cnt[3]~12                                                                                                                                                                       ; 5       ;
; udp:u_udp|ip_send:u_ip_send|cnt[3]~9                                                                                                                                                                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; 5       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; 5       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~10                                                                                                                                                                   ; 5       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                            ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~2                                                                                                                 ; 5       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                           ; 5       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[10]                                                                                                                                                                    ; 5       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[9]                                                                                                                                                                     ; 5       ;
; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                                                ; 5       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][24]~55                                                                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                           ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                          ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                        ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                           ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                                             ; 4       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                                                             ; 4       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~10                                                                                                                                                                    ; 4       ;
; udp:u_udp|ip_send:u_ip_send|Equal0~0                                                                                                                                                                        ; 4       ;
; udp:u_udp|ip_send:u_ip_send|LessThan1~0                                                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_ack~0                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]~2                                                                                                          ; 4       ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                                                   ; 4       ;
; udp:u_udp|ip_send:u_ip_send|tx_req                                                                                                                                                                          ; 4       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~9                                                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~1                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~0                                                                                                                 ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                  ; 4       ;
; udp:u_udp|ip_send:u_ip_send|Equal6~0                                                                                                                                                                        ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                                                                  ; 4       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~0                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~0                                                                                                                    ; 4       ;
; i2c_dri:u_i2c_dri|Selector11~0                                                                                                                                                                              ; 4       ;
; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                                                                                                                      ; 4       ;
; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                                                                                                        ; 4       ;
; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                                                                                                       ; 4       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                  ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[5]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[6]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[7]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[2]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[3]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[4]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[1]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[0]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[11]                                                                                                                                                                    ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[8]                                                                                                                                                                     ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[15]                                                                                                                                                                    ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[14]                                                                                                                                                                    ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[12]                                                                                                                                                                    ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[13]                                                                                                                                                                    ; 4       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                                                             ; 4       ;
; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                                                      ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~15                                                                                                                                                                   ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~14                                                                                                                                                                   ; 3       ;
; cmos_capture_data:u_cmos_capture_data|always1~0                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                                                  ; 3       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                        ; 3       ;
; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                                      ; 3       ;
; img_data_pkt:u_img_data_pkt|neg_fifo_empty                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                       ; 3       ;
; img_data_pkt:u_img_data_pkt|img_req                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10]                       ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10]                       ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor9                                             ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; 3       ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; 3       ;
; img_data_pkt:u_img_data_pkt|always6~2                                                                                                                                                                       ; 3       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                                                    ; 3       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                                                    ; 3       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                                                    ; 3       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                                                    ; 3       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                                                    ; 3       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                                                    ; 3       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                                                    ; 3       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                                                    ; 3       ;
; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                     ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                                                                                                           ; 3       ;
; i2c_dri:u_i2c_dri|i2c_done                                                                                                                                                                                  ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~11                                                                                                                                                                   ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~8                                                                                                                                                                    ; 3       ;
; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]~1                                                                                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan0~4                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~10                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~1                                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~2                                                                                                                 ; 3       ;
; i2c_dri:u_i2c_dri|Equal0~2                                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~4                                                                                                                    ; 3       ;
; rst_n~0                                                                                                                                                                                                     ; 3       ;
; i2c_dri:u_i2c_dri|scl                                                                                                                                                                                       ; 3       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                                                  ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                                                                                                             ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                                                                                                             ; 3       ;
; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Add16~8                                                                                                                                                                         ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Add16~6                                                                                                                                                                         ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Add16~4                                                                                                                                                                         ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Add16~2                                                                                                                                                                         ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Add16~0                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                                            ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                                                                                                          ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                                                                                                          ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                                                                                                          ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                                                                                                          ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                                                                                                          ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                                                                                                           ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                                                                                                             ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                                                                                                             ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                                                                                                             ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                                              ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][30]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][29]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                                                                                  ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][28]                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                                                ; 3       ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_locked                                                                                                                    ; 3       ;
; cam_data[7]~input                                                                                                                                                                                           ; 2       ;
; cam_data[6]~input                                                                                                                                                                                           ; 2       ;
; cam_data[5]~input                                                                                                                                                                                           ; 2       ;
; cam_data[4]~input                                                                                                                                                                                           ; 2       ;
; cam_data[3]~input                                                                                                                                                                                           ; 2       ;
; cam_data[2]~input                                                                                                                                                                                           ; 2       ;
; cam_data[1]~input                                                                                                                                                                                           ; 2       ;
; cam_data[0]~input                                                                                                                                                                                           ; 2       ;
; sys_rst_n~input                                                                                                                                                                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~28                                                                                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                                                  ; 2       ;
; cmos_capture_data:u_cmos_capture_data|always1~1                                                                                                                                                             ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[4]~27                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|Equal3~1                                                                                                                                                                        ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]~8                                                                                                                                                                ; 2       ;
; img_data_pkt:u_img_data_pkt|Equal3~0                                                                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~3                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|ram_address_a[9]                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[5]                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[5]                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]                        ; 2       ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                                              ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                                                                                                                   ; 2       ;
; img_data_pkt:u_img_data_pkt|Equal0~0                                                                                                                                                                        ; 2       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|LessThan2~12                                                                                                                                                                    ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~7                                                                                                                                                                     ; 2       ;
; udp:u_udp|ip_send:u_ip_send|LessThan1~9                                                                                                                                                                     ; 2       ;
; udp:u_udp|ip_send:u_ip_send|LessThan1~1                                                                                                                                                                     ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Equal15~7                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Equal15~1                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_send:u_ip_send|start_en_d1                                                                                                                                                                     ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~5                                                                                                                                                                     ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector36~0                                                                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~2                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~0                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal8~0                                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal7~0                                                                                                                  ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Equal0~0                                                                                                                                                                    ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|always3~0                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next[2]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~12                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~21                                                                                                                                                                ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~0                                                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~7                                                                                                                                                                    ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]~0                                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux0~0                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~7                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~6                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~4                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux5~2                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal13~0                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~3                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~3                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~0                                                                                                                 ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|Selector23~1                                                                                                                                                                              ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next[28]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][3]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data~44                                                                                                                                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][7]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data~43                                                                                                                                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][11]                                                                                                                                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][15]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][6]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][10]                                                                                                                                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][14]                                                                                                                                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next[29]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data~21                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][5]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][9]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][13]                                                                                                                                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][4]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Mux39~1                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][0]                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][12]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                   ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                  ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~0                                                                                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]~0                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~1                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~3                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~2                                                                                                                    ; 2       ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll_lock_sync                                                                                                                       ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[21]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[20]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[19]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[18]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[17]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[16]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[15]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[14]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[13]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[12]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                                                 ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[7]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[6]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[4]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[3]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[2]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[1]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[0]                                                                                                                                                                  ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[10]                                                                                                                                                                   ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[9]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[8]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[7]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[6]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[5]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[4]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[3]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[2]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[1]                                                                                                                                                                    ; 2       ;
; img_data_pkt:u_img_data_pkt|img_h_cnt[0]                                                                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                  ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Add16~20                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Add16~18                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Add16~16                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Add16~14                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Add16~12                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Add16~10                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[0]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[1]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[2]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[3]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]                                                                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|op_1~18                                                                          ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                                                                                                           ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                                                                                                           ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                                                                                                           ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                                                                                                           ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                                                                                                           ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                                                                                                           ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                                                                                                           ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[3]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[7]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                                                                ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                                                                ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[6]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                                                                ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                                                                ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[2]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[5]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                                                                ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[1]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[4]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[0]                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                                                                ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                                              ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0feeder                                                                                                                                                                ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1~feeder                                                                                                                                ; 1       ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]~feeder                                                                                                                                                      ; 1       ;
; udp:u_udp|ip_send:u_ip_send|udp_num[3]~feeder                                                                                                                                                               ; 1       ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll_lock_sync~feeder                                                                                                                ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]~feeder                                                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]~feeder                                                                                                       ; 1       ;
; cam_vsync~input                                                                                                                                                                                             ; 1       ;
; sys_clk~input                                                                                                                                                                                               ; 1       ;
; sdram_data[15]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[14]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[13]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[12]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[11]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[10]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[9]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[8]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[7]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[6]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[5]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[4]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[3]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[2]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[1]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[0]~input                                                                                                                                                                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]~0                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]~0                                                                     ; 1       ;
; img_data_pkt:u_img_data_pkt|img_req~0                                                                                                                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]~0                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]~0                                                                     ; 1       ;
; udp:u_udp|ip_send:u_ip_send|total_num[4]~0                                                                                                                                                                  ; 1       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle~0                                                                                                                                                             ; 1       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum~0                                                                                                                                                        ; 1       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_en~1                                                                                                                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~8                                                                                                               ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~7                                                                                                               ; 1       ;
; i2c_dri:u_i2c_dri|Selector9~19                                                                                                                                                                              ; 1       ;
; i2c_dri:u_i2c_dri|Selector9~5                                                                                                                                                                               ; 1       ;
; i2c_dri:u_i2c_dri|Selector9~4                                                                                                                                                                               ; 1       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer~56                                                                                                                                                                 ; 1       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer~55                                                                                                                                                                 ; 1       ;
; comb~3                                                                                                                                                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt~6                                                                                                             ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req~2                                                                                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux5~5                                                                                                                    ; 1       ;
; udp:u_udp|ip_send:u_ip_send|Selector33~7                                                                                                                                                                    ; 1       ;
; i2c_dri:u_i2c_dri|Selector20~9                                                                                                                                                                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~10                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                                                  ; 1       ;
; img_data_pkt:u_img_data_pkt|img_ifg_done~0                                                                                                                                                                  ; 1       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~27                                                                                                                                                              ; 1       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~26                                                                                                                                                              ; 1       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~25                                                                                                                                                              ; 1       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~24                                                                                                                                                              ; 1       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~23                                                                                                                                                              ; 1       ;
; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]~22                                                                                                                                                              ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~12                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~11                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~10                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~11                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~11                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                     ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                                                         ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                                                         ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                                                         ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                                                         ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                                                         ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                                                         ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                                                         ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10~0                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~3                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4~0                                         ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]~4                                                                                                                                                      ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]~3                                                                                                                                                      ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]~2                                                                                                                                                      ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]~1                                                                                                                                                      ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]~0                                                                                                                                                      ; 1       ;
; cmos_capture_data:u_cmos_capture_data|byte_flag~0                                                                                                                                                           ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|cntr_cout[0]~0                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10~0                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10~0                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5~1                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~6                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~5                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~4                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~3                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~2                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~1                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~0                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~8                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~7                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~6                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~5                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~4                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~3                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~2                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~1                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~0                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~6                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~5                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~4                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~3                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~2                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~1                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~0                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~7                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~6                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb|data_wire[0]~0                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~5                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~4                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~3                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~2                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~1                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~0                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|frame_val_flag~0                                                                                                                                                      ; 1       ;
; cmos_capture_data:u_cmos_capture_data|always2~0                                                                                                                                                             ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10~0                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1~0                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~6                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~5                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~4                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~3                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~2                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~1                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~0                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~8                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~7                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~6                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~5                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~4                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~3                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~2                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~1                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~0                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~6                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~5                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~4                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~3                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~2                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~1                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~0                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~7                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~6                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~5                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~4                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~3                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~2                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb|data_wire[0]~0                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~1                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~0                                  ; 1       ;
; img_data_pkt:u_img_data_pkt|Equal4~2                                                                                                                                                                        ; 1       ;
; img_data_pkt:u_img_data_pkt|Equal4~1                                                                                                                                                                        ; 1       ;
; img_data_pkt:u_img_data_pkt|Equal4~0                                                                                                                                                                        ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]~21                                                                                                                                                          ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[15]~15                                                                                                                                                ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                                       ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[14]~14                                                                                                                                                ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                                       ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[13]~13                                                                                                                                                ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                                       ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[12]~12                                                                                                                                                ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                                       ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[11]~11                                                                                                                                                ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                                       ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[10]~10                                                                                                                                                ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                                       ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[9]~9                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[8]~8                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[7]~7                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[6]~6                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[5]~5                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[4]~4                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[3]~3                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[2]~2                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[1]~1                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                                        ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_frame_data[0]~0                                                                                                                                                  ; 1       ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                                            ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                                            ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                       ; 1       ;
; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                                          ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~24                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~23                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~22                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~21                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~20                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~19                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~18                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~17                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~16                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~15                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~14                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~13                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~12                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~11                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~10                                                                                                                                                                     ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~9                                                                                                                                                                      ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~8                                                                                                                                                                      ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~7                                                                                                                                                                      ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~6                                                                                                                                                                      ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~5                                                                                                                                                                      ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~4                                                                                                                                                                      ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~3                                                                                                                                                                      ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~2                                                                                                                                                                      ; 1       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~1                                                                                                                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                                           ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                                          ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                                          ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                                           ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                                           ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                                          ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                                          ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------------------+---------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                                         ; Location                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------------------+---------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0c91:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; ROM              ; Single Clock ; 256          ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 6144  ; 256                         ; 24                          ; --                          ; --                          ; 6144                ; 1    ; db/ov5640_rgb565_640x480_udp_pc.rom0_i2c_ov5640_rgb565_cfg_7038e431.hdl.mif ; M9K_X27_Y18_N0                                                ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                                                        ; M9K_X15_Y11_N0, M9K_X15_Y10_N0, M9K_X15_Y9_N0, M9K_X15_Y12_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None                                                                        ; M9K_X15_Y13_N0, M9K_X15_Y14_N0                                ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None                                                                        ; M9K_X27_Y3_N0, M9K_X27_Y2_N0                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------------------+---------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ov5640_rgb565_640x480_udp_pc|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0c91:auto_generated|ALTSYNCRAM                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(001100000000100010000010) (14004202) (3147906) (300882)    ;(001100000000100000000010) (14004002) (3147778) (300802)   ;(001100010000001100000010) (14201402) (3212034) (310302)   ;(001100000001011111111111) (14013777) (3151871) (3017FF)   ;(001100000001100011111111) (14014377) (3152127) (3018FF)   ;(001100000011011100010011) (14033423) (3159827) (303713)   ;(001100010000100000000001) (14204001) (3213313) (310801)   ;(001101100011000000110110) (15430066) (3551286) (363036)   ;
;8;(001101100011000100001110) (15430416) (3551502) (36310E)    ;(001101100011001011100010) (15431342) (3551970) (3632E2)   ;(001101100011001100010010) (15431422) (3552018) (363312)   ;(001101100010000111100000) (15420740) (3547616) (3621E0)   ;(001101110000010010100000) (15602240) (3605664) (3704A0)   ;(001101110000001101011010) (15601532) (3605338) (37035A)   ;(001101110001010101111000) (15612570) (3609976) (371578)   ;(001101110001011100000001) (15613401) (3610369) (371701)   ;
;16;(001101110000101101100000) (15605540) (3607392) (370B60)    ;(001101110000010100011010) (15602432) (3605786) (37051A)   ;(001110010000010100000010) (16202402) (3736834) (390502)   ;(001110010000011000010000) (16203020) (3737104) (390610)   ;(001110010000000100001010) (16200412) (3735818) (39010A)   ;(001101110011000100010010) (15630422) (3617042) (373112)   ;(001101100000000000001000) (15400010) (3538952) (360008)   ;(001101100000000100110011) (15400463) (3539251) (360133)   ;
;24;(001100000010110101100000) (14026540) (3157344) (302D60)    ;(001101100010000001010010) (15420122) (3547218) (362052)   ;(001101110001101100100000) (15615440) (3611424) (371B20)   ;(010001110001110001010000) (21616120) (4660304) (471C50)   ;(001110100001001101000011) (16411503) (3806019) (3A1343)   ;(001110100001100000000000) (16414000) (3807232) (3A1800)   ;(001110100001100111111000) (16414770) (3807736) (3A19F8)   ;(001101100011010100010011) (15432423) (3552531) (363513)   ;
;32;(001101100011011000000011) (15433003) (3552771) (363603)    ;(001101100011010001000000) (15432100) (3552320) (363440)   ;(001101100010001000000001) (15421001) (3547649) (362201)   ;(001111000000000100110100) (17000464) (3932468) (3C0134)   ;(001111000000010000101000) (17002050) (3933224) (3C0428)   ;(001111000000010110011000) (17002630) (3933592) (3C0598)   ;(001111000000011000000000) (17003000) (3933696) (3C0600)   ;(001111000000011100001000) (17003410) (3933960) (3C0708)   ;
;40;(001111000000100000000000) (17004000) (3934208) (3C0800)    ;(001111000000100100011100) (17004434) (3934492) (3C091C)   ;(001111000000101010011100) (17005234) (3934876) (3C0A9C)   ;(001111000000101101000000) (17005500) (3935040) (3C0B40)   ;(001110000001000000000000) (16010000) (3674112) (381000)   ;(001110000001000100010000) (16010420) (3674384) (381110)   ;(001110000001001000000000) (16011000) (3674624) (381200)   ;(001101110000100001100100) (15604144) (3606628) (370864)   ;
;48;(010000000000000100000010) (20000402) (4194562) (400102)    ;(010000000000010100011010) (20002432) (4195610) (40051A)   ;(001100000000000000000000) (14000000) (3145728) (300000)   ;(001100000000010011111111) (14002377) (3147007) (3004FF)   ;(010000110000000001100001) (20600141) (4391009) (430061)   ;(010100000001111100000001) (24017401) (5250817) (501F01)   ;(010001000000111000000000) (21007000) (4460032) (440E00)   ;(010100000000000010100111) (24000247) (5243047) (5000A7)   ;
;56;(001110100000111100110000) (16407460) (3804976) (3A0F30)    ;(001110100001000000101000) (16410050) (3805224) (3A1028)   ;(001110100001101100110000) (16415460) (3808048) (3A1B30)   ;(001110100001111000100110) (16417046) (3808806) (3A1E26)   ;(001110100001000101100000) (16410540) (3805536) (3A1160)   ;(001110100001111100010100) (16417424) (3809044) (3A1F14)   ;(010110000000000000100011) (26000043) (5767203) (580023)   ;(010110000000000100010100) (26000424) (5767444) (580114)   ;
;64;(010110000000001000001111) (26001017) (5767695) (58020F)    ;(010110000000001100001111) (26001417) (5767951) (58030F)   ;(010110000000010000010010) (26002022) (5768210) (580412)   ;(010110000000010100100110) (26002446) (5768486) (580526)   ;(010110000000011000001100) (26003014) (5768716) (58060C)   ;(010110000000011100001000) (26003410) (5768968) (580708)   ;(010110000000100000000101) (26004005) (5769221) (580805)   ;(010110000000100100000101) (26004405) (5769477) (580905)   ;
;72;(010110000000101000001000) (26005010) (5769736) (580A08)    ;(010110000000101100001101) (26005415) (5769997) (580B0D)   ;(010110000000110000001000) (26006010) (5770248) (580C08)   ;(010110000000110100000011) (26006403) (5770499) (580D03)   ;(010110000000111000000000) (26007000) (5770752) (580E00)   ;(010110000000111100000000) (26007400) (5771008) (580F00)   ;(010110000001000000000011) (26010003) (5771267) (581003)   ;(010110000001000100001001) (26010411) (5771529) (581109)   ;
;80;(010110000001001000000111) (26011007) (5771783) (581207)    ;(010110000001001100000011) (26011403) (5772035) (581303)   ;(010110000001010000000000) (26012000) (5772288) (581400)   ;(010110000001010100000001) (26012401) (5772545) (581501)   ;(010110000001011000000011) (26013003) (5772803) (581603)   ;(010110000001011100001000) (26013410) (5773064) (581708)   ;(010110000001100000001101) (26014015) (5773325) (58180D)   ;(010110000001100100001000) (26014410) (5773576) (581908)   ;
;88;(010110000001101000000101) (26015005) (5773829) (581A05)    ;(010110000001101100000110) (26015406) (5774086) (581B06)   ;(010110000001110000001000) (26016010) (5774344) (581C08)   ;(010110000001110100001110) (26016416) (5774606) (581D0E)   ;(010110000001111000101001) (26017051) (5774889) (581E29)   ;(010110000001111100010111) (26017427) (5775127) (581F17)   ;(010110000010000000010001) (26020021) (5775377) (582011)   ;(010110000010000100010001) (26020421) (5775633) (582111)   ;
;96;(010110000010001000010101) (26021025) (5775893) (582215)    ;(010110000010001100101000) (26021450) (5776168) (582328)   ;(010110000010010001000110) (26022106) (5776454) (582446)   ;(010110000010010100100110) (26022446) (5776678) (582526)   ;(010110000010011000001000) (26023010) (5776904) (582608)   ;(010110000010011100100110) (26023446) (5777190) (582726)   ;(010110000010100001100100) (26024144) (5777508) (582864)   ;(010110000010100100100110) (26024446) (5777702) (582926)   ;
;104;(010110000010101000100100) (26025044) (5777956) (582A24)    ;(010110000010101100100010) (26025442) (5778210) (582B22)   ;(010110000010110000100100) (26026044) (5778468) (582C24)   ;(010110000010110100100100) (26026444) (5778724) (582D24)   ;(010110000010111000000110) (26027006) (5778950) (582E06)   ;(010110000010111100100010) (26027442) (5779234) (582F22)   ;(010110000011000001000000) (26030100) (5779520) (583040)   ;(010110000011000101000010) (26030502) (5779778) (583142)   ;
;112;(010110000011001000100100) (26031044) (5780004) (583224)    ;(010110000011001100100110) (26031446) (5780262) (583326)   ;(010110000011010000100100) (26032044) (5780516) (583424)   ;(010110000011010100100010) (26032442) (5780770) (583522)   ;(010110000011011000100010) (26033042) (5781026) (583622)   ;(010110000011011100100110) (26033446) (5781286) (583726)   ;(010110000011100001000100) (26034104) (5781572) (583844)   ;(010110000011100100100100) (26034444) (5781796) (583924)   ;
;120;(010110000011101000100110) (26035046) (5782054) (583A26)    ;(010110000011101100101000) (26035450) (5782312) (583B28)   ;(010110000011110001000010) (26036102) (5782594) (583C42)   ;(010110000011110111001110) (26036716) (5782990) (583DCE)   ;(010100011000000011111111) (24300377) (5341439) (5180FF)   ;(010100011000000111110010) (24300762) (5341682) (5181F2)   ;(010100011000001000000000) (24301000) (5341696) (518200)   ;(010100011000001100010100) (24301424) (5341972) (518314)   ;
;128;(010100011000010000100101) (24302045) (5342245) (518425)    ;(010100011000010100100100) (24302444) (5342500) (518524)   ;(010100011000011000001001) (24303011) (5342729) (518609)   ;(010100011000011100001001) (24303411) (5342985) (518709)   ;(010100011000100000001001) (24304011) (5343241) (518809)   ;(010100011000100101110101) (24304565) (5343605) (518975)   ;(010100011000101001010100) (24305124) (5343828) (518A54)   ;(010100011000101111100000) (24305740) (5344224) (518BE0)   ;
;136;(010100011000110010110010) (24306262) (5344434) (518CB2)    ;(010100011000110101000010) (24306502) (5344578) (518D42)   ;(010100011000111000111101) (24307075) (5344829) (518E3D)   ;(010100011000111101010110) (24307526) (5345110) (518F56)   ;(010100011001000001000110) (24310106) (5345350) (519046)   ;(010100011001000111111000) (24310770) (5345784) (5191F8)   ;(010100011001001000000100) (24311004) (5345796) (519204)   ;(010100011001001101110000) (24311560) (5346160) (519370)   ;
;144;(010100011001010011110000) (24312360) (5346544) (5194F0)    ;(010100011001010111110000) (24312760) (5346800) (5195F0)   ;(010100011001011000000011) (24313003) (5346819) (519603)   ;(010100011001011100000001) (24313401) (5347073) (519701)   ;(010100011001100000000100) (24314004) (5347332) (519804)   ;(010100011001100100010010) (24314422) (5347602) (519912)   ;(010100011001101000000100) (24315004) (5347844) (519A04)   ;(010100011001101100000000) (24315400) (5348096) (519B00)   ;
;152;(010100011001110000000110) (24316006) (5348358) (519C06)    ;(010100011001110110000010) (24316602) (5348738) (519D82)   ;(010100011001111000111000) (24317070) (5348920) (519E38)   ;(010101001000000000000001) (25100001) (5537793) (548001)   ;(010101001000000100001000) (25100410) (5538056) (548108)   ;(010101001000001000010100) (25101024) (5538324) (548214)   ;(010101001000001100101000) (25101450) (5538600) (548328)   ;(010101001000010001010001) (25102121) (5538897) (548451)   ;
;160;(010101001000010101100101) (25102545) (5539173) (548565)    ;(010101001000011001110001) (25103161) (5539441) (548671)   ;(010101001000011101111101) (25103575) (5539709) (54877D)   ;(010101001000100010000111) (25104207) (5539975) (548887)   ;(010101001000100110010001) (25104621) (5540241) (548991)   ;(010101001000101010011010) (25105232) (5540506) (548A9A)   ;(010101001000101110101010) (25105652) (5540778) (548BAA)   ;(010101001000110010111000) (25106270) (5541048) (548CB8)   ;
;168;(010101001000110111001101) (25106715) (5541325) (548DCD)    ;(010101001000111011011101) (25107335) (5541597) (548EDD)   ;(010101001000111111101010) (25107752) (5541866) (548FEA)   ;(010101001001000000011101) (25110035) (5541917) (54901D)   ;(010100111000000100011110) (24700436) (5472542) (53811E)   ;(010100111000001001011011) (24701133) (5472859) (53825B)   ;(010100111000001100001000) (24701410) (5473032) (538308)   ;(010100111000010000001010) (24702012) (5473290) (53840A)   ;
;176;(010100111000010101111110) (24702576) (5473662) (53857E)    ;(010100111000011010001000) (24703210) (5473928) (538688)   ;(010100111000011101111100) (24703574) (5474172) (53877C)   ;(010100111000100001101100) (24704154) (5474412) (53886C)   ;(010100111000100100010000) (24704420) (5474576) (538910)   ;(010100111000101000000001) (24705001) (5474817) (538A01)   ;(010100111000101110011000) (24705630) (5475224) (538B98)   ;(010101011000000000000110) (25300006) (5603334) (558006)   ;
;184;(010101011000001101000000) (25301500) (5604160) (558340)    ;(010101011000010000010000) (25302020) (5604368) (558410)   ;(010101011000100100010000) (25304420) (5605648) (558910)   ;(010101011000101000000000) (25305000) (5605888) (558A00)   ;(010101011000101111111000) (25305770) (5606392) (558BF8)   ;(010100000001110101000000) (24016500) (5250368) (501D40)   ;(010100110000000000001000) (24600010) (5439496) (530008)   ;(010100110000000100110000) (24600460) (5439792) (530130)   ;
;192;(010100110000001000010000) (24601020) (5440016) (530210)    ;(010100110000001100000000) (24601400) (5440256) (530300)   ;(010100110000010000001000) (24602010) (5440520) (530408)   ;(010100110000010100110000) (24602460) (5440816) (530530)   ;(010100110000011000001000) (24603010) (5441032) (530608)   ;(010100110000011100010110) (24603426) (5441302) (530716)   ;(010100110000100100001000) (24604410) (5441800) (530908)   ;(010100110000101000110000) (24605060) (5442096) (530A30)   ;
;200;(010100110000101100000100) (24605404) (5442308) (530B04)    ;(010100110000110000000110) (24606006) (5442566) (530C06)   ;(010100000010010100000000) (24022400) (5252352) (502500)   ;(001100000011010100010001) (14032421) (3159313) (303511)   ;(001100000011011000111100) (14033074) (3159612) (30363C)   ;(001111000000011100001000) (17003410) (3933960) (3C0708)   ;(001110000010000001000110) (16020106) (3678278) (382046)   ;(001110000010000100000001) (16020401) (3678465) (382101)   ;
;208;(001110000001010000110001) (16012061) (3675185) (381431)    ;(001110000001010100110001) (16012461) (3675441) (381531)   ;(001110000000000000000000) (16000000) (3670016) (380000)   ;(001110000000000100000000) (16000400) (3670272) (380100)   ;(001110000000001000000000) (16001000) (3670528) (380200)   ;(001110000000001100000100) (16001404) (3670788) (380304)   ;(001110000000010000001010) (16002012) (3671050) (38040A)   ;(001110000000010100111111) (16002477) (3671359) (38053F)   ;
;216;(001110000000011000000111) (16003007) (3671559) (380607)    ;(001110000000011110011011) (16003633) (3671963) (38079B)   ;(001110000000100000000010) (16004002) (3672066) (380802)   ;(001110000000100110000000) (16004600) (3672448) (380980)   ;(001110000000101000000001) (16005001) (3672577) (380A01)   ;(001110000000101111100000) (16005740) (3673056) (380BE0)   ;(001110000000110000000111) (16006007) (3673095) (380C07)   ;(001110000000110101000000) (16006500) (3673408) (380D40)   ;
;224;(001110000000111000000011) (16007003) (3673603) (380E03)    ;(001110000000111111011000) (16007730) (3674072) (380FD8)   ;(001110000001001100000110) (16011406) (3674886) (381306)   ;(001101100001100000000000) (15414000) (3545088) (361800)   ;(001101100001001000101001) (15411051) (3543593) (361229)   ;(001101110000100101010010) (15604522) (3606866) (370952)   ;(001101110000110000000011) (15606003) (3607555) (370C03)   ;(001110100000001000010111) (16401027) (3801623) (3A0217)   ;
;232;(001110100000001100010000) (16401420) (3801872) (3A0310)    ;(001110100001010000010111) (16412027) (3806231) (3A1417)   ;(001110100001010100010000) (16412420) (3806480) (3A1510)   ;(010000000000010000000010) (20002002) (4195330) (400402)   ;(010001110001001100000011) (21611403) (4657923) (471303)   ;(010001000000011100000100) (21003404) (4458244) (440704)   ;(010001100000110000100010) (21406042) (4590626) (460C22)   ;(010010000011011100100010) (22033442) (4732706) (483722)   ;
;240;(001110000010010000000010) (16022002) (3679234) (382402)    ;(010100000000000110100011) (24000643) (5243299) (5001A3)   ;(001110110000011100001010) (16603412) (3868426) (3B070A)   ;(010100000011110100000000) (24036400) (5258496) (503D00)   ;(001100000001011000000010) (14013002) (3151362) (301602)   ;(001100000001110000000010) (14016002) (3152898) (301C02)   ;(001100000001100100000010) (14014402) (3152130) (301902)   ;(001100000001100100000000) (14014400) (3152128) (301900)   ;
;248;(001100000000101000000000) (14005000) (3148288) (300A00)    ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;(001100000000101000000000) (14005000) (3148288) (300A00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,744 / 32,401 ( 5 % ) ;
; C16 interconnects     ; 26 / 1,326 ( 2 % )     ;
; C4 interconnects      ; 958 / 21,816 ( 4 % )   ;
; Direct links          ; 337 / 32,401 ( 1 % )   ;
; Global clocks         ; 7 / 10 ( 70 % )        ;
; Local interconnects   ; 771 / 10,320 ( 7 % )   ;
; R24 interconnects     ; 42 / 1,289 ( 3 % )     ;
; R4 interconnects      ; 1,023 / 28,186 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.10) ; Number of LABs  (Total = 105) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 0                             ;
; 3                                           ; 2                             ;
; 4                                           ; 0                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 10                            ;
; 10                                          ; 4                             ;
; 11                                          ; 0                             ;
; 12                                          ; 1                             ;
; 13                                          ; 3                             ;
; 14                                          ; 4                             ;
; 15                                          ; 12                            ;
; 16                                          ; 57                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.10) ; Number of LABs  (Total = 105) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 83                            ;
; 1 Clock                            ; 79                            ;
; 1 Clock enable                     ; 35                            ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 3                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 8                             ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.60) ; Number of LABs  (Total = 105) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 3                             ;
; 9                                            ; 6                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 0                             ;
; 13                                           ; 3                             ;
; 14                                           ; 1                             ;
; 15                                           ; 3                             ;
; 16                                           ; 9                             ;
; 17                                           ; 3                             ;
; 18                                           ; 7                             ;
; 19                                           ; 4                             ;
; 20                                           ; 3                             ;
; 21                                           ; 3                             ;
; 22                                           ; 3                             ;
; 23                                           ; 5                             ;
; 24                                           ; 6                             ;
; 25                                           ; 3                             ;
; 26                                           ; 7                             ;
; 27                                           ; 6                             ;
; 28                                           ; 9                             ;
; 29                                           ; 2                             ;
; 30                                           ; 2                             ;
; 31                                           ; 4                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.29) ; Number of LABs  (Total = 105) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 11                            ;
; 2                                               ; 3                             ;
; 3                                               ; 7                             ;
; 4                                               ; 5                             ;
; 5                                               ; 6                             ;
; 6                                               ; 7                             ;
; 7                                               ; 4                             ;
; 8                                               ; 4                             ;
; 9                                               ; 14                            ;
; 10                                              ; 10                            ;
; 11                                              ; 14                            ;
; 12                                              ; 1                             ;
; 13                                              ; 4                             ;
; 14                                              ; 1                             ;
; 15                                              ; 4                             ;
; 16                                              ; 9                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.04) ; Number of LABs  (Total = 105) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 5                             ;
; 3                                            ; 3                             ;
; 4                                            ; 8                             ;
; 5                                            ; 2                             ;
; 6                                            ; 4                             ;
; 7                                            ; 7                             ;
; 8                                            ; 3                             ;
; 9                                            ; 5                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 5                             ;
; 13                                           ; 1                             ;
; 14                                           ; 6                             ;
; 15                                           ; 9                             ;
; 16                                           ; 4                             ;
; 17                                           ; 3                             ;
; 18                                           ; 5                             ;
; 19                                           ; 8                             ;
; 20                                           ; 5                             ;
; 21                                           ; 4                             ;
; 22                                           ; 1                             ;
; 23                                           ; 3                             ;
; 24                                           ; 4                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 69        ; 0            ; 69        ; 0            ; 0            ; 69        ; 69        ; 0            ; 69        ; 69        ; 0            ; 49           ; 0            ; 0            ; 37           ; 0            ; 49           ; 37           ; 0            ; 0            ; 0            ; 49           ; 0            ; 0            ; 0            ; 0            ; 0            ; 69        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 69           ; 0         ; 69           ; 69           ; 0         ; 0         ; 69           ; 0         ; 0         ; 69           ; 20           ; 69           ; 69           ; 32           ; 69           ; 20           ; 32           ; 69           ; 69           ; 69           ; 20           ; 69           ; 69           ; 69           ; 69           ; 69           ; 0         ; 69           ; 69           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cam_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pwdn           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_scl            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_en          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_data[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_data[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_data[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_data[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxdv           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_data[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_data[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_data[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_data[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_sda            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_href           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_vsync          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                               ;
+------------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                  ; Destination Clock(s) ; Delay Added in ns ;
+------------------------------------------------------------------+----------------------+-------------------+
; eth_tx_clk,u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk           ; 31.1              ;
; cam_pclk,u_pll_clk|altpll_component|auto_generated|pll1|clk[0]   ; cam_pclk             ; 18.1              ;
; I/O                                                              ; eth_tx_clk           ; 4.8               ;
; eth_tx_clk                                                       ; eth_tx_clk           ; 4.3               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]            ; cam_pclk             ; 3.1               ;
+------------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.421             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.359             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.359             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.359             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.207             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.148             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.148             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.148             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.119             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.119             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.119             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.119             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 4.075             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.050             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 4.050             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 4.013             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 4.013             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 4.013             ;
; img_data_pkt:u_img_data_pkt|img_req                                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.009             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.009             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.009             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.009             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 4.009             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 3.922             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 3.922             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.814             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.814             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 3.779             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 3.779             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 3.779             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 3.779             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.746             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 3.740             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 3.740             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.729             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.707             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.697             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.697             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 3.666             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; 3.666             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 3.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.632             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.632             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 3.529             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 3.469             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 3.469             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 3.460             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; 3.460             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.342             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 3.155             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 2.683             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 2.683             ;
; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                       ; 2.646             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                       ; 1.801             ;
; eth_tx_clk                                                                                                                                                                           ; udp:u_udp|ip_send:u_ip_send|check_buffer[3]                                                                                                                                                                                 ; 0.589             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                      ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                        ; 0.250             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0                                        ; 0.234             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                        ; 0.207             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                        ; 0.195             ;
; cam_pclk                                                                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                     ; 0.191             ;
; img_data_pkt:u_img_data_pkt|img_data_t[3]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[19]                                                                                                                                                                                ; 0.177             ;
; img_data_pkt:u_img_data_pkt|img_data_t[15]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[31]                                                                                                                                                                                ; 0.177             ;
; img_data_pkt:u_img_data_pkt|img_data_t[6]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[22]                                                                                                                                                                                ; 0.177             ;
; img_data_pkt:u_img_data_pkt|img_data_t[1]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[17]                                                                                                                                                                                ; 0.177             ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                                                                                            ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                        ; 0.116             ;
; sys_rst_n                                                                                                                                                                            ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                        ; 0.116             ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll_lock_sync                                                                                                ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                        ; 0.116             ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a13~portb_address_reg0 ; 0.082             ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a13~portb_address_reg0 ; 0.082             ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a13~portb_address_reg0 ; 0.081             ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a13~portb_address_reg0 ; 0.081             ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a13~portb_address_reg0 ; 0.081             ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a13~portb_address_reg0 ; 0.081             ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a13~portb_address_reg0 ; 0.081             ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a13~portb_address_reg0 ; 0.081             ;
; img_data_pkt:u_img_data_pkt|img_data_t[14]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                                                                ; 0.068             ;
; img_data_pkt:u_img_data_pkt|img_data_t[13]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                                                                ; 0.068             ;
; img_data_pkt:u_img_data_pkt|img_data_t[12]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                                                                ; 0.068             ;
; img_data_pkt:u_img_data_pkt|img_data_t[5]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[21]                                                                                                                                                                                ; 0.055             ;
; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                                                                ; 0.054             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a14~porta_address_reg0                                       ; 0.016             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                           ; 0.013             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "ov5640_rgb565_640x480_udp_pc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'ov5640_rgb565_640x480_udp_pc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     cam_pclk
    Info (332111):   40.000   eth_rx_clk
    Info (332111):   40.000   eth_tx_clk
    Info (332111):   20.000      sys_clk
    Info (332111):   10.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   40.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node i2c_dri:u_i2c_dri|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_dri:u_i2c_dri|dri_clk~0
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
        Info (176357): Destination node comb~3
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1
        Info (176357): Destination node udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~54
        Info (176357): Destination node udp:u_udp|ip_send:u_ip_send|ip_head[6][24]~55
Info (176353): Automatically promoted node comb~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.47 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/output_files/ov5640_rgb565_640x480_udp_pc.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1141 megabytes
    Info: Processing ended: Fri Jan 11 11:04:30 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/output_files/ov5640_rgb565_640x480_udp_pc.fit.smsg.


