#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1bc9e10 .scope module, "tb_gray_tree_cell" "tb_gray_tree_cell" 2 57;
 .timescale -9 -12;
P_0x1bcf8b0 .param/l "PERIOD_MASTER" 0 2 86, +C4<00000000000000000000000110010000>;
v0x1c17c70_0 .var "always1", 0 0;
v0x1c17d30_0 .var "clk_master", 0 0;
v0x1c17df0_0 .var/real "clk_master_half_pd", 0 0;
v0x1c17e90_0 .net "gray_clk_int", 10 0, L_0x1c29790;  1 drivers
v0x1c17f60_0 .net "gray_clk_out", 10 0, L_0x1c2f440;  1 drivers
v0x1c18000_0 .net "no_ones_below_in", 2 0, L_0x1c2b5c0;  1 drivers
v0x1c180f0_0 .net "no_ones_below_out", 2 0, L_0x1c30ba0;  1 drivers
v0x1c181b0_0 .net "q_sine_out", 1 0, L_0x1c310a0;  1 drivers
v0x1c18270_0 .var "rstb", 0 0;
E_0x1bcdd30 .event posedge, v0x1ba1370_0;
L_0x1c30dd0 .part L_0x1c29790, 1, 10;
L_0x1c310a0 .concat8 [ 1 1 0 0], v0x1bfced0_0, v0x1c16160_0;
S_0x1bce8e0 .scope module, "gray_gen" "peripheral_gray" 2 63, 3 6 0, S_0x1bc9e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "always1"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /OUTPUT 11 "gray_clk"
    .port_info 4 /OUTPUT 1 "q_sine"
    .port_info 5 /OUTPUT 3 "no_ones_below_out"
v0x1bfe0b0_0 .net *"_s86", 0 0, L_0x1c2b3c0;  1 drivers
v0x1bfe1b0_0 .net *"_s90", 0 0, L_0x1c2b6e0;  1 drivers
v0x1bfe290_0 .net *"_s95", 0 0, L_0x1c2b8b0;  1 drivers
v0x1bfe350_0 .net "always1", 0 0, v0x1c17c70_0;  1 drivers
v0x1bfe480_0 .net "clk_master", 0 0, v0x1c17d30_0;  1 drivers
v0x1bfe520_0 .net "gray_clk", 10 0, L_0x1c29790;  alias, 1 drivers
v0x1bfe600_0 .net "no_ones_below", 9 -1, L_0x1c29650;  1 drivers
v0x1bfe6e0_0 .net "no_ones_below_out", 2 0, L_0x1c2b5c0;  alias, 1 drivers
v0x1bfe7c0_0 .net "q_m1", 0 0, L_0x1c25ad0;  1 drivers
v0x1bfe8f0_0 .net "q_sine", 0 0, v0x1bfced0_0;  1 drivers
v0x1bfe990_0 .net "rstb", 0 0, v0x1c18270_0;  1 drivers
L_0x1c198c0 .part L_0x1c29650, 1, 1;
L_0x1c199b0 .part L_0x1c29790, 0, 1;
L_0x1c19af0 .part L_0x1c29790, 1, 1;
L_0x1c1b050 .part L_0x1c29650, 2, 1;
L_0x1c1b190 .part L_0x1c29790, 1, 1;
L_0x1c1b310 .part L_0x1c29790, 2, 1;
L_0x1c1c7f0 .part L_0x1c29650, 3, 1;
L_0x1c1c8e0 .part L_0x1c29790, 2, 1;
L_0x1c1ca20 .part L_0x1c29790, 3, 1;
L_0x1c1df50 .part L_0x1c29650, 4, 1;
L_0x1c1e0d0 .part L_0x1c29790, 3, 1;
L_0x1c1e280 .part L_0x1c29790, 4, 1;
L_0x1c1f790 .part L_0x1c29650, 5, 1;
L_0x1c1f880 .part L_0x1c29790, 4, 1;
L_0x1c1f970 .part L_0x1c29790, 5, 1;
L_0x1c20ed0 .part L_0x1c29650, 6, 1;
L_0x1c20fc0 .part L_0x1c29790, 5, 1;
L_0x1c210b0 .part L_0x1c29790, 6, 1;
L_0x1c22630 .part L_0x1c29650, 7, 1;
L_0x1c22720 .part L_0x1c29790, 6, 1;
L_0x1c211a0 .part L_0x1c29790, 7, 1;
L_0x1c23d80 .part L_0x1c29650, 8, 1;
L_0x1c22810 .part L_0x1c29790, 7, 1;
L_0x1c1e170 .part L_0x1c29790, 8, 1;
L_0x1c256c0 .part L_0x1c29650, 9, 1;
L_0x1c257b0 .part L_0x1c29790, 8, 1;
L_0x1c24250 .part L_0x1c29790, 9, 1;
L_0x1c29560 .part L_0x1c29650, 0, 1;
L_0x1c258a0 .part L_0x1c29790, 0, 1;
LS_0x1c29790_0_0 .concat8 [ 1 1 1 1], v0x1bc8b80_0, v0x1b6b800_0, v0x1ba4330_0, v0x1b7a0f0_0;
LS_0x1c29790_0_4 .concat8 [ 1 1 1 1], v0x1a8e5d0_0, v0x1bd9290_0, v0x1bdf160_0, v0x1be5230_0;
LS_0x1c29790_0_8 .concat8 [ 1 1 1 0], v0x1beb140_0, v0x1bf1010_0, v0x1bf72e0_0;
L_0x1c29790 .concat8 [ 4 4 3 0], LS_0x1c29790_0_0, LS_0x1c29790_0_4, LS_0x1c29790_0_8;
LS_0x1c29650_0_0 .concat8 [ 1 1 1 1], L_0x1c27f10, L_0x1c29330, L_0x1c19630, L_0x1c1adc0;
LS_0x1c29650_0_4 .concat8 [ 1 1 1 1], L_0x1c1c560, L_0x1c1dcc0, L_0x1c1f500, L_0x1c20c40;
LS_0x1c29650_0_8 .concat8 [ 1 1 1 0], L_0x1c223a0, L_0x1c23af0, L_0x1c25430;
L_0x1c29650 .concat8 [ 4 4 3 0], LS_0x1c29650_0_0, LS_0x1c29650_0_4, LS_0x1c29650_0_8;
L_0x1c2b2d0 .part L_0x1c29650, 7, 1;
L_0x1c29ed0 .part L_0x1c29790, 6, 1;
L_0x1c2b4d0 .part L_0x1c29790, 7, 1;
L_0x1c2b3c0 .part L_0x1c29650, 8, 1;
L_0x1c2b6e0 .part L_0x1c29650, 9, 1;
L_0x1c2b5c0 .concat8 [ 1 1 1 0], L_0x1c2b3c0, L_0x1c2b6e0, L_0x1c2b8b0;
L_0x1c2b8b0 .part L_0x1c29650, 10, 1;
S_0x1bcc490 .scope module, "cell2" "gray_cell" 3 22, 4 4 0, S_0x1bce8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c292c0 .functor NOT 1, L_0x1c25ad0, C4<0>, C4<0>, C4<0>;
L_0x1c29330 .functor AND 1, L_0x1c29560, L_0x1c292c0, C4<1>, C4<1>;
L_0x1c293a0 .functor AND 1, L_0x1c29330, L_0x1c258a0, C4<1>, C4<1>;
L_0x1c29460 .functor XOR 1, v0x1b6b800_0, L_0x1c293a0, C4<0>, C4<0>;
v0x1b61dc0_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b61e80_0 .net "inv_out", 0 0, L_0x1c292c0;  1 drivers
v0x1b60320_0 .net "no_ones_below_jm1", 0 0, L_0x1c29330;  1 drivers
v0x1b603e0_0 .net "no_ones_below_jm2", 0 0, L_0x1c29560;  1 drivers
v0x1b5f970_0 .net "q_j", 0 0, v0x1b6b800_0;  1 drivers
v0x1b5de20_0 .net "q_jm1", 0 0, L_0x1c258a0;  1 drivers
v0x1b5dec0_0 .net "q_jm2", 0 0, L_0x1c25ad0;  alias, 1 drivers
v0x1b59b10_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1b59bb0_0 .net "xor_in", 0 0, L_0x1c293a0;  1 drivers
v0x1b54e20_0 .net "xor_out", 0 0, L_0x1c29460;  1 drivers
S_0x1bc77a0 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1bcc490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1b6ad20_0 .net "buff_int", 0 0, L_0x1c289e0;  1 drivers
v0x1b69280_0 .net "buff_out", 0 0, L_0x1c29090;  1 drivers
v0x1b69340_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b68960_0 .net "d", 0 0, L_0x1c29460;  alias, 1 drivers
v0x1b62af0_0 .net "out", 0 0, v0x1b6b800_0;  alias, 1 drivers
v0x1b62b90_0 .net "q", 1 0, L_0x1c28220;  1 drivers
v0x1b627e0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c28220 .concat8 [ 1 1 0 0], v0x1b74a80_0, v0x1b842e0_0;
L_0x1c282f0 .part L_0x1c28220, 0, 1;
L_0x1c283c0 .part L_0x1c28220, 1, 1;
S_0x1bc1500 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1bc77a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1b5b410_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b52380_0 .net "out", 0 0, L_0x1c289e0;  alias, 1 drivers
v0x1bb0710_0 .net "w", 2 0, L_0x1c28850;  1 drivers
L_0x1c28530 .part L_0x1c28850, 0, 1;
L_0x1c286a0 .part L_0x1c28850, 1, 1;
L_0x1c28850 .concat8 [ 1 1 1 0], L_0x1c287e0, L_0x1c28460, L_0x1c285d0;
L_0x1c28a50 .part L_0x1c28850, 2, 1;
S_0x1bc5fd0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bc1500;
 .timescale -9 -12;
P_0x1bbd720 .param/l "i" 0 6 15, +C4<00>;
S_0x1bc3b80 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bc5fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c28460 .functor NOT 1, L_0x1c28530, C4<0>, C4<0>, C4<0>;
v0x1b49d60_0 .net "a", 0 0, L_0x1c28530;  1 drivers
v0x1bb5ab0_0 .net "out", 0 0, L_0x1c28460;  1 drivers
S_0x1b883b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bc1500;
 .timescale -9 -12;
P_0x1bb4b60 .param/l "i" 0 6 15, +C4<01>;
S_0x1b6d350 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b883b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c285d0 .functor NOT 1, L_0x1c286a0, C4<0>, C4<0>, C4<0>;
v0x1bb3b30_0 .net "a", 0 0, L_0x1c286a0;  1 drivers
v0x1ba96a0_0 .net "out", 0 0, L_0x1c285d0;  1 drivers
S_0x1bacab0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bc1500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c287e0 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1ba1370_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1ba0f00_0 .net "out", 0 0, L_0x1c287e0;  1 drivers
S_0x1b89b80 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bc1500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c289e0 .functor NOT 1, L_0x1c28a50, C4<0>, C4<0>, C4<0>;
v0x1b91360_0 .net "a", 0 0, L_0x1c28a50;  1 drivers
v0x1b76380_0 .net "out", 0 0, L_0x1c289e0;  alias, 1 drivers
S_0x1b8c200 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1bc77a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1b86ab0_0 .net "in", 0 0, L_0x1c289e0;  alias, 1 drivers
v0x1b86b50_0 .net "out", 0 0, L_0x1c29090;  alias, 1 drivers
v0x1b867a0_0 .net "w", 2 0, L_0x1c28f00;  1 drivers
L_0x1c28c40 .part L_0x1c28f00, 0, 1;
L_0x1c28d50 .part L_0x1c28f00, 1, 1;
L_0x1c28f00 .concat8 [ 1 1 1 0], L_0x1c28e90, L_0x1c28bd0, L_0x1c28ce0;
L_0x1c29190 .part L_0x1c28f00, 2, 1;
S_0x1b86ec0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1b8c200;
 .timescale -9 -12;
P_0x1b5b4e0 .param/l "i" 0 6 15, +C4<00>;
S_0x1b80c20 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b86ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c28bd0 .functor NOT 1, L_0x1c28c40, C4<0>, C4<0>, C4<0>;
v0x1bb0390_0 .net "a", 0 0, L_0x1c28c40;  1 drivers
v0x1baffc0_0 .net "out", 0 0, L_0x1c28bd0;  1 drivers
S_0x1b856f0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1b8c200;
 .timescale -9 -12;
P_0x1bae600 .param/l "i" 0 6 15, +C4<01>;
S_0x1b832a0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b856f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c28ce0 .functor NOT 1, L_0x1c28d50, C4<0>, C4<0>, C4<0>;
v0x1badb60_0 .net "a", 0 0, L_0x1c28d50;  1 drivers
v0x1bad140_0 .net "out", 0 0, L_0x1c28ce0;  1 drivers
S_0x1b7b8c0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1b8c200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c28e90 .functor NOT 1, L_0x1c289e0, C4<0>, C4<0>, C4<0>;
v0x1b8faa0_0 .net "a", 0 0, L_0x1c289e0;  alias, 1 drivers
v0x1b89130_0 .net "out", 0 0, L_0x1c28e90;  1 drivers
S_0x1b79400 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1b8c200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c29090 .functor NOT 1, L_0x1c29190, C4<0>, C4<0>, C4<0>;
v0x1b8d280_0 .net "a", 0 0, L_0x1c29190;  1 drivers
v0x1b8c890_0 .net "out", 0 0, L_0x1c29090;  alias, 1 drivers
S_0x1b72830 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1bc77a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1b80240_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b85dd0_0 .net "d", 0 0, L_0x1c29460;  alias, 1 drivers
v0x1b842e0_0 .var "q", 0 0;
v0x1b84380_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
E_0x1b8c9b0/0 .event negedge, v0x1b84380_0;
E_0x1b8c9b0/1 .event posedge, v0x1ba1370_0;
E_0x1b8c9b0 .event/or E_0x1b8c9b0/0, E_0x1b8c9b0/1;
S_0x1b70370 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1bc77a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1b7db30_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b78d90_0 .net "d", 0 0, L_0x1c29460;  alias, 1 drivers
v0x1b74a80_0 .var "q", 0 0;
v0x1b6fd00_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
E_0x1b8d360 .event negedge, v0x1b84380_0, v0x1ba1370_0;
S_0x1b6be60 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1bc77a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1b6ba50_0 .net "in_0", 0 0, L_0x1c282f0;  1 drivers
v0x1b6b740_0 .net "in_1", 0 0, L_0x1c283c0;  1 drivers
v0x1b6b800_0 .var "out", 0 0;
v0x1b65170_0 .net "sel", 0 0, L_0x1c29090;  alias, 1 drivers
E_0x1b6fe20 .event edge, v0x1b8c890_0, v0x1b6ba50_0, v0x1b6b740_0;
S_0x1b65bc0 .scope module, "first_gray" "gray_first_cell" 3 14, 10 35 0, S_0x1bce8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "always1"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /OUTPUT 1 "q_jm1"
    .port_info 4 /OUTPUT 1 "q_j"
    .port_info 5 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c28010 .functor AND 1, L_0x1c25ad0, v0x1c17c70_0, C4<1>, C4<1>;
L_0x1bfe3f0 .functor XOR 1, v0x1bc8b80_0, L_0x1c28010, C4<0>, C4<0>;
v0x1b7e450_0 .net "always1", 0 0, v0x1c17c70_0;  alias, 1 drivers
v0x1b7df40_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b7e000_0 .net "no_ones_below_jm1", 0 0, L_0x1c27f10;  1 drivers
v0x1b78780_0 .net "q_j", 0 0, v0x1bc8b80_0;  1 drivers
v0x1b78870_0 .net "q_jm1", 0 0, L_0x1c25ad0;  alias, 1 drivers
v0x1b753c0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1b74eb0_0 .net "xor_in", 0 0, L_0x1c28010;  1 drivers
v0x1b74f50_0 .net "xor_out", 0 0, L_0x1bfe3f0;  1 drivers
S_0x1b6a690 .scope module, "bf" "buffer_single" 10 51, 10 26 0, S_0x1b65bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1b41170_0 .net "in", 0 0, v0x1c17c70_0;  alias, 1 drivers
v0x1b46ce0_0 .net "out", 0 0, L_0x1c27f10;  alias, 1 drivers
v0x1b46d80_0 .net "w", 0 0, L_0x1c27ea0;  1 drivers
S_0x1b68240 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1b6a690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27ea0 .functor NOT 1, v0x1c17c70_0, C4<0>, C4<0>, C4<0>;
v0x1b4d8b0_0 .net "a", 0 0, v0x1c17c70_0;  alias, 1 drivers
v0x1b47a10_0 .net "out", 0 0, L_0x1c27ea0;  alias, 1 drivers
S_0x1b62f00 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1b6a690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27f10 .functor NOT 1, L_0x1c27ea0, C4<0>, C4<0>, C4<0>;
v0x1b47700_0 .net "a", 0 0, L_0x1c27ea0;  alias, 1 drivers
v0x1b477c0_0 .net "out", 0 0, L_0x1c27f10;  alias, 1 drivers
S_0x1b61730 .scope module, "eff" "edge_ff_gray" 10 45, 5 9 0, S_0x1b65bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1bc8810_0 .net "buff_int", 0 0, L_0x1c27510;  1 drivers
v0x1bc8440_0 .net "buff_out", 0 0, L_0x1c27c20;  1 drivers
v0x1bd0970_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd0a10_0 .net "d", 0 0, L_0x1bfe3f0;  alias, 1 drivers
v0x1bd0530_0 .net "out", 0 0, v0x1bc8b80_0;  alias, 1 drivers
v0x1bd05d0_0 .net "q", 1 0, L_0x1c26d00;  1 drivers
v0x1bcaa50_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c26d00 .concat8 [ 1 1 0 0], v0x1baec00_0, v0x1b57310_0;
L_0x1c26dd0 .part L_0x1c26d00, 0, 1;
L_0x1c26ea0 .part L_0x1c26d00, 1, 1;
S_0x1b5f2e0 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1b61730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1ba8340_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1ba83e0_0 .net "out", 0 0, L_0x1c27510;  alias, 1 drivers
v0x1ba1d70_0 .net "w", 2 0, L_0x1c27380;  1 drivers
L_0x1c27010 .part L_0x1c27380, 0, 1;
L_0x1c271d0 .part L_0x1c27380, 1, 1;
L_0x1c27380 .concat8 [ 1 1 1 0], L_0x1c27310, L_0x1c26f40, L_0x1c27100;
L_0x1c27580 .part L_0x1c27380, 2, 1;
S_0x1b578c0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1b5f2e0;
 .timescale -9 -12;
P_0x1b44920 .param/l "i" 0 6 15, +C4<00>;
S_0x1b55400 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b578c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c26f40 .functor NOT 1, L_0x1c27010, C4<0>, C4<0>, C4<0>;
v0x1ba0680_0 .net "a", 0 0, L_0x1c27010;  1 drivers
v0x1b91d10_0 .net "out", 0 0, L_0x1c26f40;  1 drivers
S_0x1b4aba0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1b5f2e0;
 .timescale -9 -12;
P_0x1ba0760 .param/l "i" 0 6 15, +C4<01>;
S_0x1b4e830 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b4aba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27100 .functor NOT 1, L_0x1c271d0, C4<0>, C4<0>, C4<0>;
v0x1b9f470_0 .net "a", 0 0, L_0x1c271d0;  1 drivers
v0x1b9b460_0 .net "out", 0 0, L_0x1c27100;  1 drivers
S_0x1b4d220 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1b5f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27310 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1ba01c0_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1ba0260_0 .net "out", 0 0, L_0x1c27310;  1 drivers
S_0x1b47e20 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1b5f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27510 .functor NOT 1, L_0x1c27580, C4<0>, C4<0>, C4<0>;
v0x1b9fed0_0 .net "a", 0 0, L_0x1c27580;  1 drivers
v0x1ba8650_0 .net "out", 0 0, L_0x1c27510;  alias, 1 drivers
S_0x1b41b80 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1b61730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1ba4e80_0 .net "in", 0 0, L_0x1c27510;  alias, 1 drivers
v0x1ba4f20_0 .net "out", 0 0, L_0x1c27c20;  alias, 1 drivers
v0x1bbd140_0 .net "w", 2 0, L_0x1c27a90;  1 drivers
L_0x1c27770 .part L_0x1c27a90, 0, 1;
L_0x1c278e0 .part L_0x1c27a90, 1, 1;
L_0x1c27a90 .concat8 [ 1 1 1 0], L_0x1c27a20, L_0x1c27700, L_0x1c27810;
L_0x1c27d20 .part L_0x1c27a90, 2, 1;
S_0x1b46650 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1b41b80;
 .timescale -9 -12;
P_0x1ba7970 .param/l "i" 0 6 15, +C4<00>;
S_0x1b44200 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b46650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27700 .functor NOT 1, L_0x1c27770, C4<0>, C4<0>, C4<0>;
v0x1ba5f30_0 .net "a", 0 0, L_0x1c27770;  1 drivers
v0x1ba54f0_0 .net "out", 0 0, L_0x1c27700;  1 drivers
S_0x1b97150 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1b41b80;
 .timescale -9 -12;
P_0x1bc9490 .param/l "i" 0 6 15, +C4<01>;
S_0x1b94c90 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b97150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27810 .functor NOT 1, L_0x1c278e0, C4<0>, C4<0>, C4<0>;
v0x1bc0aa0_0 .net "a", 0 0, L_0x1c278e0;  1 drivers
v0x1b9ede0_0 .net "out", 0 0, L_0x1c27810;  1 drivers
S_0x1b9df90 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1b41b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27a20 .functor NOT 1, L_0x1c27510, C4<0>, C4<0>, C4<0>;
v0x1b9bb10_0 .net "a", 0 0, L_0x1c27510;  alias, 1 drivers
v0x1ba8a60_0 .net "out", 0 0, L_0x1c27a20;  1 drivers
S_0x1ba27c0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1b41b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c27c20 .functor NOT 1, L_0x1c27d20, C4<0>, C4<0>, C4<0>;
v0x1ba7290_0 .net "a", 0 0, L_0x1c27d20;  1 drivers
v0x1ba7350_0 .net "out", 0 0, L_0x1c27c20;  alias, 1 drivers
S_0x1b646f0 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1b61730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1b7b340_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b57270_0 .net "d", 0 0, L_0x1bfe3f0;  alias, 1 drivers
v0x1b57310_0 .var "q", 0 0;
v0x1b96b00_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1b9d940 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1b61730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bbe140_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bbe200_0 .net "d", 0 0, L_0x1bfe3f0;  alias, 1 drivers
v0x1baec00_0 .var "q", 0 0;
v0x1baecd0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1b8e340 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1b61730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1bd1420_0 .net "in_0", 0 0, L_0x1c26dd0;  1 drivers
v0x1bd1500_0 .net "in_1", 0 0, L_0x1c26ea0;  1 drivers
v0x1bc8b80_0 .var "out", 0 0;
v0x1bc8c20_0 .net "sel", 0 0, L_0x1c27c20;  alias, 1 drivers
E_0x1bd1920 .event edge, v0x1ba7350_0, v0x1bd1420_0, v0x1bd1500_0;
S_0x1bcf6a0 .scope module, "t_ff" "asyn_rst_tdeff" 10 39, 10 4 0, S_0x1b65bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q_n"
L_0x1c259d0 .functor XOR 1, v0x1c17c70_0, v0x1b873d0_0, C4<0>, C4<0>;
L_0x1c25ad0 .functor NOT 1, v0x1b873d0_0, C4<0>, C4<0>, C4<0>;
v0x1b82790_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b82850_0 .net "q", 0 0, v0x1b873d0_0;  1 drivers
v0x1b721e0_0 .net "q_n", 0 0, L_0x1c25ad0;  alias, 1 drivers
v0x1b82fe0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1b83080_0 .net "t", 0 0, v0x1c17c70_0;  alias, 1 drivers
v0x1b7e3b0_0 .net "xor_out", 0 0, L_0x1c259d0;  1 drivers
S_0x1bcddd0 .scope module, "eff_gray" "edge_ff_gray" 10 12, 5 9 0, S_0x1bcf6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1b86550_0 .net "buff_int", 0 0, L_0x1c263c0;  1 drivers
v0x1b84be0_0 .net "buff_out", 0 0, L_0x1c26ad0;  1 drivers
v0x1b84ca0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b85430_0 .net "d", 0 0, L_0x1c259d0;  alias, 1 drivers
v0x1b854d0_0 .net "out", 0 0, v0x1b873d0_0;  alias, 1 drivers
v0x1b84100_0 .net "q", 1 0, L_0x1c25c60;  1 drivers
v0x1b841a0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c25c60 .concat8 [ 1 1 0 0], v0x1b8d870_0, v0x1b90390_0;
L_0x1c25d00 .part L_0x1c25c60, 0, 1;
L_0x1c25da0 .part L_0x1c25c60, 1, 1;
S_0x1bcd2f0 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1bcddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bbdf30_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bbdfd0_0 .net "out", 0 0, L_0x1c263c0;  alias, 1 drivers
v0x1bbcf80_0 .net "w", 2 0, L_0x1c26230;  1 drivers
L_0x1c25f10 .part L_0x1c26230, 0, 1;
L_0x1c26080 .part L_0x1c26230, 1, 1;
L_0x1c26230 .concat8 [ 1 1 1 0], L_0x1c261c0, L_0x1c25e40, L_0x1c25fb0;
L_0x1c26430 .part L_0x1c26230, 2, 1;
S_0x1bcb980 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bcd2f0;
 .timescale -9 -12;
P_0x1bce770 .param/l "i" 0 6 15, +C4<00>;
S_0x1bc7bf0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bcb980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c25e40 .functor NOT 1, L_0x1c25f10, C4<0>, C4<0>, C4<0>;
v0x1bc2140_0 .net "a", 0 0, L_0x1c25f10;  1 drivers
v0x1bc2220_0 .net "out", 0 0, L_0x1c25e40;  1 drivers
S_0x1bc6e30 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bcd2f0;
 .timescale -9 -12;
P_0x1bc5510 .param/l "i" 0 6 15, +C4<01>;
S_0x1bc5d10 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bc6e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c25fb0 .functor NOT 1, L_0x1c26080, C4<0>, C4<0>, C4<0>;
v0x1bc49e0_0 .net "a", 0 0, L_0x1c26080;  1 drivers
v0x1bc4ac0_0 .net "out", 0 0, L_0x1c25fb0;  1 drivers
S_0x1bc3090 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bcd2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c261c0 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1bc3980_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bbf3f0_0 .net "out", 0 0, L_0x1c261c0;  1 drivers
S_0x1bbef20 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bcd2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c263c0 .functor NOT 1, L_0x1c26430, C4<0>, C4<0>, C4<0>;
v0x1bbe420_0 .net "a", 0 0, L_0x1c26430;  1 drivers
v0x1bbe4e0_0 .net "out", 0 0, L_0x1c263c0;  alias, 1 drivers
S_0x1bbbf90 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1bcddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bae090_0 .net "in", 0 0, L_0x1c263c0;  alias, 1 drivers
v0x1bae130_0 .net "out", 0 0, L_0x1c26ad0;  alias, 1 drivers
v0x1bad910_0 .net "w", 2 0, L_0x1c26940;  1 drivers
L_0x1c26620 .part L_0x1c26940, 0, 1;
L_0x1c26790 .part L_0x1c26940, 1, 1;
L_0x1c26940 .concat8 [ 1 1 1 0], L_0x1c268d0, L_0x1c265b0, L_0x1c266c0;
L_0x1c26bd0 .part L_0x1c26940, 2, 1;
S_0x1bba010 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bbbf90;
 .timescale -9 -12;
P_0x1bbb060 .param/l "i" 0 6 15, +C4<00>;
S_0x1bb9050 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bba010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c265b0 .functor NOT 1, L_0x1c26620, C4<0>, C4<0>, C4<0>;
v0x1bb8120_0 .net "a", 0 0, L_0x1c26620;  1 drivers
v0x1bb70d0_0 .net "out", 0 0, L_0x1c265b0;  1 drivers
S_0x1bb6110 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bbbf90;
 .timescale -9 -12;
P_0x1bb5150 .param/l "i" 0 6 15, +C4<01>;
S_0x1bb4120 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bb6110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c266c0 .functor NOT 1, L_0x1c26790, C4<0>, C4<0>, C4<0>;
v0x1bb1e60_0 .net "a", 0 0, L_0x1c26790;  1 drivers
v0x1bb1f40_0 .net "out", 0 0, L_0x1c266c0;  1 drivers
S_0x1bb1a70 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bbbf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c268d0 .functor NOT 1, L_0x1c263c0, C4<0>, C4<0>, C4<0>;
v0x1bb16f0_0 .net "a", 0 0, L_0x1c263c0;  alias, 1 drivers
v0x1bb0fc0_0 .net "out", 0 0, L_0x1c268d0;  1 drivers
S_0x1bb0b80 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bbbf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c26ad0 .functor NOT 1, L_0x1c26bd0, C4<0>, C4<0>, C4<0>;
v0x1bab070_0 .net "a", 0 0, L_0x1c26bd0;  1 drivers
v0x1bab110_0 .net "out", 0 0, L_0x1c26ad0;  alias, 1 drivers
S_0x1babfa0 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1bcddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bac860_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b902f0_0 .net "d", 0 0, L_0x1c259d0;  alias, 1 drivers
v0x1b90390_0 .var "q", 0 0;
v0x1b8fe80_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1b8a7c0 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1bcddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1b8db40_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b8dbe0_0 .net "d", 0 0, L_0x1c259d0;  alias, 1 drivers
v0x1b8d870_0 .var "q", 0 0;
v0x1b8d940_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1b8b6f0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1bcddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1b8bfd0_0 .net "in_0", 0 0, L_0x1c25d00;  1 drivers
v0x1b87310_0 .net "in_1", 0 0, L_0x1c25da0;  1 drivers
v0x1b873d0_0 .var "out", 0 0;
v0x1b81860_0 .net "sel", 0 0, L_0x1c26ad0;  alias, 1 drivers
E_0x1bb1120 .event edge, v0x1bab110_0, v0x1b8bfd0_0, v0x1b87310_0;
S_0x1b6f6f0 .scope generate, "gray_loop[1]" "gray_loop[1]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1b6df60 .param/l "i" 0 3 32, +C4<01>;
S_0x1b6c2b0 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1b6f6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c195c0 .functor NOT 1, L_0x1c199b0, C4<0>, C4<0>, C4<0>;
L_0x1c19630 .functor AND 1, L_0x1c198c0, L_0x1c195c0, C4<1>, C4<1>;
L_0x1c19700 .functor AND 1, L_0x1c19630, L_0x1c19af0, C4<1>, C4<1>;
L_0x1c197c0 .functor XOR 1, v0x1ba4330_0, L_0x1c19700, C4<0>, C4<0>;
v0x1b7d540_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b7d600_0 .net "inv_out", 0 0, L_0x1c195c0;  1 drivers
v0x1b7b080_0 .net "no_ones_below_jm1", 0 0, L_0x1c19630;  1 drivers
v0x1b7b120_0 .net "no_ones_below_jm2", 0 0, L_0x1c198c0;  1 drivers
v0x1b744b0_0 .net "q_j", 0 0, v0x1ba4330_0;  1 drivers
v0x1b745a0_0 .net "q_jm1", 0 0, L_0x1c19af0;  1 drivers
v0x1b71ff0_0 .net "q_jm2", 0 0, L_0x1c199b0;  1 drivers
v0x1b720b0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1b59540_0 .net "xor_in", 0 0, L_0x1c19700;  1 drivers
v0x1b57080_0 .net "xor_out", 0 0, L_0x1c197c0;  1 drivers
S_0x1b66800 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1b6c2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1ba4ba0_0 .net "buff_int", 0 0, L_0x1c18c30;  1 drivers
v0x1b99320_0 .net "buff_out", 0 0, L_0x1c19340;  1 drivers
v0x1b993e0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b7f450_0 .net "d", 0 0, L_0x1c197c0;  alias, 1 drivers
v0x1b7f4f0_0 .net "out", 0 0, v0x1ba4330_0;  alias, 1 drivers
v0x1b8f480_0 .net "q", 1 0, L_0x1c183a0;  1 drivers
v0x1b8f520_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c183a0 .concat8 [ 1 1 0 0], v0x1ba80f0_0, v0x1b9e370_0;
L_0x1c184f0 .part L_0x1c183a0, 0, 1;
L_0x1c185c0 .part L_0x1c183a0, 1, 1;
S_0x1b69b80 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1b66800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1b59f40_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b59fe0_0 .net "out", 0 0, L_0x1c18c30;  alias, 1 drivers
v0x1b54780_0 .net "w", 2 0, L_0x1c18aa0;  1 drivers
L_0x1c18730 .part L_0x1c18aa0, 0, 1;
L_0x1c188f0 .part L_0x1c18aa0, 1, 1;
L_0x1c18aa0 .concat8 [ 1 1 1 0], L_0x1c18a30, L_0x1c18660, L_0x1c18820;
L_0x1c18ca0 .part L_0x1c18aa0, 2, 1;
S_0x1b6a3d0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1b69b80;
 .timescale -9 -12;
P_0x1b690a0 .param/l "i" 0 6 15, +C4<00>;
S_0x1b67730 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b6a3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c18660 .functor NOT 1, L_0x1c18730, C4<0>, C4<0>, C4<0>;
v0x1b67f80_0 .net "a", 0 0, L_0x1c18730;  1 drivers
v0x1b68060_0 .net "out", 0 0, L_0x1c18660;  1 drivers
S_0x1b63350 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1b69b80;
 .timescale -9 -12;
P_0x1b5d810 .param/l "i" 0 6 15, +C4<01>;
S_0x1b62590 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b63350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c18820 .functor NOT 1, L_0x1c188f0, C4<0>, C4<0>, C4<0>;
v0x1b5d900_0 .net "a", 0 0, L_0x1c188f0;  1 drivers
v0x1b60c20_0 .net "out", 0 0, L_0x1c18820;  1 drivers
S_0x1b61470 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1b69b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c18a30 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1b60140_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b601e0_0 .net "out", 0 0, L_0x1c18a30;  1 drivers
S_0x1b5e7d0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1b69b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c18c30 .functor NOT 1, L_0x1c18ca0, C4<0>, C4<0>, C4<0>;
v0x1b5f0b0_0 .net "a", 0 0, L_0x1c18ca0;  1 drivers
v0x1b5a3b0_0 .net "out", 0 0, L_0x1c18c30;  alias, 1 drivers
S_0x1b51320 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1b66800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1b43f60_0 .net "in", 0 0, L_0x1c18c30;  alias, 1 drivers
v0x1b44000_0 .net "out", 0 0, L_0x1c19340;  alias, 1 drivers
v0x1b94010_0 .net "w", 2 0, L_0x1c191b0;  1 drivers
L_0x1c18e90 .part L_0x1c191b0, 0, 1;
L_0x1c19000 .part L_0x1c191b0, 1, 1;
L_0x1c191b0 .concat8 [ 1 1 1 0], L_0x1c19140, L_0x1c18e20, L_0x1c18f30;
L_0x1c19440 .part L_0x1c191b0, 2, 1;
S_0x1b50eb0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1b51320;
 .timescale -9 -12;
P_0x1b54860 .param/l "i" 0 6 15, +C4<00>;
S_0x1b4b7e0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b50eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c18e20 .functor NOT 1, L_0x1c18e90, C4<0>, C4<0>, C4<0>;
v0x1b4e040_0 .net "a", 0 0, L_0x1c18e90;  1 drivers
v0x1b4c710_0 .net "out", 0 0, L_0x1c18e20;  1 drivers
S_0x1b4cf60 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1b51320;
 .timescale -9 -12;
P_0x1b49110 .param/l "i" 0 6 15, +C4<01>;
S_0x1b48270 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b4cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c18f30 .functor NOT 1, L_0x1c19000, C4<0>, C4<0>, C4<0>;
v0x1b427c0_0 .net "a", 0 0, L_0x1c19000;  1 drivers
v0x1b428a0_0 .net "out", 0 0, L_0x1c18f30;  1 drivers
S_0x1b474b0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1b51320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c19140 .functor NOT 1, L_0x1c18c30, C4<0>, C4<0>, C4<0>;
v0x1b45bd0_0 .net "a", 0 0, L_0x1c18c30;  alias, 1 drivers
v0x1b46390_0 .net "out", 0 0, L_0x1c19140;  1 drivers
S_0x1b45060 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1b51320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c19340 .functor NOT 1, L_0x1c19440, C4<0>, C4<0>, C4<0>;
v0x1b436f0_0 .net "a", 0 0, L_0x1c19440;  1 drivers
v0x1b437b0_0 .net "out", 0 0, L_0x1c19340;  alias, 1 drivers
S_0x1b9ae50 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1b66800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1b9fcb0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b9e2d0_0 .net "d", 0 0, L_0x1c197c0;  alias, 1 drivers
v0x1b9e370_0 .var "q", 0 0;
v0x1b9eb20_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1ba8eb0 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1b66800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1ba3400_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1ba34a0_0 .net "d", 0 0, L_0x1c197c0;  alias, 1 drivers
v0x1ba80f0_0 .var "q", 0 0;
v0x1ba81c0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1ba6780 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1b66800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1ba5ca0_0 .net "in_0", 0 0, L_0x1c184f0;  1 drivers
v0x1ba5d80_0 .net "in_1", 0 0, L_0x1c185c0;  1 drivers
v0x1ba4330_0 .var "out", 0 0;
v0x1ba43d0_0 .net "sel", 0 0, L_0x1c19340;  alias, 1 drivers
E_0x1ba3560 .event edge, v0x1b437b0_0, v0x1ba5ca0_0, v0x1ba5d80_0;
S_0x1b504b0 .scope generate, "gray_loop[2]" "gray_loop[2]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1b72150 .param/l "i" 0 3 32, +C4<010>;
S_0x1b98dd0 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1b504b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c1ad50 .functor NOT 1, L_0x1c1b190, C4<0>, C4<0>, C4<0>;
L_0x1c1adc0 .functor AND 1, L_0x1c1b050, L_0x1c1ad50, C4<1>, C4<1>;
L_0x1c1ae90 .functor AND 1, L_0x1c1adc0, L_0x1c1b310, C4<1>, C4<1>;
L_0x1c1af50 .functor XOR 1, v0x1b7a0f0_0, L_0x1c1ae90, C4<0>, C4<0>;
v0x1b58510_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b585d0_0 .net "inv_out", 0 0, L_0x1c1ad50;  1 drivers
v0x1b55f50_0 .net "no_ones_below_jm1", 0 0, L_0x1c1adc0;  1 drivers
v0x1b55ff0_0 .net "no_ones_below_jm2", 0 0, L_0x1c1b050;  1 drivers
v0x1b560b0_0 .net "q_j", 0 0, v0x1b7a0f0_0;  1 drivers
v0x1b4f380_0 .net "q_jm1", 0 0, L_0x1c1b310;  1 drivers
v0x1b4f440_0 .net "q_jm2", 0 0, L_0x1c1b190;  1 drivers
v0x1b4f500_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1b4f5a0_0 .net "xor_in", 0 0, L_0x1c1ae90;  1 drivers
v0x1b97d50_0 .net "xor_out", 0 0, L_0x1c1af50;  1 drivers
S_0x1b9d750 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1b98dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1b73450_0 .net "buff_int", 0 0, L_0x1c1a410;  1 drivers
v0x1b735a0_0 .net "buff_out", 0 0, L_0x1c1ab20;  1 drivers
v0x1b70ec0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b70f60_0 .net "d", 0 0, L_0x1c1af50;  alias, 1 drivers
v0x1b71000_0 .net "out", 0 0, v0x1b7a0f0_0;  alias, 1 drivers
v0x1b710f0_0 .net "q", 1 0, L_0x1c19be0;  1 drivers
v0x1b58410_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c19be0 .concat8 [ 1 1 0 0], v0x1bd27e0_0, v0x1b7f290_0;
L_0x1c19c80 .part L_0x1c19be0, 0, 1;
L_0x1c19da0 .part L_0x1c19be0, 1, 1;
S_0x1b6d650 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1b9d750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bafcf0_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bafd90_0 .net "out", 0 0, L_0x1c1a410;  alias, 1 drivers
v0x1babcd0_0 .net "w", 2 0, L_0x1c1a280;  1 drivers
L_0x1c19f10 .part L_0x1c1a280, 0, 1;
L_0x1c1a0d0 .part L_0x1c1a280, 1, 1;
L_0x1c1a280 .concat8 [ 1 1 1 0], L_0x1c1a210, L_0x1c19e40, L_0x1c1a000;
L_0x1c1a480 .part L_0x1c1a280, 2, 1;
S_0x1bb62e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1b6d650;
 .timescale -9 -12;
P_0x1b78b10 .param/l "i" 0 6 15, +C4<00>;
S_0x1b6fa80 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bb62e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c19e40 .functor NOT 1, L_0x1c19f10, C4<0>, C4<0>, C4<0>;
v0x1b5dba0_0 .net "a", 0 0, L_0x1c19f10;  1 drivers
v0x1b5dc80_0 .net "out", 0 0, L_0x1c19e40;  1 drivers
S_0x1b54b10 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1b6d650;
 .timescale -9 -12;
P_0x1b943a0 .param/l "i" 0 6 15, +C4<01>;
S_0x1b9b1e0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b54b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1a000 .functor NOT 1, L_0x1c1a0d0, C4<0>, C4<0>, C4<0>;
v0x1bcdb00_0 .net "a", 0 0, L_0x1c1a0d0;  1 drivers
v0x1bcdbe0_0 .net "out", 0 0, L_0x1c1a000;  1 drivers
S_0x1bcb6b0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1b6d650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1a210 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1bc51f0_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bc5290_0 .net "out", 0 0, L_0x1c1a210;  1 drivers
S_0x1bc2da0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1b6d650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1a410 .functor NOT 1, L_0x1c1a480, C4<0>, C4<0>, C4<0>;
v0x1bbff30_0 .net "a", 0 0, L_0x1c1a480;  1 drivers
v0x1bc0010_0 .net "out", 0 0, L_0x1c1a410;  alias, 1 drivers
S_0x1b8b420 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1b9d750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1b52160_0 .net "in", 0 0, L_0x1c1a410;  alias, 1 drivers
v0x1b52200_0 .net "out", 0 0, L_0x1c1ab20;  alias, 1 drivers
v0x1b643f0_0 .net "w", 2 0, L_0x1c1a990;  1 drivers
L_0x1c1a670 .part L_0x1c1a990, 0, 1;
L_0x1c1a7e0 .part L_0x1c1a990, 1, 1;
L_0x1c1a990 .concat8 [ 1 1 1 0], L_0x1c1a920, L_0x1c1a600, L_0x1c1a710;
L_0x1c1ac20 .part L_0x1c1a990, 2, 1;
S_0x1b84910 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1b8b420;
 .timescale -9 -12;
P_0x1babdb0 .param/l "i" 0 6 15, +C4<00>;
S_0x1b824c0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b84910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1a600 .functor NOT 1, L_0x1c1a670, C4<0>, C4<0>, C4<0>;
v0x1b698f0_0 .net "a", 0 0, L_0x1c1a670;  1 drivers
v0x1b699d0_0 .net "out", 0 0, L_0x1c1a600;  1 drivers
S_0x1b60950 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1b8b420;
 .timescale -9 -12;
P_0x1b67550 .param/l "i" 0 6 15, +C4<01>;
S_0x1b5e500 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b60950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1a710 .functor NOT 1, L_0x1c1a7e0, C4<0>, C4<0>, C4<0>;
v0x1b4c480_0 .net "a", 0 0, L_0x1c1a7e0;  1 drivers
v0x1b4c540_0 .net "out", 0 0, L_0x1c1a710;  1 drivers
S_0x1b43420 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1b8b420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1a920 .functor NOT 1, L_0x1c1a410, C4<0>, C4<0>, C4<0>;
v0x1b45910_0 .net "a", 0 0, L_0x1c1a410;  alias, 1 drivers
v0x1ba64b0_0 .net "out", 0 0, L_0x1c1a920;  1 drivers
S_0x1ba4060 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1b8b420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1ab20 .functor NOT 1, L_0x1c1ac20, C4<0>, C4<0>, C4<0>;
v0x1ba65d0_0 .net "a", 0 0, L_0x1c1ac20;  1 drivers
v0x1bc8d90_0 .net "out", 0 0, L_0x1c1ab20;  alias, 1 drivers
S_0x1b88150 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1b9d750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1b644d0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b7f1f0_0 .net "d", 0 0, L_0x1c1af50;  alias, 1 drivers
v0x1b7f290_0 .var "q", 0 0;
v0x1b7f360_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1b64190 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1b9d750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1b8d0d0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd2710_0 .net "d", 0 0, L_0x1c1af50;  alias, 1 drivers
v0x1bd27e0_0 .var "q", 0 0;
v0x1bd28b0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1b7c410 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1b9d750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1b79f50_0 .net "in_0", 0 0, L_0x1c19c80;  1 drivers
v0x1b7a030_0 .net "in_1", 0 0, L_0x1c19da0;  1 drivers
v0x1b7a0f0_0 .var "out", 0 0;
v0x1b7a190_0 .net "sel", 0 0, L_0x1c1ab20;  alias, 1 drivers
E_0x1b7c650 .event edge, v0x1bc8d90_0, v0x1b79f50_0, v0x1b7a030_0;
S_0x1b957e0 .scope generate, "gray_loop[3]" "gray_loop[3]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1b959a0 .param/l "i" 0 3 32, +C4<011>;
S_0x1b9c620 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1b957e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c1c4f0 .functor NOT 1, L_0x1c1c8e0, C4<0>, C4<0>, C4<0>;
L_0x1c1c560 .functor AND 1, L_0x1c1c7f0, L_0x1c1c4f0, C4<1>, C4<1>;
L_0x1c1c630 .functor AND 1, L_0x1c1c560, L_0x1c1ca20, C4<1>, C4<1>;
L_0x1c1c6f0 .functor XOR 1, v0x1a8e5d0_0, L_0x1c1c630, C4<0>, C4<0>;
v0x1a7b960_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1a7ba20_0 .net "inv_out", 0 0, L_0x1c1c4f0;  1 drivers
v0x1a7bae0_0 .net "no_ones_below_jm1", 0 0, L_0x1c1c560;  1 drivers
v0x1a7bb80_0 .net "no_ones_below_jm2", 0 0, L_0x1c1c7f0;  1 drivers
v0x1a897c0_0 .net "q_j", 0 0, v0x1a8e5d0_0;  1 drivers
v0x1a89900_0 .net "q_jm1", 0 0, L_0x1c1ca20;  1 drivers
v0x1a899c0_0 .net "q_jm2", 0 0, L_0x1c1c8e0;  1 drivers
v0x1a89a80_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1a93010_0 .net "xor_in", 0 0, L_0x1c1c630;  1 drivers
v0x1a930d0_0 .net "xor_out", 0 0, L_0x1c1c6f0;  1 drivers
S_0x1ba9a20 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1b9c620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1a8e7e0_0 .net "buff_int", 0 0, L_0x1c1bbb0;  1 drivers
v0x1a7a300_0 .net "buff_out", 0 0, L_0x1c1c2c0;  1 drivers
v0x1a7a3c0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1a7a460_0 .net "d", 0 0, L_0x1c1c6f0;  alias, 1 drivers
v0x1a7a500_0 .net "out", 0 0, v0x1a8e5d0_0;  alias, 1 drivers
v0x1a7a5f0_0 .net "q", 1 0, L_0x1c1b3b0;  1 drivers
v0x1a7b860_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c1b3b0 .concat8 [ 1 1 0 0], v0x1a85100_0, v0x1b49440_0;
L_0x1c1b450 .part L_0x1c1b3b0, 0, 1;
L_0x1c1b540 .part L_0x1c1b3b0, 1, 1;
S_0x1bcae30 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1ba9a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1ba9c10_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1ba9cb0_0 .net "out", 0 0, L_0x1c1bbb0;  alias, 1 drivers
v0x1b42ba0_0 .net "w", 2 0, L_0x1c1ba20;  1 drivers
L_0x1c1b6b0 .part L_0x1c1ba20, 0, 1;
L_0x1c1b870 .part L_0x1c1ba20, 1, 1;
L_0x1c1ba20 .concat8 [ 1 1 1 0], L_0x1c1b9b0, L_0x1c1b5e0, L_0x1c1b7a0;
L_0x1c1bc20 .part L_0x1c1ba20, 2, 1;
S_0x1bc2520 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bcae30;
 .timescale -9 -12;
P_0x1bc2730 .param/l "i" 0 6 15, +C4<00>;
S_0x1bab450 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bc2520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1b5e0 .functor NOT 1, L_0x1c1b6b0, C4<0>, C4<0>, C4<0>;
v0x1bab680_0 .net "a", 0 0, L_0x1c1b6b0;  1 drivers
v0x1bcb080_0 .net "out", 0 0, L_0x1c1b5e0;  1 drivers
S_0x1b8aba0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bcae30;
 .timescale -9 -12;
P_0x1b8ad70 .param/l "i" 0 6 15, +C4<01>;
S_0x1b81c40 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1b8aba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1b7a0 .functor NOT 1, L_0x1c1b870, C4<0>, C4<0>, C4<0>;
v0x1b81e30_0 .net "a", 0 0, L_0x1c1b870;  1 drivers
v0x1b8ae30_0 .net "out", 0 0, L_0x1c1b7a0;  1 drivers
S_0x1b66be0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bcae30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1b9b0 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1b66df0_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b66e90_0 .net "out", 0 0, L_0x1c1b9b0;  1 drivers
S_0x1b4bbc0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bcae30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1bbb0 .functor NOT 1, L_0x1c1bc20, C4<0>, C4<0>, C4<0>;
v0x1b4bd80_0 .net "a", 0 0, L_0x1c1bc20;  1 drivers
v0x1b4be60_0 .net "out", 0 0, L_0x1c1bbb0;  alias, 1 drivers
S_0x1b42c80 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1ba9a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1a77a50_0 .net "in", 0 0, L_0x1c1bbb0;  alias, 1 drivers
v0x1a77af0_0 .net "out", 0 0, L_0x1c1c2c0;  alias, 1 drivers
v0x1a7e010_0 .net "w", 2 0, L_0x1c1c130;  1 drivers
L_0x1c1be10 .part L_0x1c1c130, 0, 1;
L_0x1c1bf80 .part L_0x1c1c130, 1, 1;
L_0x1c1c130 .concat8 [ 1 1 1 0], L_0x1c1c0c0, L_0x1c1bda0, L_0x1c1beb0;
L_0x1c1c3c0 .part L_0x1c1c130, 2, 1;
S_0x1ba37e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1b42c80;
 .timescale -9 -12;
P_0x1ba39f0 .param/l "i" 0 6 15, +C4<00>;
S_0x1a82880 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1ba37e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1bda0 .functor NOT 1, L_0x1c1be10, C4<0>, C4<0>, C4<0>;
v0x1a82ab0_0 .net "a", 0 0, L_0x1c1be10;  1 drivers
v0x1a82b90_0 .net "out", 0 0, L_0x1c1bda0;  1 drivers
S_0x1a777c0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1b42c80;
 .timescale -9 -12;
P_0x1a77990 .param/l "i" 0 6 15, +C4<01>;
S_0x1a78d80 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1a777c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1beb0 .functor NOT 1, L_0x1c1bf80, C4<0>, C4<0>, C4<0>;
v0x1a78fb0_0 .net "a", 0 0, L_0x1c1bf80;  1 drivers
v0x1a79090_0 .net "out", 0 0, L_0x1c1beb0;  1 drivers
S_0x1a7c2b0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1b42c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1c0c0 .functor NOT 1, L_0x1c1bbb0, C4<0>, C4<0>, C4<0>;
v0x1a7c4f0_0 .net "a", 0 0, L_0x1c1bbb0;  alias, 1 drivers
v0x1a7c5e0_0 .net "out", 0 0, L_0x1c1c0c0;  1 drivers
S_0x1a84040 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1b42c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1c2c0 .functor NOT 1, L_0x1c1c3c0, C4<0>, C4<0>, C4<0>;
v0x1a84250_0 .net "a", 0 0, L_0x1c1c3c0;  1 drivers
v0x1a84310_0 .net "out", 0 0, L_0x1c1c2c0;  alias, 1 drivers
S_0x1a7e120 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1ba9a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1a805a0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1b493a0_0 .net "d", 0 0, L_0x1c1c6f0;  alias, 1 drivers
v0x1b49440_0 .var "q", 0 0;
v0x1b49510_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1a806c0 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1ba9a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1a84f50_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1a85010_0 .net "d", 0 0, L_0x1c1c6f0;  alias, 1 drivers
v0x1a85100_0 .var "q", 0 0;
v0x1a851d0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1a87140 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1ba9a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1a87450_0 .net "in_0", 0 0, L_0x1c1b450;  1 drivers
v0x1a8e510_0 .net "in_1", 0 0, L_0x1c1b540;  1 drivers
v0x1a8e5d0_0 .var "out", 0 0;
v0x1a8e670_0 .net "sel", 0 0, L_0x1c1c2c0;  alias, 1 drivers
E_0x1a873d0 .event edge, v0x1a84310_0, v0x1a87450_0, v0x1a8e510_0;
S_0x1bd4770 .scope generate, "gray_loop[4]" "gray_loop[4]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1a8e8a0 .param/l "i" 0 3 32, +C4<0100>;
S_0x1bd48f0 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1bd4770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c1dc50 .functor NOT 1, L_0x1c1e0d0, C4<0>, C4<0>, C4<0>;
L_0x1c1dcc0 .functor AND 1, L_0x1c1df50, L_0x1c1dc50, C4<1>, C4<1>;
L_0x1c1dd90 .functor AND 1, L_0x1c1dcc0, L_0x1c1e280, C4<1>, C4<1>;
L_0x1c1de50 .functor XOR 1, v0x1bd9290_0, L_0x1c1dd90, C4<0>, C4<0>;
v0x1bd9a80_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd9b40_0 .net "inv_out", 0 0, L_0x1c1dc50;  1 drivers
v0x1bd9c00_0 .net "no_ones_below_jm1", 0 0, L_0x1c1dcc0;  1 drivers
v0x1bd9ca0_0 .net "no_ones_below_jm2", 0 0, L_0x1c1df50;  1 drivers
v0x1bd9d60_0 .net "q_j", 0 0, v0x1bd9290_0;  1 drivers
v0x1bd9ea0_0 .net "q_jm1", 0 0, L_0x1c1e280;  1 drivers
v0x1bd9f60_0 .net "q_jm2", 0 0, L_0x1c1e0d0;  1 drivers
v0x1bda020_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1bda0c0_0 .net "xor_in", 0 0, L_0x1c1dd90;  1 drivers
v0x1bda210_0 .net "xor_out", 0 0, L_0x1c1de50;  1 drivers
S_0x1bd4a70 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1bd48f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1bd94a0_0 .net "buff_int", 0 0, L_0x1c1d310;  1 drivers
v0x1bd95f0_0 .net "buff_out", 0 0, L_0x1c1da20;  1 drivers
v0x1bd96b0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd9750_0 .net "d", 0 0, L_0x1c1de50;  alias, 1 drivers
v0x1bd97f0_0 .net "out", 0 0, v0x1bd9290_0;  alias, 1 drivers
v0x1bd98e0_0 .net "q", 1 0, L_0x1c1cb10;  1 drivers
v0x1bd9980_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c1cb10 .concat8 [ 1 1 0 0], v0x1bd8c00_0, v0x1bd85f0_0;
L_0x1c1cbb0 .part L_0x1c1cb10, 0, 1;
L_0x1c1cca0 .part L_0x1c1cb10, 1, 1;
S_0x1bd4c60 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1bd4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bd6490_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd6530_0 .net "out", 0 0, L_0x1c1d310;  alias, 1 drivers
v0x1bd6620_0 .net "w", 2 0, L_0x1c1d180;  1 drivers
L_0x1c1ce10 .part L_0x1c1d180, 0, 1;
L_0x1c1cfd0 .part L_0x1c1d180, 1, 1;
L_0x1c1d180 .concat8 [ 1 1 1 0], L_0x1c1d110, L_0x1c1cd40, L_0x1c1cf00;
L_0x1c1d380 .part L_0x1c1d180, 2, 1;
S_0x1bd4eb0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bd4c60;
 .timescale -9 -12;
P_0x1bd50c0 .param/l "i" 0 6 15, +C4<00>;
S_0x1bd51a0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bd4eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1cd40 .functor NOT 1, L_0x1c1ce10, C4<0>, C4<0>, C4<0>;
v0x1bd53d0_0 .net "a", 0 0, L_0x1c1ce10;  1 drivers
v0x1bd54b0_0 .net "out", 0 0, L_0x1c1cd40;  1 drivers
S_0x1bd55d0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bd4c60;
 .timescale -9 -12;
P_0x1bd57c0 .param/l "i" 0 6 15, +C4<01>;
S_0x1bd5880 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bd55d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1cf00 .functor NOT 1, L_0x1c1cfd0, C4<0>, C4<0>, C4<0>;
v0x1bd5ab0_0 .net "a", 0 0, L_0x1c1cfd0;  1 drivers
v0x1bd5b90_0 .net "out", 0 0, L_0x1c1cf00;  1 drivers
S_0x1bd5cb0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bd4c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1d110 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1bd5ec0_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd5f60_0 .net "out", 0 0, L_0x1c1d110;  1 drivers
S_0x1bd6080 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bd4c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1d310 .functor NOT 1, L_0x1c1d380, C4<0>, C4<0>, C4<0>;
v0x1bd6290_0 .net "a", 0 0, L_0x1c1d380;  1 drivers
v0x1bd6370_0 .net "out", 0 0, L_0x1c1d310;  alias, 1 drivers
S_0x1bd6730 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1bd4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bd7fa0_0 .net "in", 0 0, L_0x1c1d310;  alias, 1 drivers
v0x1bd8040_0 .net "out", 0 0, L_0x1c1da20;  alias, 1 drivers
v0x1bd8100_0 .net "w", 2 0, L_0x1c1d890;  1 drivers
L_0x1c1d570 .part L_0x1c1d890, 0, 1;
L_0x1c1d6e0 .part L_0x1c1d890, 1, 1;
L_0x1c1d890 .concat8 [ 1 1 1 0], L_0x1c1d820, L_0x1c1d500, L_0x1c1d610;
L_0x1c1db20 .part L_0x1c1d890, 2, 1;
S_0x1bd6940 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bd6730;
 .timescale -9 -12;
P_0x1bd6b50 .param/l "i" 0 6 15, +C4<00>;
S_0x1bd6c30 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bd6940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1d500 .functor NOT 1, L_0x1c1d570, C4<0>, C4<0>, C4<0>;
v0x1bd6e60_0 .net "a", 0 0, L_0x1c1d570;  1 drivers
v0x1bd6f40_0 .net "out", 0 0, L_0x1c1d500;  1 drivers
S_0x1bd7060 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bd6730;
 .timescale -9 -12;
P_0x1bd7250 .param/l "i" 0 6 15, +C4<01>;
S_0x1bd7310 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bd7060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1d610 .functor NOT 1, L_0x1c1d6e0, C4<0>, C4<0>, C4<0>;
v0x1bd7540_0 .net "a", 0 0, L_0x1c1d6e0;  1 drivers
v0x1bd7620_0 .net "out", 0 0, L_0x1c1d610;  1 drivers
S_0x1bd7740 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bd6730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1d820 .functor NOT 1, L_0x1c1d310, C4<0>, C4<0>, C4<0>;
v0x1bd7980_0 .net "a", 0 0, L_0x1c1d310;  alias, 1 drivers
v0x1bd7a70_0 .net "out", 0 0, L_0x1c1d820;  1 drivers
S_0x1bd7b90 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bd6730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1da20 .functor NOT 1, L_0x1c1db20, C4<0>, C4<0>, C4<0>;
v0x1bd7da0_0 .net "a", 0 0, L_0x1c1db20;  1 drivers
v0x1bd7e80_0 .net "out", 0 0, L_0x1c1da20;  alias, 1 drivers
S_0x1bd8210 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1bd4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bd84b0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd8550_0 .net "d", 0 0, L_0x1c1de50;  alias, 1 drivers
v0x1bd85f0_0 .var "q", 0 0;
v0x1bd86c0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bd8810 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1bd4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bd8a50_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd8b10_0 .net "d", 0 0, L_0x1c1de50;  alias, 1 drivers
v0x1bd8c00_0 .var "q", 0 0;
v0x1bd8cd0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bd8de0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1bd4a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1bd90f0_0 .net "in_0", 0 0, L_0x1c1cbb0;  1 drivers
v0x1bd91d0_0 .net "in_1", 0 0, L_0x1c1cca0;  1 drivers
v0x1bd9290_0 .var "out", 0 0;
v0x1bd9330_0 .net "sel", 0 0, L_0x1c1da20;  alias, 1 drivers
E_0x1bd9070 .event edge, v0x1bd7e80_0, v0x1bd90f0_0, v0x1bd91d0_0;
S_0x1bda3d0 .scope generate, "gray_loop[5]" "gray_loop[5]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1bda590 .param/l "i" 0 3 32, +C4<0101>;
S_0x1bda650 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1bda3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c1f490 .functor NOT 1, L_0x1c1f880, C4<0>, C4<0>, C4<0>;
L_0x1c1f500 .functor AND 1, L_0x1c1f790, L_0x1c1f490, C4<1>, C4<1>;
L_0x1c1f5d0 .functor AND 1, L_0x1c1f500, L_0x1c1f970, C4<1>, C4<1>;
L_0x1c1f690 .functor XOR 1, v0x1bdf160_0, L_0x1c1f5d0, C4<0>, C4<0>;
v0x1bdf950_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bdfa10_0 .net "inv_out", 0 0, L_0x1c1f490;  1 drivers
v0x1bdfad0_0 .net "no_ones_below_jm1", 0 0, L_0x1c1f500;  1 drivers
v0x1bdfb70_0 .net "no_ones_below_jm2", 0 0, L_0x1c1f790;  1 drivers
v0x1bdfc30_0 .net "q_j", 0 0, v0x1bdf160_0;  1 drivers
v0x1bdfd70_0 .net "q_jm1", 0 0, L_0x1c1f970;  1 drivers
v0x1bdfe30_0 .net "q_jm2", 0 0, L_0x1c1f880;  1 drivers
v0x1bdfef0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1bdff90_0 .net "xor_in", 0 0, L_0x1c1f5d0;  1 drivers
v0x1be00e0_0 .net "xor_out", 0 0, L_0x1c1f690;  1 drivers
S_0x1bda8d0 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1bda650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1bdf370_0 .net "buff_int", 0 0, L_0x1c1eb50;  1 drivers
v0x1bdf4c0_0 .net "buff_out", 0 0, L_0x1c1f260;  1 drivers
v0x1bdf580_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bdf620_0 .net "d", 0 0, L_0x1c1f690;  alias, 1 drivers
v0x1bdf6c0_0 .net "out", 0 0, v0x1bdf160_0;  alias, 1 drivers
v0x1bdf7b0_0 .net "q", 1 0, L_0x1c1e320;  1 drivers
v0x1bdf850_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c1e320 .concat8 [ 1 1 0 0], v0x1bdead0_0, v0x1bde4c0_0;
L_0x1c1e3c0 .part L_0x1c1e320, 0, 1;
L_0x1c1e4e0 .part L_0x1c1e320, 1, 1;
S_0x1bdab30 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1bda8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bdc360_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bdc400_0 .net "out", 0 0, L_0x1c1eb50;  alias, 1 drivers
v0x1bdc4f0_0 .net "w", 2 0, L_0x1c1e9c0;  1 drivers
L_0x1c1e650 .part L_0x1c1e9c0, 0, 1;
L_0x1c1e810 .part L_0x1c1e9c0, 1, 1;
L_0x1c1e9c0 .concat8 [ 1 1 1 0], L_0x1c1e950, L_0x1c1e580, L_0x1c1e740;
L_0x1c1ebc0 .part L_0x1c1e9c0, 2, 1;
S_0x1bdad80 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bdab30;
 .timescale -9 -12;
P_0x1bdaf90 .param/l "i" 0 6 15, +C4<00>;
S_0x1bdb070 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bdad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1e580 .functor NOT 1, L_0x1c1e650, C4<0>, C4<0>, C4<0>;
v0x1bdb2a0_0 .net "a", 0 0, L_0x1c1e650;  1 drivers
v0x1bdb380_0 .net "out", 0 0, L_0x1c1e580;  1 drivers
S_0x1bdb4a0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bdab30;
 .timescale -9 -12;
P_0x1bdb690 .param/l "i" 0 6 15, +C4<01>;
S_0x1bdb750 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bdb4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1e740 .functor NOT 1, L_0x1c1e810, C4<0>, C4<0>, C4<0>;
v0x1bdb980_0 .net "a", 0 0, L_0x1c1e810;  1 drivers
v0x1bdba60_0 .net "out", 0 0, L_0x1c1e740;  1 drivers
S_0x1bdbb80 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bdab30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1e950 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1bdbd90_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bdbe30_0 .net "out", 0 0, L_0x1c1e950;  1 drivers
S_0x1bdbf50 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bdab30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1eb50 .functor NOT 1, L_0x1c1ebc0, C4<0>, C4<0>, C4<0>;
v0x1bdc160_0 .net "a", 0 0, L_0x1c1ebc0;  1 drivers
v0x1bdc240_0 .net "out", 0 0, L_0x1c1eb50;  alias, 1 drivers
S_0x1bdc600 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1bda8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bdde70_0 .net "in", 0 0, L_0x1c1eb50;  alias, 1 drivers
v0x1bddf10_0 .net "out", 0 0, L_0x1c1f260;  alias, 1 drivers
v0x1bddfd0_0 .net "w", 2 0, L_0x1c1f0d0;  1 drivers
L_0x1c1edb0 .part L_0x1c1f0d0, 0, 1;
L_0x1c1ef20 .part L_0x1c1f0d0, 1, 1;
L_0x1c1f0d0 .concat8 [ 1 1 1 0], L_0x1c1f060, L_0x1c1ed40, L_0x1c1ee50;
L_0x1c1f360 .part L_0x1c1f0d0, 2, 1;
S_0x1bdc810 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bdc600;
 .timescale -9 -12;
P_0x1bdca20 .param/l "i" 0 6 15, +C4<00>;
S_0x1bdcb00 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bdc810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1ed40 .functor NOT 1, L_0x1c1edb0, C4<0>, C4<0>, C4<0>;
v0x1bdcd30_0 .net "a", 0 0, L_0x1c1edb0;  1 drivers
v0x1bdce10_0 .net "out", 0 0, L_0x1c1ed40;  1 drivers
S_0x1bdcf30 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bdc600;
 .timescale -9 -12;
P_0x1bdd120 .param/l "i" 0 6 15, +C4<01>;
S_0x1bdd1e0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bdcf30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1ee50 .functor NOT 1, L_0x1c1ef20, C4<0>, C4<0>, C4<0>;
v0x1bdd410_0 .net "a", 0 0, L_0x1c1ef20;  1 drivers
v0x1bdd4f0_0 .net "out", 0 0, L_0x1c1ee50;  1 drivers
S_0x1bdd610 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bdc600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1f060 .functor NOT 1, L_0x1c1eb50, C4<0>, C4<0>, C4<0>;
v0x1bdd850_0 .net "a", 0 0, L_0x1c1eb50;  alias, 1 drivers
v0x1bdd940_0 .net "out", 0 0, L_0x1c1f060;  1 drivers
S_0x1bdda60 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bdc600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1f260 .functor NOT 1, L_0x1c1f360, C4<0>, C4<0>, C4<0>;
v0x1bddc70_0 .net "a", 0 0, L_0x1c1f360;  1 drivers
v0x1bddd50_0 .net "out", 0 0, L_0x1c1f260;  alias, 1 drivers
S_0x1bde0e0 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1bda8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bde380_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bde420_0 .net "d", 0 0, L_0x1c1f690;  alias, 1 drivers
v0x1bde4c0_0 .var "q", 0 0;
v0x1bde590_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bde6e0 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1bda8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bde920_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bde9e0_0 .net "d", 0 0, L_0x1c1f690;  alias, 1 drivers
v0x1bdead0_0 .var "q", 0 0;
v0x1bdeba0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bdecb0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1bda8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1bdefc0_0 .net "in_0", 0 0, L_0x1c1e3c0;  1 drivers
v0x1bdf0a0_0 .net "in_1", 0 0, L_0x1c1e4e0;  1 drivers
v0x1bdf160_0 .var "out", 0 0;
v0x1bdf200_0 .net "sel", 0 0, L_0x1c1f260;  alias, 1 drivers
E_0x1bdef40 .event edge, v0x1bddd50_0, v0x1bdefc0_0, v0x1bdf0a0_0;
S_0x1be02a0 .scope generate, "gray_loop[6]" "gray_loop[6]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1be0460 .param/l "i" 0 3 32, +C4<0110>;
S_0x1be0520 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1be02a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c20bd0 .functor NOT 1, L_0x1c20fc0, C4<0>, C4<0>, C4<0>;
L_0x1c20c40 .functor AND 1, L_0x1c20ed0, L_0x1c20bd0, C4<1>, C4<1>;
L_0x1c20d10 .functor AND 1, L_0x1c20c40, L_0x1c210b0, C4<1>, C4<1>;
L_0x1c20dd0 .functor XOR 1, v0x1be5230_0, L_0x1c20d10, C4<0>, C4<0>;
v0x1be5a20_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1be5ae0_0 .net "inv_out", 0 0, L_0x1c20bd0;  1 drivers
v0x1be5ba0_0 .net "no_ones_below_jm1", 0 0, L_0x1c20c40;  1 drivers
v0x1be5c40_0 .net "no_ones_below_jm2", 0 0, L_0x1c20ed0;  1 drivers
v0x1be5d00_0 .net "q_j", 0 0, v0x1be5230_0;  1 drivers
v0x1be5e40_0 .net "q_jm1", 0 0, L_0x1c210b0;  1 drivers
v0x1be5f00_0 .net "q_jm2", 0 0, L_0x1c20fc0;  1 drivers
v0x1be5fc0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1be6060_0 .net "xor_in", 0 0, L_0x1c20d10;  1 drivers
v0x1be61b0_0 .net "xor_out", 0 0, L_0x1c20dd0;  1 drivers
S_0x1be07a0 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1be0520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1be5440_0 .net "buff_int", 0 0, L_0x1c20290;  1 drivers
v0x1be5590_0 .net "buff_out", 0 0, L_0x1c209a0;  1 drivers
v0x1be5650_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1be56f0_0 .net "d", 0 0, L_0x1c20dd0;  alias, 1 drivers
v0x1be5790_0 .net "out", 0 0, v0x1be5230_0;  alias, 1 drivers
v0x1be5880_0 .net "q", 1 0, L_0x1c1fa60;  1 drivers
v0x1be5920_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c1fa60 .concat8 [ 1 1 0 0], v0x1be4ba0_0, v0x1be4390_0;
L_0x1c1fb00 .part L_0x1c1fa60, 0, 1;
L_0x1c1fc20 .part L_0x1c1fa60, 1, 1;
S_0x1be0a00 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1be07a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1be2230_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1be22d0_0 .net "out", 0 0, L_0x1c20290;  alias, 1 drivers
v0x1be23c0_0 .net "w", 2 0, L_0x1c20100;  1 drivers
L_0x1c1fd90 .part L_0x1c20100, 0, 1;
L_0x1c1ff50 .part L_0x1c20100, 1, 1;
L_0x1c20100 .concat8 [ 1 1 1 0], L_0x1c20090, L_0x1c1fcc0, L_0x1c1fe80;
L_0x1c20300 .part L_0x1c20100, 2, 1;
S_0x1be0c50 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1be0a00;
 .timescale -9 -12;
P_0x1be0e60 .param/l "i" 0 6 15, +C4<00>;
S_0x1be0f40 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1be0c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1fcc0 .functor NOT 1, L_0x1c1fd90, C4<0>, C4<0>, C4<0>;
v0x1be1170_0 .net "a", 0 0, L_0x1c1fd90;  1 drivers
v0x1be1250_0 .net "out", 0 0, L_0x1c1fcc0;  1 drivers
S_0x1be1370 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1be0a00;
 .timescale -9 -12;
P_0x1be1560 .param/l "i" 0 6 15, +C4<01>;
S_0x1be1620 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1be1370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c1fe80 .functor NOT 1, L_0x1c1ff50, C4<0>, C4<0>, C4<0>;
v0x1be1850_0 .net "a", 0 0, L_0x1c1ff50;  1 drivers
v0x1be1930_0 .net "out", 0 0, L_0x1c1fe80;  1 drivers
S_0x1be1a50 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1be0a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c20090 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1be1c60_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1be1d00_0 .net "out", 0 0, L_0x1c20090;  1 drivers
S_0x1be1e20 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1be0a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c20290 .functor NOT 1, L_0x1c20300, C4<0>, C4<0>, C4<0>;
v0x1be2030_0 .net "a", 0 0, L_0x1c20300;  1 drivers
v0x1be2110_0 .net "out", 0 0, L_0x1c20290;  alias, 1 drivers
S_0x1be24d0 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1be07a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1be3d40_0 .net "in", 0 0, L_0x1c20290;  alias, 1 drivers
v0x1be3de0_0 .net "out", 0 0, L_0x1c209a0;  alias, 1 drivers
v0x1be3ea0_0 .net "w", 2 0, L_0x1c20810;  1 drivers
L_0x1c204f0 .part L_0x1c20810, 0, 1;
L_0x1c20660 .part L_0x1c20810, 1, 1;
L_0x1c20810 .concat8 [ 1 1 1 0], L_0x1c207a0, L_0x1c20480, L_0x1c20590;
L_0x1c20aa0 .part L_0x1c20810, 2, 1;
S_0x1be26e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1be24d0;
 .timescale -9 -12;
P_0x1be28f0 .param/l "i" 0 6 15, +C4<00>;
S_0x1be29d0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1be26e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c20480 .functor NOT 1, L_0x1c204f0, C4<0>, C4<0>, C4<0>;
v0x1be2c00_0 .net "a", 0 0, L_0x1c204f0;  1 drivers
v0x1be2ce0_0 .net "out", 0 0, L_0x1c20480;  1 drivers
S_0x1be2e00 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1be24d0;
 .timescale -9 -12;
P_0x1be2ff0 .param/l "i" 0 6 15, +C4<01>;
S_0x1be30b0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1be2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c20590 .functor NOT 1, L_0x1c20660, C4<0>, C4<0>, C4<0>;
v0x1be32e0_0 .net "a", 0 0, L_0x1c20660;  1 drivers
v0x1be33c0_0 .net "out", 0 0, L_0x1c20590;  1 drivers
S_0x1be34e0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1be24d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c207a0 .functor NOT 1, L_0x1c20290, C4<0>, C4<0>, C4<0>;
v0x1be3720_0 .net "a", 0 0, L_0x1c20290;  alias, 1 drivers
v0x1be3810_0 .net "out", 0 0, L_0x1c207a0;  1 drivers
S_0x1be3930 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1be24d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c209a0 .functor NOT 1, L_0x1c20aa0, C4<0>, C4<0>, C4<0>;
v0x1be3b40_0 .net "a", 0 0, L_0x1c20aa0;  1 drivers
v0x1be3c20_0 .net "out", 0 0, L_0x1c209a0;  alias, 1 drivers
S_0x1be3fb0 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1be07a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1be4250_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1be42f0_0 .net "d", 0 0, L_0x1c20dd0;  alias, 1 drivers
v0x1be4390_0 .var "q", 0 0;
v0x1be4460_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1be4910 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1be07a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1b6d260_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1be4ab0_0 .net "d", 0 0, L_0x1c20dd0;  alias, 1 drivers
v0x1be4ba0_0 .var "q", 0 0;
v0x1be4c70_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1be4d80 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1be07a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1be5090_0 .net "in_0", 0 0, L_0x1c1fb00;  1 drivers
v0x1be5170_0 .net "in_1", 0 0, L_0x1c1fc20;  1 drivers
v0x1be5230_0 .var "out", 0 0;
v0x1be52d0_0 .net "sel", 0 0, L_0x1c209a0;  alias, 1 drivers
E_0x1be5010 .event edge, v0x1be3c20_0, v0x1be5090_0, v0x1be5170_0;
S_0x1be6370 .scope generate, "gray_loop[7]" "gray_loop[7]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1b561f0 .param/l "i" 0 3 32, +C4<0111>;
S_0x1be6630 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1be6370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c22330 .functor NOT 1, L_0x1c22720, C4<0>, C4<0>, C4<0>;
L_0x1c223a0 .functor AND 1, L_0x1c22630, L_0x1c22330, C4<1>, C4<1>;
L_0x1c22470 .functor AND 1, L_0x1c223a0, L_0x1c211a0, C4<1>, C4<1>;
L_0x1c22530 .functor XOR 1, v0x1beb140_0, L_0x1c22470, C4<0>, C4<0>;
v0x1beb930_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1beb9f0_0 .net "inv_out", 0 0, L_0x1c22330;  1 drivers
v0x1bebab0_0 .net "no_ones_below_jm1", 0 0, L_0x1c223a0;  1 drivers
v0x1bebb50_0 .net "no_ones_below_jm2", 0 0, L_0x1c22630;  1 drivers
v0x1bebc10_0 .net "q_j", 0 0, v0x1beb140_0;  1 drivers
v0x1bebd50_0 .net "q_jm1", 0 0, L_0x1c211a0;  1 drivers
v0x1bebe10_0 .net "q_jm2", 0 0, L_0x1c22720;  1 drivers
v0x1bebed0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1bebf70_0 .net "xor_in", 0 0, L_0x1c22470;  1 drivers
v0x1bec0c0_0 .net "xor_out", 0 0, L_0x1c22530;  1 drivers
S_0x1be68b0 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1be6630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1beb350_0 .net "buff_int", 0 0, L_0x1c219f0;  1 drivers
v0x1beb4a0_0 .net "buff_out", 0 0, L_0x1c22100;  1 drivers
v0x1beb560_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1beb600_0 .net "d", 0 0, L_0x1c22530;  alias, 1 drivers
v0x1beb6a0_0 .net "out", 0 0, v0x1beb140_0;  alias, 1 drivers
v0x1beb790_0 .net "q", 1 0, L_0x1c21240;  1 drivers
v0x1beb830_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c21240 .concat8 [ 1 1 0 0], v0x1beaab0_0, v0x1bea4a0_0;
L_0x1c212e0 .part L_0x1c21240, 0, 1;
L_0x1c21380 .part L_0x1c21240, 1, 1;
S_0x1be6b10 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1be68b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1be8340_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1be83e0_0 .net "out", 0 0, L_0x1c219f0;  alias, 1 drivers
v0x1be84d0_0 .net "w", 2 0, L_0x1c21860;  1 drivers
L_0x1c214f0 .part L_0x1c21860, 0, 1;
L_0x1c216b0 .part L_0x1c21860, 1, 1;
L_0x1c21860 .concat8 [ 1 1 1 0], L_0x1c217f0, L_0x1c21420, L_0x1c215e0;
L_0x1c21a60 .part L_0x1c21860, 2, 1;
S_0x1be6d60 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1be6b10;
 .timescale -9 -12;
P_0x1be6f70 .param/l "i" 0 6 15, +C4<00>;
S_0x1be7050 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1be6d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c21420 .functor NOT 1, L_0x1c214f0, C4<0>, C4<0>, C4<0>;
v0x1be7280_0 .net "a", 0 0, L_0x1c214f0;  1 drivers
v0x1be7360_0 .net "out", 0 0, L_0x1c21420;  1 drivers
S_0x1be7480 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1be6b10;
 .timescale -9 -12;
P_0x1be7670 .param/l "i" 0 6 15, +C4<01>;
S_0x1be7730 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1be7480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c215e0 .functor NOT 1, L_0x1c216b0, C4<0>, C4<0>, C4<0>;
v0x1be7960_0 .net "a", 0 0, L_0x1c216b0;  1 drivers
v0x1be7a40_0 .net "out", 0 0, L_0x1c215e0;  1 drivers
S_0x1be7b60 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1be6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c217f0 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1be7d70_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1be7e10_0 .net "out", 0 0, L_0x1c217f0;  1 drivers
S_0x1be7f30 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1be6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c219f0 .functor NOT 1, L_0x1c21a60, C4<0>, C4<0>, C4<0>;
v0x1be8140_0 .net "a", 0 0, L_0x1c21a60;  1 drivers
v0x1be8220_0 .net "out", 0 0, L_0x1c219f0;  alias, 1 drivers
S_0x1be85e0 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1be68b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1be9e50_0 .net "in", 0 0, L_0x1c219f0;  alias, 1 drivers
v0x1be9ef0_0 .net "out", 0 0, L_0x1c22100;  alias, 1 drivers
v0x1be9fb0_0 .net "w", 2 0, L_0x1c21f70;  1 drivers
L_0x1c21c50 .part L_0x1c21f70, 0, 1;
L_0x1c21dc0 .part L_0x1c21f70, 1, 1;
L_0x1c21f70 .concat8 [ 1 1 1 0], L_0x1c21f00, L_0x1c21be0, L_0x1c21cf0;
L_0x1c22200 .part L_0x1c21f70, 2, 1;
S_0x1be87f0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1be85e0;
 .timescale -9 -12;
P_0x1be8a00 .param/l "i" 0 6 15, +C4<00>;
S_0x1be8ae0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1be87f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c21be0 .functor NOT 1, L_0x1c21c50, C4<0>, C4<0>, C4<0>;
v0x1be8d10_0 .net "a", 0 0, L_0x1c21c50;  1 drivers
v0x1be8df0_0 .net "out", 0 0, L_0x1c21be0;  1 drivers
S_0x1be8f10 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1be85e0;
 .timescale -9 -12;
P_0x1be9100 .param/l "i" 0 6 15, +C4<01>;
S_0x1be91c0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1be8f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c21cf0 .functor NOT 1, L_0x1c21dc0, C4<0>, C4<0>, C4<0>;
v0x1be93f0_0 .net "a", 0 0, L_0x1c21dc0;  1 drivers
v0x1be94d0_0 .net "out", 0 0, L_0x1c21cf0;  1 drivers
S_0x1be95f0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1be85e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c21f00 .functor NOT 1, L_0x1c219f0, C4<0>, C4<0>, C4<0>;
v0x1be9830_0 .net "a", 0 0, L_0x1c219f0;  alias, 1 drivers
v0x1be9920_0 .net "out", 0 0, L_0x1c21f00;  1 drivers
S_0x1be9a40 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1be85e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c22100 .functor NOT 1, L_0x1c22200, C4<0>, C4<0>, C4<0>;
v0x1be9c50_0 .net "a", 0 0, L_0x1c22200;  1 drivers
v0x1be9d30_0 .net "out", 0 0, L_0x1c22100;  alias, 1 drivers
S_0x1bea0c0 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1be68b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bea360_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bea400_0 .net "d", 0 0, L_0x1c22530;  alias, 1 drivers
v0x1bea4a0_0 .var "q", 0 0;
v0x1bea570_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bea6c0 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1be68b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bea900_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bea9c0_0 .net "d", 0 0, L_0x1c22530;  alias, 1 drivers
v0x1beaab0_0 .var "q", 0 0;
v0x1beab80_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1beac90 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1be68b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1beafa0_0 .net "in_0", 0 0, L_0x1c212e0;  1 drivers
v0x1beb080_0 .net "in_1", 0 0, L_0x1c21380;  1 drivers
v0x1beb140_0 .var "out", 0 0;
v0x1beb1e0_0 .net "sel", 0 0, L_0x1c22100;  alias, 1 drivers
E_0x1beaf20 .event edge, v0x1be9d30_0, v0x1beafa0_0, v0x1beb080_0;
S_0x1bec280 .scope generate, "gray_loop[8]" "gray_loop[8]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1bec440 .param/l "i" 0 3 32, +C4<01000>;
S_0x1bec500 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1bec280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c23a80 .functor NOT 1, L_0x1c22810, C4<0>, C4<0>, C4<0>;
L_0x1c23af0 .functor AND 1, L_0x1c23d80, L_0x1c23a80, C4<1>, C4<1>;
L_0x1c23bc0 .functor AND 1, L_0x1c23af0, L_0x1c1e170, C4<1>, C4<1>;
L_0x1c23c80 .functor XOR 1, v0x1bf1010_0, L_0x1c23bc0, C4<0>, C4<0>;
v0x1bd4690_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf1ce0_0 .net "inv_out", 0 0, L_0x1c23a80;  1 drivers
v0x1bf1d80_0 .net "no_ones_below_jm1", 0 0, L_0x1c23af0;  1 drivers
v0x1bf1e20_0 .net "no_ones_below_jm2", 0 0, L_0x1c23d80;  1 drivers
v0x1bf1ee0_0 .net "q_j", 0 0, v0x1bf1010_0;  1 drivers
v0x1bf2020_0 .net "q_jm1", 0 0, L_0x1c1e170;  1 drivers
v0x1bf20e0_0 .net "q_jm2", 0 0, L_0x1c22810;  1 drivers
v0x1bf21a0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1bf2240_0 .net "xor_in", 0 0, L_0x1c23bc0;  1 drivers
v0x1bf2390_0 .net "xor_out", 0 0, L_0x1c23c80;  1 drivers
S_0x1bec780 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1bec500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1bf1220_0 .net "buff_int", 0 0, L_0x1c23140;  1 drivers
v0x1bf1370_0 .net "buff_out", 0 0, L_0x1c23850;  1 drivers
v0x1bf1430_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bd4360_0 .net "d", 0 0, L_0x1c23c80;  alias, 1 drivers
v0x1bd4400_0 .net "out", 0 0, v0x1bf1010_0;  alias, 1 drivers
v0x1bd44f0_0 .net "q", 1 0, L_0x1c22910;  1 drivers
v0x1bd4590_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c22910 .concat8 [ 1 1 0 0], v0x1bf0980_0, v0x1bf0370_0;
L_0x1c229b0 .part L_0x1c22910, 0, 1;
L_0x1c22ad0 .part L_0x1c22910, 1, 1;
S_0x1bec9e0 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1bec780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bee210_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bee2b0_0 .net "out", 0 0, L_0x1c23140;  alias, 1 drivers
v0x1bee3a0_0 .net "w", 2 0, L_0x1c22fb0;  1 drivers
L_0x1c22c40 .part L_0x1c22fb0, 0, 1;
L_0x1c22e00 .part L_0x1c22fb0, 1, 1;
L_0x1c22fb0 .concat8 [ 1 1 1 0], L_0x1c22f40, L_0x1c22b70, L_0x1c22d30;
L_0x1c231b0 .part L_0x1c22fb0, 2, 1;
S_0x1becc30 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bec9e0;
 .timescale -9 -12;
P_0x1bece40 .param/l "i" 0 6 15, +C4<00>;
S_0x1becf20 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1becc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c22b70 .functor NOT 1, L_0x1c22c40, C4<0>, C4<0>, C4<0>;
v0x1bed150_0 .net "a", 0 0, L_0x1c22c40;  1 drivers
v0x1bed230_0 .net "out", 0 0, L_0x1c22b70;  1 drivers
S_0x1bed350 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bec9e0;
 .timescale -9 -12;
P_0x1bed540 .param/l "i" 0 6 15, +C4<01>;
S_0x1bed600 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bed350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c22d30 .functor NOT 1, L_0x1c22e00, C4<0>, C4<0>, C4<0>;
v0x1bed830_0 .net "a", 0 0, L_0x1c22e00;  1 drivers
v0x1bed910_0 .net "out", 0 0, L_0x1c22d30;  1 drivers
S_0x1beda30 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bec9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c22f40 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1bedc40_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bedce0_0 .net "out", 0 0, L_0x1c22f40;  1 drivers
S_0x1bede00 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bec9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c23140 .functor NOT 1, L_0x1c231b0, C4<0>, C4<0>, C4<0>;
v0x1bee010_0 .net "a", 0 0, L_0x1c231b0;  1 drivers
v0x1bee0f0_0 .net "out", 0 0, L_0x1c23140;  alias, 1 drivers
S_0x1bee4b0 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1bec780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1befd20_0 .net "in", 0 0, L_0x1c23140;  alias, 1 drivers
v0x1befdc0_0 .net "out", 0 0, L_0x1c23850;  alias, 1 drivers
v0x1befe80_0 .net "w", 2 0, L_0x1c236c0;  1 drivers
L_0x1c233a0 .part L_0x1c236c0, 0, 1;
L_0x1c23510 .part L_0x1c236c0, 1, 1;
L_0x1c236c0 .concat8 [ 1 1 1 0], L_0x1c23650, L_0x1c23330, L_0x1c23440;
L_0x1c23950 .part L_0x1c236c0, 2, 1;
S_0x1bee6c0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bee4b0;
 .timescale -9 -12;
P_0x1bee8d0 .param/l "i" 0 6 15, +C4<00>;
S_0x1bee9b0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bee6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c23330 .functor NOT 1, L_0x1c233a0, C4<0>, C4<0>, C4<0>;
v0x1beebe0_0 .net "a", 0 0, L_0x1c233a0;  1 drivers
v0x1beecc0_0 .net "out", 0 0, L_0x1c23330;  1 drivers
S_0x1beede0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bee4b0;
 .timescale -9 -12;
P_0x1beefd0 .param/l "i" 0 6 15, +C4<01>;
S_0x1bef090 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1beede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c23440 .functor NOT 1, L_0x1c23510, C4<0>, C4<0>, C4<0>;
v0x1bef2c0_0 .net "a", 0 0, L_0x1c23510;  1 drivers
v0x1bef3a0_0 .net "out", 0 0, L_0x1c23440;  1 drivers
S_0x1bef4c0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bee4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c23650 .functor NOT 1, L_0x1c23140, C4<0>, C4<0>, C4<0>;
v0x1bef700_0 .net "a", 0 0, L_0x1c23140;  alias, 1 drivers
v0x1bef7f0_0 .net "out", 0 0, L_0x1c23650;  1 drivers
S_0x1bef910 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bee4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c23850 .functor NOT 1, L_0x1c23950, C4<0>, C4<0>, C4<0>;
v0x1befb20_0 .net "a", 0 0, L_0x1c23950;  1 drivers
v0x1befc00_0 .net "out", 0 0, L_0x1c23850;  alias, 1 drivers
S_0x1beff90 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1bec780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bf0230_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf02d0_0 .net "d", 0 0, L_0x1c23c80;  alias, 1 drivers
v0x1bf0370_0 .var "q", 0 0;
v0x1bf0440_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bf0590 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1bec780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bf07d0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf0890_0 .net "d", 0 0, L_0x1c23c80;  alias, 1 drivers
v0x1bf0980_0 .var "q", 0 0;
v0x1bf0a50_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bf0b60 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1bec780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1bf0e70_0 .net "in_0", 0 0, L_0x1c229b0;  1 drivers
v0x1bf0f50_0 .net "in_1", 0 0, L_0x1c22ad0;  1 drivers
v0x1bf1010_0 .var "out", 0 0;
v0x1bf10b0_0 .net "sel", 0 0, L_0x1c23850;  alias, 1 drivers
E_0x1bf0df0 .event edge, v0x1befc00_0, v0x1bf0e70_0, v0x1bf0f50_0;
S_0x1bf2550 .scope generate, "gray_loop[9]" "gray_loop[9]" 3 32, 3 32 0, S_0x1bce8e0;
 .timescale -9 -12;
P_0x1bf2710 .param/l "i" 0 3 32, +C4<01001>;
S_0x1bf27d0 .scope module, "gray" "gray_cell" 3 33, 4 4 0, S_0x1bf2550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c253c0 .functor NOT 1, L_0x1c257b0, C4<0>, C4<0>, C4<0>;
L_0x1c25430 .functor AND 1, L_0x1c256c0, L_0x1c253c0, C4<1>, C4<1>;
L_0x1c25500 .functor AND 1, L_0x1c25430, L_0x1c24250, C4<1>, C4<1>;
L_0x1c255c0 .functor XOR 1, v0x1bf72e0_0, L_0x1c25500, C4<0>, C4<0>;
v0x1bf7ad0_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf7b90_0 .net "inv_out", 0 0, L_0x1c253c0;  1 drivers
v0x1bf7c50_0 .net "no_ones_below_jm1", 0 0, L_0x1c25430;  1 drivers
v0x1bf7cf0_0 .net "no_ones_below_jm2", 0 0, L_0x1c256c0;  1 drivers
v0x1bf7db0_0 .net "q_j", 0 0, v0x1bf72e0_0;  1 drivers
v0x1bf7ef0_0 .net "q_jm1", 0 0, L_0x1c24250;  1 drivers
v0x1bf7fb0_0 .net "q_jm2", 0 0, L_0x1c257b0;  1 drivers
v0x1bf8070_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1bf8110_0 .net "xor_in", 0 0, L_0x1c25500;  1 drivers
v0x1bf8260_0 .net "xor_out", 0 0, L_0x1c255c0;  1 drivers
S_0x1bf2a50 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1bf27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1bf74f0_0 .net "buff_int", 0 0, L_0x1c24a80;  1 drivers
v0x1bf7640_0 .net "buff_out", 0 0, L_0x1c25190;  1 drivers
v0x1bf7700_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf77a0_0 .net "d", 0 0, L_0x1c255c0;  alias, 1 drivers
v0x1bf7840_0 .net "out", 0 0, v0x1bf72e0_0;  alias, 1 drivers
v0x1bf7930_0 .net "q", 1 0, L_0x1c23f80;  1 drivers
v0x1bf79d0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c23f80 .concat8 [ 1 1 0 0], v0x1bf6c50_0, v0x1bf6640_0;
L_0x1c24320 .part L_0x1c23f80, 0, 1;
L_0x1c24410 .part L_0x1c23f80, 1, 1;
S_0x1bf2cb0 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1bf2a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bf44e0_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf4580_0 .net "out", 0 0, L_0x1c24a80;  alias, 1 drivers
v0x1bf4670_0 .net "w", 2 0, L_0x1c248f0;  1 drivers
L_0x1c24580 .part L_0x1c248f0, 0, 1;
L_0x1c24740 .part L_0x1c248f0, 1, 1;
L_0x1c248f0 .concat8 [ 1 1 1 0], L_0x1c24880, L_0x1c244b0, L_0x1c24670;
L_0x1c24af0 .part L_0x1c248f0, 2, 1;
S_0x1bf2f00 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bf2cb0;
 .timescale -9 -12;
P_0x1bf3110 .param/l "i" 0 6 15, +C4<00>;
S_0x1bf31f0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bf2f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c244b0 .functor NOT 1, L_0x1c24580, C4<0>, C4<0>, C4<0>;
v0x1bf3420_0 .net "a", 0 0, L_0x1c24580;  1 drivers
v0x1bf3500_0 .net "out", 0 0, L_0x1c244b0;  1 drivers
S_0x1bf3620 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bf2cb0;
 .timescale -9 -12;
P_0x1bf3810 .param/l "i" 0 6 15, +C4<01>;
S_0x1bf38d0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bf3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c24670 .functor NOT 1, L_0x1c24740, C4<0>, C4<0>, C4<0>;
v0x1bf3b00_0 .net "a", 0 0, L_0x1c24740;  1 drivers
v0x1bf3be0_0 .net "out", 0 0, L_0x1c24670;  1 drivers
S_0x1bf3d00 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bf2cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c24880 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1bf3f10_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf3fb0_0 .net "out", 0 0, L_0x1c24880;  1 drivers
S_0x1bf40d0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bf2cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c24a80 .functor NOT 1, L_0x1c24af0, C4<0>, C4<0>, C4<0>;
v0x1bf42e0_0 .net "a", 0 0, L_0x1c24af0;  1 drivers
v0x1bf43c0_0 .net "out", 0 0, L_0x1c24a80;  alias, 1 drivers
S_0x1bf4780 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1bf2a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bf5ff0_0 .net "in", 0 0, L_0x1c24a80;  alias, 1 drivers
v0x1bf6090_0 .net "out", 0 0, L_0x1c25190;  alias, 1 drivers
v0x1bf6150_0 .net "w", 2 0, L_0x1c25000;  1 drivers
L_0x1c24ce0 .part L_0x1c25000, 0, 1;
L_0x1c24e50 .part L_0x1c25000, 1, 1;
L_0x1c25000 .concat8 [ 1 1 1 0], L_0x1c24f90, L_0x1c24c70, L_0x1c24d80;
L_0x1c25290 .part L_0x1c25000, 2, 1;
S_0x1bf4990 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bf4780;
 .timescale -9 -12;
P_0x1bf4ba0 .param/l "i" 0 6 15, +C4<00>;
S_0x1bf4c80 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bf4990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c24c70 .functor NOT 1, L_0x1c24ce0, C4<0>, C4<0>, C4<0>;
v0x1bf4eb0_0 .net "a", 0 0, L_0x1c24ce0;  1 drivers
v0x1bf4f90_0 .net "out", 0 0, L_0x1c24c70;  1 drivers
S_0x1bf50b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bf4780;
 .timescale -9 -12;
P_0x1bf52a0 .param/l "i" 0 6 15, +C4<01>;
S_0x1bf5360 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bf50b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c24d80 .functor NOT 1, L_0x1c24e50, C4<0>, C4<0>, C4<0>;
v0x1bf5590_0 .net "a", 0 0, L_0x1c24e50;  1 drivers
v0x1bf5670_0 .net "out", 0 0, L_0x1c24d80;  1 drivers
S_0x1bf5790 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bf4780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c24f90 .functor NOT 1, L_0x1c24a80, C4<0>, C4<0>, C4<0>;
v0x1bf59d0_0 .net "a", 0 0, L_0x1c24a80;  alias, 1 drivers
v0x1bf5ac0_0 .net "out", 0 0, L_0x1c24f90;  1 drivers
S_0x1bf5be0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bf4780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c25190 .functor NOT 1, L_0x1c25290, C4<0>, C4<0>, C4<0>;
v0x1bf5df0_0 .net "a", 0 0, L_0x1c25290;  1 drivers
v0x1bf5ed0_0 .net "out", 0 0, L_0x1c25190;  alias, 1 drivers
S_0x1bf6260 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1bf2a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bf6500_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf65a0_0 .net "d", 0 0, L_0x1c255c0;  alias, 1 drivers
v0x1bf6640_0 .var "q", 0 0;
v0x1bf6710_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bf6860 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1bf2a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bf6aa0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf6b60_0 .net "d", 0 0, L_0x1c255c0;  alias, 1 drivers
v0x1bf6c50_0 .var "q", 0 0;
v0x1bf6d20_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bf6e30 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1bf2a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1bf7140_0 .net "in_0", 0 0, L_0x1c24320;  1 drivers
v0x1bf7220_0 .net "in_1", 0 0, L_0x1c24410;  1 drivers
v0x1bf72e0_0 .var "out", 0 0;
v0x1bf7380_0 .net "sel", 0 0, L_0x1c25190;  alias, 1 drivers
E_0x1bf70c0 .event edge, v0x1bf5ed0_0, v0x1bf7140_0, v0x1bf7220_0;
S_0x1bf8420 .scope module, "sine_cell" "gray_sine_cell" 3 44, 11 4 0, S_0x1bce8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
L_0x1c2ae70 .functor OR 1, v0x1bfced0_0, L_0x1c2b4d0, C4<0>, C4<0>;
L_0x1c2af70 .functor NOT 1, L_0x1c29ed0, C4<0>, C4<0>, C4<0>;
L_0x1c2b040 .functor AND 1, L_0x1c2b2d0, L_0x1c2af70, C4<1>, C4<1>;
L_0x1c2b110 .functor AND 1, L_0x1c2b040, L_0x1c2ae70, C4<1>, C4<1>;
L_0x1c2b1d0 .functor XOR 1, v0x1bfced0_0, L_0x1c2b110, C4<0>, C4<0>;
v0x1bfd6c0_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bfd780_0 .net "inv_out", 0 0, L_0x1c2af70;  1 drivers
v0x1bfd840_0 .net "no_ones_below_jm1", 0 0, L_0x1c2b040;  1 drivers
v0x1bfd8e0_0 .net "no_ones_below_jm2", 0 0, L_0x1c2b2d0;  1 drivers
v0x1bfd9a0_0 .net "q_j", 0 0, v0x1bfced0_0;  alias, 1 drivers
v0x1bfdae0_0 .net "q_jm1", 0 0, L_0x1c2b4d0;  1 drivers
v0x1bfdba0_0 .net "q_jm2", 0 0, L_0x1c29ed0;  1 drivers
v0x1bfdc60_0 .net "q_msb", 0 0, L_0x1c2ae70;  1 drivers
v0x1bfdd20_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1bfde50_0 .net "xor_in", 0 0, L_0x1c2b110;  1 drivers
v0x1bfdf10_0 .net "xor_out", 0 0, L_0x1c2b1d0;  1 drivers
S_0x1bf8640 .scope module, "eff_gray" "edge_ff_gray" 11 9, 5 9 0, S_0x1bf8420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1bfd0e0_0 .net "buff_int", 0 0, L_0x1c2a670;  1 drivers
v0x1bfd230_0 .net "buff_out", 0 0, L_0x1c2ac40;  1 drivers
v0x1bfd2f0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bfd390_0 .net "d", 0 0, L_0x1c2b1d0;  alias, 1 drivers
v0x1bfd430_0 .net "out", 0 0, v0x1bfced0_0;  alias, 1 drivers
v0x1bfd520_0 .net "q", 1 0, L_0x1c2a0d0;  1 drivers
v0x1bfd5c0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c2a0d0 .concat8 [ 1 1 0 0], v0x1bfc840_0, v0x1bfc230_0;
L_0x1c2a170 .part L_0x1c2a0d0, 0, 1;
L_0x1c2a210 .part L_0x1c2a0d0, 1, 1;
S_0x1bf88a0 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1bf8640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bfa0d0_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bfa170_0 .net "out", 0 0, L_0x1c2a670;  alias, 1 drivers
v0x1bfa260_0 .net "w", 2 0, L_0x1c2a5d0;  1 drivers
L_0x1c2a350 .part L_0x1c2a5d0, 0, 1;
L_0x1c2a4c0 .part L_0x1c2a5d0, 1, 1;
L_0x1c2a5d0 .concat8 [ 1 1 1 0], L_0x1c2a560, L_0x1c2a2b0, L_0x1c2a3f0;
L_0x1c2a6e0 .part L_0x1c2a5d0, 2, 1;
S_0x1bf8af0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bf88a0;
 .timescale -9 -12;
P_0x1bf8d00 .param/l "i" 0 6 15, +C4<00>;
S_0x1bf8de0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bf8af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2a2b0 .functor NOT 1, L_0x1c2a350, C4<0>, C4<0>, C4<0>;
v0x1bf9010_0 .net "a", 0 0, L_0x1c2a350;  1 drivers
v0x1bf90f0_0 .net "out", 0 0, L_0x1c2a2b0;  1 drivers
S_0x1bf9210 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bf88a0;
 .timescale -9 -12;
P_0x1bf9400 .param/l "i" 0 6 15, +C4<01>;
S_0x1bf94c0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bf9210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2a3f0 .functor NOT 1, L_0x1c2a4c0, C4<0>, C4<0>, C4<0>;
v0x1bf96f0_0 .net "a", 0 0, L_0x1c2a4c0;  1 drivers
v0x1bf97d0_0 .net "out", 0 0, L_0x1c2a3f0;  1 drivers
S_0x1bf98f0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bf88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2a560 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1bf9b00_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bf9ba0_0 .net "out", 0 0, L_0x1c2a560;  1 drivers
S_0x1bf9cc0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bf88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2a670 .functor NOT 1, L_0x1c2a6e0, C4<0>, C4<0>, C4<0>;
v0x1bf9ed0_0 .net "a", 0 0, L_0x1c2a6e0;  1 drivers
v0x1bf9fb0_0 .net "out", 0 0, L_0x1c2a670;  alias, 1 drivers
S_0x1bfa370 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1bf8640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bfbbe0_0 .net "in", 0 0, L_0x1c2a670;  alias, 1 drivers
v0x1bfbc80_0 .net "out", 0 0, L_0x1c2ac40;  alias, 1 drivers
v0x1bfbd40_0 .net "w", 2 0, L_0x1c2ab00;  1 drivers
L_0x1c2a880 .part L_0x1c2ab00, 0, 1;
L_0x1c2a9f0 .part L_0x1c2ab00, 1, 1;
L_0x1c2ab00 .concat8 [ 1 1 1 0], L_0x1c2aa90, L_0x1c2a810, L_0x1c2a920;
L_0x1c2ad40 .part L_0x1c2ab00, 2, 1;
S_0x1bfa580 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1bfa370;
 .timescale -9 -12;
P_0x1bfa790 .param/l "i" 0 6 15, +C4<00>;
S_0x1bfa870 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bfa580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2a810 .functor NOT 1, L_0x1c2a880, C4<0>, C4<0>, C4<0>;
v0x1bfaaa0_0 .net "a", 0 0, L_0x1c2a880;  1 drivers
v0x1bfab80_0 .net "out", 0 0, L_0x1c2a810;  1 drivers
S_0x1bfaca0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1bfa370;
 .timescale -9 -12;
P_0x1bfae90 .param/l "i" 0 6 15, +C4<01>;
S_0x1bfaf50 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1bfaca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2a920 .functor NOT 1, L_0x1c2a9f0, C4<0>, C4<0>, C4<0>;
v0x1bfb180_0 .net "a", 0 0, L_0x1c2a9f0;  1 drivers
v0x1bfb260_0 .net "out", 0 0, L_0x1c2a920;  1 drivers
S_0x1bfb380 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1bfa370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2aa90 .functor NOT 1, L_0x1c2a670, C4<0>, C4<0>, C4<0>;
v0x1bfb5c0_0 .net "a", 0 0, L_0x1c2a670;  alias, 1 drivers
v0x1bfb6b0_0 .net "out", 0 0, L_0x1c2aa90;  1 drivers
S_0x1bfb7d0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1bfa370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2ac40 .functor NOT 1, L_0x1c2ad40, C4<0>, C4<0>, C4<0>;
v0x1bfb9e0_0 .net "a", 0 0, L_0x1c2ad40;  1 drivers
v0x1bfbac0_0 .net "out", 0 0, L_0x1c2ac40;  alias, 1 drivers
S_0x1bfbe50 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1bf8640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bfc0f0_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bfc190_0 .net "d", 0 0, L_0x1c2b1d0;  alias, 1 drivers
v0x1bfc230_0 .var "q", 0 0;
v0x1bfc300_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bfc450 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1bf8640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1bfc690_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1bfc750_0 .net "d", 0 0, L_0x1c2b1d0;  alias, 1 drivers
v0x1bfc840_0 .var "q", 0 0;
v0x1bfc910_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1bfca20 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1bf8640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1bfcd30_0 .net "in_0", 0 0, L_0x1c2a170;  1 drivers
v0x1bfce10_0 .net "in_1", 0 0, L_0x1c2a210;  1 drivers
v0x1bfced0_0 .var "out", 0 0;
v0x1bfcf70_0 .net "sel", 0 0, L_0x1c2ac40;  alias, 1 drivers
E_0x1bfccb0 .event edge, v0x1bfbac0_0, v0x1bfcd30_0, v0x1bfce10_0;
S_0x1bfeaf0 .scope module, "gray_tree" "gray_tree_cell" 2 71, 2 10 0, S_0x1bc9e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "gray_clk_in"
    .port_info 1 /INPUT 3 "no_ones_below_in"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /OUTPUT 11 "gray_clk_out"
    .port_info 5 /OUTPUT 3 "no_ones_below_out"
    .port_info 6 /OUTPUT 1 "q_sine"
v0x1c17340_0 .net *"_s60", 0 0, L_0x1c30ca0;  1 drivers
v0x1c17440_0 .net *"_s65", 0 0, L_0x1c30ee0;  1 drivers
v0x1c17520_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c175c0_0 .net "gray_clk_in", 9 0, L_0x1c30dd0;  1 drivers
v0x1c17680_0 .net "gray_clk_out", 10 0, L_0x1c2f440;  alias, 1 drivers
v0x1c17760_0 .net "no_ones_below_buff", 2 0, L_0x1c2dd20;  1 drivers
v0x1c17840_0 .net "no_ones_below_in", 2 0, L_0x1c2b5c0;  alias, 1 drivers
v0x1c17900_0 .net "no_ones_below_out", 2 0, L_0x1c30ba0;  alias, 1 drivers
v0x1c179c0_0 .net "q_sine", 0 0, v0x1c16160_0;  1 drivers
v0x1c17af0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c2bbc0 .part L_0x1c30dd0, 0, 1;
L_0x1c2be20 .part L_0x1c30dd0, 1, 1;
L_0x1c2c0d0 .part L_0x1c30dd0, 2, 1;
L_0x1c2c330 .part L_0x1c30dd0, 3, 1;
L_0x1c2c5d0 .part L_0x1c30dd0, 4, 1;
L_0x1c2c830 .part L_0x1c30dd0, 5, 1;
L_0x1c2ca90 .part L_0x1c30dd0, 6, 1;
L_0x1c2ccf0 .part L_0x1c30dd0, 7, 1;
L_0x1c2d0a0 .part L_0x1c30dd0, 8, 1;
L_0x1c2d380 .part L_0x1c30dd0, 9, 1;
L_0x1c2d610 .part L_0x1c2b5c0, 0, 1;
L_0x1c2d930 .part L_0x1c2b5c0, 1, 1;
L_0x1c2dc80 .part L_0x1c2b5c0, 2, 1;
L_0x1c2dd20 .concat8 [ 1 1 1 0], L_0x1c2d4d0, L_0x1c2d7f0, L_0x1c2daf0;
L_0x1c2f040 .part L_0x1c2dd20, 2, 1;
L_0x1c2f180 .part L_0x1c2f440, 8, 1;
L_0x1c2f350 .part L_0x1c2f440, 9, 1;
LS_0x1c2f440_0_0 .concat8 [ 1 1 1 1], L_0x1c2b840, L_0x1c2bcd0, L_0x1c2bf80, L_0x1c2c1e0;
LS_0x1c2f440_0_4 .concat8 [ 1 1 1 1], L_0x1c2c4d0, L_0x1c2c6e0, L_0x1c2c940, L_0x1c2cba0;
LS_0x1c2f440_0_8 .concat8 [ 1 1 1 0], L_0x1c2cf10, L_0x1c2d1f0, v0x1c10570_0;
L_0x1c2f440 .concat8 [ 4 4 3 0], LS_0x1c2f440_0_0, LS_0x1c2f440_0_4, LS_0x1c2f440_0_8;
L_0x1c309c0 .part L_0x1c2dd20, 0, 1;
L_0x1c30ab0 .part L_0x1c2f440, 6, 1;
L_0x1c2f670 .part L_0x1c2f440, 7, 1;
L_0x1c30ca0 .part L_0x1c2dd20, 1, 1;
L_0x1c30ba0 .concat8 [ 1 1 1 0], L_0x1c30ca0, L_0x1c30ee0, L_0x1c2ee10;
L_0x1c30ee0 .part L_0x1c2dd20, 2, 1;
S_0x1bfed40 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1bfeee0 .param/l "i" 0 2 20, +C4<00>;
S_0x1bfefc0 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1bfed40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1bffa10_0 .net "in", 0 0, L_0x1c2bbc0;  1 drivers
v0x1bffab0_0 .net "out", 0 0, L_0x1c2b840;  1 drivers
v0x1bffb80_0 .net "w", 0 0, L_0x1c2b780;  1 drivers
S_0x1bff1f0 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1bfefc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2b780 .functor NOT 1, L_0x1c2bbc0, C4<0>, C4<0>, C4<0>;
v0x1bff440_0 .net "a", 0 0, L_0x1c2bbc0;  alias, 1 drivers
v0x1bff520_0 .net "out", 0 0, L_0x1c2b780;  alias, 1 drivers
S_0x1bff640 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1bfefc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2b840 .functor NOT 1, L_0x1c2b780, C4<0>, C4<0>, C4<0>;
v0x1bff850_0 .net "a", 0 0, L_0x1c2b780;  alias, 1 drivers
v0x1bff910_0 .net "out", 0 0, L_0x1c2b840;  alias, 1 drivers
S_0x1bffca0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1bffe90 .param/l "i" 0 2 20, +C4<01>;
S_0x1bfff50 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1bffca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c009a0_0 .net "in", 0 0, L_0x1c2be20;  1 drivers
v0x1c00a70_0 .net "out", 0 0, L_0x1c2bcd0;  1 drivers
v0x1c00b40_0 .net "w", 0 0, L_0x1c2bc60;  1 drivers
S_0x1c00180 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1bfff50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2bc60 .functor NOT 1, L_0x1c2be20, C4<0>, C4<0>, C4<0>;
v0x1c003d0_0 .net "a", 0 0, L_0x1c2be20;  alias, 1 drivers
v0x1c004b0_0 .net "out", 0 0, L_0x1c2bc60;  alias, 1 drivers
S_0x1c005d0 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1bfff50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2bcd0 .functor NOT 1, L_0x1c2bc60, C4<0>, C4<0>, C4<0>;
v0x1c007e0_0 .net "a", 0 0, L_0x1c2bc60;  alias, 1 drivers
v0x1c008a0_0 .net "out", 0 0, L_0x1c2bcd0;  alias, 1 drivers
S_0x1c00c60 .scope generate, "buffer_loop[2]" "buffer_loop[2]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c00e50 .param/l "i" 0 2 20, +C4<010>;
S_0x1c00ef0 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1c00c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c01970_0 .net "in", 0 0, L_0x1c2c0d0;  1 drivers
v0x1c01a40_0 .net "out", 0 0, L_0x1c2bf80;  1 drivers
v0x1c01b10_0 .net "w", 0 0, L_0x1c2bec0;  1 drivers
S_0x1c01120 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c00ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2bec0 .functor NOT 1, L_0x1c2c0d0, C4<0>, C4<0>, C4<0>;
v0x1c01370_0 .net "a", 0 0, L_0x1c2c0d0;  alias, 1 drivers
v0x1c01450_0 .net "out", 0 0, L_0x1c2bec0;  alias, 1 drivers
S_0x1c01570 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c00ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2bf80 .functor NOT 1, L_0x1c2bec0, C4<0>, C4<0>, C4<0>;
v0x1c01780_0 .net "a", 0 0, L_0x1c2bec0;  alias, 1 drivers
v0x1c01870_0 .net "out", 0 0, L_0x1c2bf80;  alias, 1 drivers
S_0x1c01c30 .scope generate, "buffer_loop[3]" "buffer_loop[3]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c01e20 .param/l "i" 0 2 20, +C4<011>;
S_0x1c01ee0 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1c01c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c02930_0 .net "in", 0 0, L_0x1c2c330;  1 drivers
v0x1c02a00_0 .net "out", 0 0, L_0x1c2c1e0;  1 drivers
v0x1c02ad0_0 .net "w", 0 0, L_0x1c2c170;  1 drivers
S_0x1c02110 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c01ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c170 .functor NOT 1, L_0x1c2c330, C4<0>, C4<0>, C4<0>;
v0x1c02360_0 .net "a", 0 0, L_0x1c2c330;  alias, 1 drivers
v0x1c02440_0 .net "out", 0 0, L_0x1c2c170;  alias, 1 drivers
S_0x1c02560 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c01ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c1e0 .functor NOT 1, L_0x1c2c170, C4<0>, C4<0>, C4<0>;
v0x1c02770_0 .net "a", 0 0, L_0x1c2c170;  alias, 1 drivers
v0x1c02830_0 .net "out", 0 0, L_0x1c2c1e0;  alias, 1 drivers
S_0x1c02bf0 .scope generate, "buffer_loop[4]" "buffer_loop[4]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c02e30 .param/l "i" 0 2 20, +C4<0100>;
S_0x1c02ef0 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1c02bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c03940_0 .net "in", 0 0, L_0x1c2c5d0;  1 drivers
v0x1c039e0_0 .net "out", 0 0, L_0x1c2c4d0;  1 drivers
v0x1c03ab0_0 .net "w", 0 0, L_0x1c2c460;  1 drivers
S_0x1c03120 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c02ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c460 .functor NOT 1, L_0x1c2c5d0, C4<0>, C4<0>, C4<0>;
v0x1c03370_0 .net "a", 0 0, L_0x1c2c5d0;  alias, 1 drivers
v0x1c03450_0 .net "out", 0 0, L_0x1c2c460;  alias, 1 drivers
S_0x1c03570 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c02ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c4d0 .functor NOT 1, L_0x1c2c460, C4<0>, C4<0>, C4<0>;
v0x1c03780_0 .net "a", 0 0, L_0x1c2c460;  alias, 1 drivers
v0x1c03840_0 .net "out", 0 0, L_0x1c2c4d0;  alias, 1 drivers
S_0x1c03bd0 .scope generate, "buffer_loop[5]" "buffer_loop[5]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c03dc0 .param/l "i" 0 2 20, +C4<0101>;
S_0x1c03e80 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1c03bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c048d0_0 .net "in", 0 0, L_0x1c2c830;  1 drivers
v0x1c049a0_0 .net "out", 0 0, L_0x1c2c6e0;  1 drivers
v0x1c04a70_0 .net "w", 0 0, L_0x1c2c670;  1 drivers
S_0x1c040b0 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c03e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c670 .functor NOT 1, L_0x1c2c830, C4<0>, C4<0>, C4<0>;
v0x1c04300_0 .net "a", 0 0, L_0x1c2c830;  alias, 1 drivers
v0x1c043e0_0 .net "out", 0 0, L_0x1c2c670;  alias, 1 drivers
S_0x1c04500 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c03e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c6e0 .functor NOT 1, L_0x1c2c670, C4<0>, C4<0>, C4<0>;
v0x1c04710_0 .net "a", 0 0, L_0x1c2c670;  alias, 1 drivers
v0x1c047d0_0 .net "out", 0 0, L_0x1c2c6e0;  alias, 1 drivers
S_0x1c04b90 .scope generate, "buffer_loop[6]" "buffer_loop[6]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c04d80 .param/l "i" 0 2 20, +C4<0110>;
S_0x1c04e40 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1c04b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c05890_0 .net "in", 0 0, L_0x1c2ca90;  1 drivers
v0x1c05960_0 .net "out", 0 0, L_0x1c2c940;  1 drivers
v0x1c05a30_0 .net "w", 0 0, L_0x1c2c8d0;  1 drivers
S_0x1c05070 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c04e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c8d0 .functor NOT 1, L_0x1c2ca90, C4<0>, C4<0>, C4<0>;
v0x1c052c0_0 .net "a", 0 0, L_0x1c2ca90;  alias, 1 drivers
v0x1c053a0_0 .net "out", 0 0, L_0x1c2c8d0;  alias, 1 drivers
S_0x1c054c0 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c04e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c940 .functor NOT 1, L_0x1c2c8d0, C4<0>, C4<0>, C4<0>;
v0x1c056d0_0 .net "a", 0 0, L_0x1c2c8d0;  alias, 1 drivers
v0x1c05790_0 .net "out", 0 0, L_0x1c2c940;  alias, 1 drivers
S_0x1c05b50 .scope generate, "buffer_loop[7]" "buffer_loop[7]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c05d40 .param/l "i" 0 2 20, +C4<0111>;
S_0x1c05e00 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1c05b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c06850_0 .net "in", 0 0, L_0x1c2ccf0;  1 drivers
v0x1c06920_0 .net "out", 0 0, L_0x1c2cba0;  1 drivers
v0x1c069f0_0 .net "w", 0 0, L_0x1c2cb30;  1 drivers
S_0x1c06030 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c05e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2cb30 .functor NOT 1, L_0x1c2ccf0, C4<0>, C4<0>, C4<0>;
v0x1c06280_0 .net "a", 0 0, L_0x1c2ccf0;  alias, 1 drivers
v0x1c06360_0 .net "out", 0 0, L_0x1c2cb30;  alias, 1 drivers
S_0x1c06480 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c05e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2cba0 .functor NOT 1, L_0x1c2cb30, C4<0>, C4<0>, C4<0>;
v0x1c06690_0 .net "a", 0 0, L_0x1c2cb30;  alias, 1 drivers
v0x1c06750_0 .net "out", 0 0, L_0x1c2cba0;  alias, 1 drivers
S_0x1c06b10 .scope generate, "buffer_loop[8]" "buffer_loop[8]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c02de0 .param/l "i" 0 2 20, +C4<01000>;
S_0x1c06e00 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1c06b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c07850_0 .net "in", 0 0, L_0x1c2d0a0;  1 drivers
v0x1c07920_0 .net "out", 0 0, L_0x1c2cf10;  1 drivers
v0x1c079f0_0 .net "w", 0 0, L_0x1c2c3d0;  1 drivers
S_0x1c07030 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c06e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2c3d0 .functor NOT 1, L_0x1c2d0a0, C4<0>, C4<0>, C4<0>;
v0x1c07280_0 .net "a", 0 0, L_0x1c2d0a0;  alias, 1 drivers
v0x1c07360_0 .net "out", 0 0, L_0x1c2c3d0;  alias, 1 drivers
S_0x1c07480 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c06e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2cf10 .functor NOT 1, L_0x1c2c3d0, C4<0>, C4<0>, C4<0>;
v0x1c07690_0 .net "a", 0 0, L_0x1c2c3d0;  alias, 1 drivers
v0x1c07750_0 .net "out", 0 0, L_0x1c2cf10;  alias, 1 drivers
S_0x1c07b10 .scope generate, "buffer_loop[9]" "buffer_loop[9]" 2 20, 2 20 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c07d00 .param/l "i" 0 2 20, +C4<01001>;
S_0x1c07dc0 .scope module, "bf2" "buffer_single" 2 21, 10 26 0, S_0x1c07b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c08810_0 .net "in", 0 0, L_0x1c2d380;  1 drivers
v0x1c088e0_0 .net "out", 0 0, L_0x1c2d1f0;  1 drivers
v0x1c089b0_0 .net "w", 0 0, L_0x1c2d140;  1 drivers
S_0x1c07ff0 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c07dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2d140 .functor NOT 1, L_0x1c2d380, C4<0>, C4<0>, C4<0>;
v0x1c08240_0 .net "a", 0 0, L_0x1c2d380;  alias, 1 drivers
v0x1c08320_0 .net "out", 0 0, L_0x1c2d140;  alias, 1 drivers
S_0x1c08440 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c07dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2d1f0 .functor NOT 1, L_0x1c2d140, C4<0>, C4<0>, C4<0>;
v0x1c08650_0 .net "a", 0 0, L_0x1c2d140;  alias, 1 drivers
v0x1c08710_0 .net "out", 0 0, L_0x1c2d1f0;  alias, 1 drivers
S_0x1c08ad0 .scope generate, "buffer_loop2[0]" "buffer_loop2[0]" 2 28, 2 28 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c08cc0 .param/l "j" 0 2 28, +C4<00>;
S_0x1c08d80 .scope module, "bf1" "buffer_single" 2 29, 10 26 0, S_0x1c08ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c097d0_0 .net "in", 0 0, L_0x1c2d610;  1 drivers
v0x1c098a0_0 .net "out", 0 0, L_0x1c2d4d0;  1 drivers
v0x1c09970_0 .net "w", 0 0, L_0x1c2d420;  1 drivers
S_0x1c08fb0 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c08d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2d420 .functor NOT 1, L_0x1c2d610, C4<0>, C4<0>, C4<0>;
v0x1c09200_0 .net "a", 0 0, L_0x1c2d610;  alias, 1 drivers
v0x1c092e0_0 .net "out", 0 0, L_0x1c2d420;  alias, 1 drivers
S_0x1c09400 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c08d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2d4d0 .functor NOT 1, L_0x1c2d420, C4<0>, C4<0>, C4<0>;
v0x1c09610_0 .net "a", 0 0, L_0x1c2d420;  alias, 1 drivers
v0x1c096d0_0 .net "out", 0 0, L_0x1c2d4d0;  alias, 1 drivers
S_0x1c09a90 .scope generate, "buffer_loop2[1]" "buffer_loop2[1]" 2 28, 2 28 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c09c80 .param/l "j" 0 2 28, +C4<01>;
S_0x1c09d40 .scope module, "bf1" "buffer_single" 2 29, 10 26 0, S_0x1c09a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c0a790_0 .net "in", 0 0, L_0x1c2d930;  1 drivers
v0x1c0a860_0 .net "out", 0 0, L_0x1c2d7f0;  1 drivers
v0x1c0a930_0 .net "w", 0 0, L_0x1c2d740;  1 drivers
S_0x1c09f70 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c09d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2d740 .functor NOT 1, L_0x1c2d930, C4<0>, C4<0>, C4<0>;
v0x1c0a1c0_0 .net "a", 0 0, L_0x1c2d930;  alias, 1 drivers
v0x1c0a2a0_0 .net "out", 0 0, L_0x1c2d740;  alias, 1 drivers
S_0x1c0a3c0 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c09d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2d7f0 .functor NOT 1, L_0x1c2d740, C4<0>, C4<0>, C4<0>;
v0x1c0a5d0_0 .net "a", 0 0, L_0x1c2d740;  alias, 1 drivers
v0x1c0a690_0 .net "out", 0 0, L_0x1c2d7f0;  alias, 1 drivers
S_0x1c0aa50 .scope generate, "buffer_loop2[2]" "buffer_loop2[2]" 2 28, 2 28 0, S_0x1bfeaf0;
 .timescale -9 -12;
P_0x1c0ac40 .param/l "j" 0 2 28, +C4<010>;
S_0x1c0ad00 .scope module, "bf1" "buffer_single" 2 29, 10 26 0, S_0x1c0aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c0b750_0 .net "in", 0 0, L_0x1c2dc80;  1 drivers
v0x1c0b820_0 .net "out", 0 0, L_0x1c2daf0;  1 drivers
v0x1c0b8f0_0 .net "w", 0 0, L_0x1c2da40;  1 drivers
S_0x1c0af30 .scope module, "g1" "not_gate" 10 31, 6 3 0, S_0x1c0ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2da40 .functor NOT 1, L_0x1c2dc80, C4<0>, C4<0>, C4<0>;
v0x1c0b180_0 .net "a", 0 0, L_0x1c2dc80;  alias, 1 drivers
v0x1c0b260_0 .net "out", 0 0, L_0x1c2da40;  alias, 1 drivers
S_0x1c0b380 .scope module, "g2" "not_gate" 10 32, 6 3 0, S_0x1c0ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2daf0 .functor NOT 1, L_0x1c2da40, C4<0>, C4<0>, C4<0>;
v0x1c0b590_0 .net "a", 0 0, L_0x1c2da40;  alias, 1 drivers
v0x1c0b650_0 .net "out", 0 0, L_0x1c2daf0;  alias, 1 drivers
S_0x1c0ba10 .scope module, "gray" "gray_cell" 2 35, 4 4 0, S_0x1bfeaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x1c2eda0 .functor NOT 1, L_0x1c2f180, C4<0>, C4<0>, C4<0>;
L_0x1c2ee10 .functor AND 1, L_0x1c2f040, L_0x1c2eda0, C4<1>, C4<1>;
L_0x1c2ee80 .functor AND 1, L_0x1c2ee10, L_0x1c2f350, C4<1>, C4<1>;
L_0x1c2ef40 .functor XOR 1, v0x1c10570_0, L_0x1c2ee80, C4<0>, C4<0>;
v0x1c10d60_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c10e20_0 .net "inv_out", 0 0, L_0x1c2eda0;  1 drivers
v0x1c10ee0_0 .net "no_ones_below_jm1", 0 0, L_0x1c2ee10;  1 drivers
v0x1c10f80_0 .net "no_ones_below_jm2", 0 0, L_0x1c2f040;  1 drivers
v0x1c11040_0 .net "q_j", 0 0, v0x1c10570_0;  1 drivers
v0x1c11180_0 .net "q_jm1", 0 0, L_0x1c2f350;  1 drivers
v0x1c11240_0 .net "q_jm2", 0 0, L_0x1c2f180;  1 drivers
v0x1c11300_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1c113a0_0 .net "xor_in", 0 0, L_0x1c2ee80;  1 drivers
v0x1c114f0_0 .net "xor_out", 0 0, L_0x1c2ef40;  1 drivers
S_0x1c0bcd0 .scope module, "eff_gray" "edge_ff_gray" 4 8, 5 9 0, S_0x1c0ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1c10780_0 .net "buff_int", 0 0, L_0x1c2e4c0;  1 drivers
v0x1c108d0_0 .net "buff_out", 0 0, L_0x1c2eb70;  1 drivers
v0x1c10990_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c10a30_0 .net "d", 0 0, L_0x1c2ef40;  alias, 1 drivers
v0x1c10ad0_0 .net "out", 0 0, v0x1c10570_0;  alias, 1 drivers
v0x1c10bc0_0 .net "q", 1 0, L_0x1c2de40;  1 drivers
v0x1c10c60_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c2de40 .concat8 [ 1 1 0 0], v0x1c0fee0_0, v0x1c0f8d0_0;
L_0x1c2dee0 .part L_0x1c2de40, 0, 1;
L_0x1c2df80 .part L_0x1c2de40, 1, 1;
S_0x1c0bf10 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1c0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c0d770_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c0d810_0 .net "out", 0 0, L_0x1c2e4c0;  alias, 1 drivers
v0x1c0d900_0 .net "w", 2 0, L_0x1c2e330;  1 drivers
L_0x1c2e020 .part L_0x1c2e330, 0, 1;
L_0x1c2e180 .part L_0x1c2e330, 1, 1;
L_0x1c2e330 .concat8 [ 1 1 1 0], L_0x1c2e2c0, L_0x1c2d9d0, L_0x1c2e110;
L_0x1c2e530 .part L_0x1c2e330, 2, 1;
S_0x1c0c160 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1c0bf10;
 .timescale -9 -12;
P_0x1c0c370 .param/l "i" 0 6 15, +C4<00>;
S_0x1c0c450 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1c0c160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2d9d0 .functor NOT 1, L_0x1c2e020, C4<0>, C4<0>, C4<0>;
v0x1c0c680_0 .net "a", 0 0, L_0x1c2e020;  1 drivers
v0x1c0c760_0 .net "out", 0 0, L_0x1c2d9d0;  1 drivers
S_0x1c0c880 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1c0bf10;
 .timescale -9 -12;
P_0x1c0ca70 .param/l "i" 0 6 15, +C4<01>;
S_0x1c0cb30 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1c0c880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2e110 .functor NOT 1, L_0x1c2e180, C4<0>, C4<0>, C4<0>;
v0x1c0cd60_0 .net "a", 0 0, L_0x1c2e180;  1 drivers
v0x1c0ce40_0 .net "out", 0 0, L_0x1c2e110;  1 drivers
S_0x1c0cf60 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1c0bf10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2e2c0 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1c0d1a0_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c0d240_0 .net "out", 0 0, L_0x1c2e2c0;  1 drivers
S_0x1c0d360 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1c0bf10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2e4c0 .functor NOT 1, L_0x1c2e530, C4<0>, C4<0>, C4<0>;
v0x1c0d570_0 .net "a", 0 0, L_0x1c2e530;  1 drivers
v0x1c0d650_0 .net "out", 0 0, L_0x1c2e4c0;  alias, 1 drivers
S_0x1c0da10 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1c0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c0f280_0 .net "in", 0 0, L_0x1c2e4c0;  alias, 1 drivers
v0x1c0f320_0 .net "out", 0 0, L_0x1c2eb70;  alias, 1 drivers
v0x1c0f3e0_0 .net "w", 2 0, L_0x1c2e9e0;  1 drivers
L_0x1c2e720 .part L_0x1c2e9e0, 0, 1;
L_0x1c2e830 .part L_0x1c2e9e0, 1, 1;
L_0x1c2e9e0 .concat8 [ 1 1 1 0], L_0x1c2e970, L_0x1c2e6b0, L_0x1c2e7c0;
L_0x1c2ec70 .part L_0x1c2e9e0, 2, 1;
S_0x1c0dc20 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1c0da10;
 .timescale -9 -12;
P_0x1c0de30 .param/l "i" 0 6 15, +C4<00>;
S_0x1c0df10 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1c0dc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2e6b0 .functor NOT 1, L_0x1c2e720, C4<0>, C4<0>, C4<0>;
v0x1c0e140_0 .net "a", 0 0, L_0x1c2e720;  1 drivers
v0x1c0e220_0 .net "out", 0 0, L_0x1c2e6b0;  1 drivers
S_0x1c0e340 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1c0da10;
 .timescale -9 -12;
P_0x1c0e530 .param/l "i" 0 6 15, +C4<01>;
S_0x1c0e5f0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1c0e340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2e7c0 .functor NOT 1, L_0x1c2e830, C4<0>, C4<0>, C4<0>;
v0x1c0e820_0 .net "a", 0 0, L_0x1c2e830;  1 drivers
v0x1c0e900_0 .net "out", 0 0, L_0x1c2e7c0;  1 drivers
S_0x1c0ea20 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1c0da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2e970 .functor NOT 1, L_0x1c2e4c0, C4<0>, C4<0>, C4<0>;
v0x1c0ec60_0 .net "a", 0 0, L_0x1c2e4c0;  alias, 1 drivers
v0x1c0ed50_0 .net "out", 0 0, L_0x1c2e970;  1 drivers
S_0x1c0ee70 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1c0da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2eb70 .functor NOT 1, L_0x1c2ec70, C4<0>, C4<0>, C4<0>;
v0x1c0f080_0 .net "a", 0 0, L_0x1c2ec70;  1 drivers
v0x1c0f160_0 .net "out", 0 0, L_0x1c2eb70;  alias, 1 drivers
S_0x1c0f4f0 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1c0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1c0f790_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c0f830_0 .net "d", 0 0, L_0x1c2ef40;  alias, 1 drivers
v0x1c0f8d0_0 .var "q", 0 0;
v0x1c0f9a0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1c0faf0 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1c0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1c0fd30_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c0fdf0_0 .net "d", 0 0, L_0x1c2ef40;  alias, 1 drivers
v0x1c0fee0_0 .var "q", 0 0;
v0x1c0ffb0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1c100c0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1c0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1c103d0_0 .net "in_0", 0 0, L_0x1c2dee0;  1 drivers
v0x1c104b0_0 .net "in_1", 0 0, L_0x1c2df80;  1 drivers
v0x1c10570_0 .var "out", 0 0;
v0x1c10610_0 .net "sel", 0 0, L_0x1c2eb70;  alias, 1 drivers
E_0x1c10350 .event edge, v0x1c0f160_0, v0x1c103d0_0, v0x1c104b0_0;
S_0x1c116b0 .scope module, "sine_cell2" "gray_sine_cell" 2 44, 11 4 0, S_0x1bfeaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
L_0x1c30620 .functor OR 1, v0x1c16160_0, L_0x1c2f670, C4<0>, C4<0>;
L_0x1c30720 .functor NOT 1, L_0x1c30ab0, C4<0>, C4<0>, C4<0>;
L_0x1c30790 .functor AND 1, L_0x1c309c0, L_0x1c30720, C4<1>, C4<1>;
L_0x1c30800 .functor AND 1, L_0x1c30790, L_0x1c30620, C4<1>, C4<1>;
L_0x1c308c0 .functor XOR 1, v0x1c16160_0, L_0x1c30800, C4<0>, C4<0>;
v0x1c16950_0 .net "clk_master", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c16a10_0 .net "inv_out", 0 0, L_0x1c30720;  1 drivers
v0x1c16ad0_0 .net "no_ones_below_jm1", 0 0, L_0x1c30790;  1 drivers
v0x1c16b70_0 .net "no_ones_below_jm2", 0 0, L_0x1c309c0;  1 drivers
v0x1c16c30_0 .net "q_j", 0 0, v0x1c16160_0;  alias, 1 drivers
v0x1c16d70_0 .net "q_jm1", 0 0, L_0x1c2f670;  1 drivers
v0x1c16e30_0 .net "q_jm2", 0 0, L_0x1c30ab0;  1 drivers
v0x1c16ef0_0 .net "q_msb", 0 0, L_0x1c30620;  1 drivers
v0x1c16fb0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
v0x1c170e0_0 .net "xor_in", 0 0, L_0x1c30800;  1 drivers
v0x1c171a0_0 .net "xor_out", 0 0, L_0x1c308c0;  1 drivers
S_0x1c118d0 .scope module, "eff_gray" "edge_ff_gray" 11 9, 5 9 0, S_0x1c116b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1c16370_0 .net "buff_int", 0 0, L_0x1c2fd40;  1 drivers
v0x1c164c0_0 .net "buff_out", 0 0, L_0x1c303f0;  1 drivers
v0x1c16580_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c16620_0 .net "d", 0 0, L_0x1c308c0;  alias, 1 drivers
v0x1c166c0_0 .net "out", 0 0, v0x1c16160_0;  alias, 1 drivers
v0x1c167b0_0 .net "q", 1 0, L_0x1c2f710;  1 drivers
v0x1c16850_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
L_0x1c2f710 .concat8 [ 1 1 0 0], v0x1c15ad0_0, v0x1c154c0_0;
L_0x1c2f7b0 .part L_0x1c2f710, 0, 1;
L_0x1c2f850 .part L_0x1c2f710, 1, 1;
S_0x1c11b30 .scope module, "bf0" "buffer" 5 18, 6 9 0, S_0x1c118d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c13360_0 .net "in", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c13400_0 .net "out", 0 0, L_0x1c2fd40;  alias, 1 drivers
v0x1c134f0_0 .net "w", 2 0, L_0x1c2fbb0;  1 drivers
L_0x1c2f8f0 .part L_0x1c2fbb0, 0, 1;
L_0x1c2fa00 .part L_0x1c2fbb0, 1, 1;
L_0x1c2fbb0 .concat8 [ 1 1 1 0], L_0x1c2fb40, L_0x1c2f2c0, L_0x1c2f990;
L_0x1c2fdb0 .part L_0x1c2fbb0, 2, 1;
S_0x1c11d80 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1c11b30;
 .timescale -9 -12;
P_0x1c11f90 .param/l "i" 0 6 15, +C4<00>;
S_0x1c12070 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1c11d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2f2c0 .functor NOT 1, L_0x1c2f8f0, C4<0>, C4<0>, C4<0>;
v0x1c122a0_0 .net "a", 0 0, L_0x1c2f8f0;  1 drivers
v0x1c12380_0 .net "out", 0 0, L_0x1c2f2c0;  1 drivers
S_0x1c124a0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1c11b30;
 .timescale -9 -12;
P_0x1c12690 .param/l "i" 0 6 15, +C4<01>;
S_0x1c12750 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1c124a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2f990 .functor NOT 1, L_0x1c2fa00, C4<0>, C4<0>, C4<0>;
v0x1c12980_0 .net "a", 0 0, L_0x1c2fa00;  1 drivers
v0x1c12a60_0 .net "out", 0 0, L_0x1c2f990;  1 drivers
S_0x1c12b80 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1c11b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2fb40 .functor NOT 1, v0x1c17d30_0, C4<0>, C4<0>, C4<0>;
v0x1c12d90_0 .net "a", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c12e30_0 .net "out", 0 0, L_0x1c2fb40;  1 drivers
S_0x1c12f50 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1c11b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2fd40 .functor NOT 1, L_0x1c2fdb0, C4<0>, C4<0>, C4<0>;
v0x1c13160_0 .net "a", 0 0, L_0x1c2fdb0;  1 drivers
v0x1c13240_0 .net "out", 0 0, L_0x1c2fd40;  alias, 1 drivers
S_0x1c13600 .scope module, "bf1" "buffer" 5 19, 6 9 0, S_0x1c118d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1c14e70_0 .net "in", 0 0, L_0x1c2fd40;  alias, 1 drivers
v0x1c14f10_0 .net "out", 0 0, L_0x1c303f0;  alias, 1 drivers
v0x1c14fd0_0 .net "w", 2 0, L_0x1c30260;  1 drivers
L_0x1c2ffa0 .part L_0x1c30260, 0, 1;
L_0x1c300b0 .part L_0x1c30260, 1, 1;
L_0x1c30260 .concat8 [ 1 1 1 0], L_0x1c301f0, L_0x1c2ff30, L_0x1c30040;
L_0x1c304f0 .part L_0x1c30260, 2, 1;
S_0x1c13810 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1c13600;
 .timescale -9 -12;
P_0x1c13a20 .param/l "i" 0 6 15, +C4<00>;
S_0x1c13b00 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1c13810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c2ff30 .functor NOT 1, L_0x1c2ffa0, C4<0>, C4<0>, C4<0>;
v0x1c13d30_0 .net "a", 0 0, L_0x1c2ffa0;  1 drivers
v0x1c13e10_0 .net "out", 0 0, L_0x1c2ff30;  1 drivers
S_0x1c13f30 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1c13600;
 .timescale -9 -12;
P_0x1c14120 .param/l "i" 0 6 15, +C4<01>;
S_0x1c141e0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1c13f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c30040 .functor NOT 1, L_0x1c300b0, C4<0>, C4<0>, C4<0>;
v0x1c14410_0 .net "a", 0 0, L_0x1c300b0;  1 drivers
v0x1c144f0_0 .net "out", 0 0, L_0x1c30040;  1 drivers
S_0x1c14610 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1c13600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c301f0 .functor NOT 1, L_0x1c2fd40, C4<0>, C4<0>, C4<0>;
v0x1c14850_0 .net "a", 0 0, L_0x1c2fd40;  alias, 1 drivers
v0x1c14940_0 .net "out", 0 0, L_0x1c301f0;  1 drivers
S_0x1c14a60 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1c13600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1c303f0 .functor NOT 1, L_0x1c304f0, C4<0>, C4<0>, C4<0>;
v0x1c14c70_0 .net "a", 0 0, L_0x1c304f0;  1 drivers
v0x1c14d50_0 .net "out", 0 0, L_0x1c303f0;  alias, 1 drivers
S_0x1c150e0 .scope module, "dff" "asyn_rstb_dff" 5 15, 7 2 0, S_0x1c118d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1c15380_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c15420_0 .net "d", 0 0, L_0x1c308c0;  alias, 1 drivers
v0x1c154c0_0 .var "q", 0 0;
v0x1c15590_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1c156e0 .scope module, "dff_n" "asyn_rstb_dff_n" 5 16, 8 2 0, S_0x1c118d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1c15920_0 .net "clk", 0 0, v0x1c17d30_0;  alias, 1 drivers
v0x1c159e0_0 .net "d", 0 0, L_0x1c308c0;  alias, 1 drivers
v0x1c15ad0_0 .var "q", 0 0;
v0x1c15ba0_0 .net "rstb", 0 0, v0x1c18270_0;  alias, 1 drivers
S_0x1c15cb0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1c118d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1c15fc0_0 .net "in_0", 0 0, L_0x1c2f7b0;  1 drivers
v0x1c160a0_0 .net "in_1", 0 0, L_0x1c2f850;  1 drivers
v0x1c16160_0 .var "out", 0 0;
v0x1c16200_0 .net "sel", 0 0, L_0x1c303f0;  alias, 1 drivers
E_0x1c15f40 .event edge, v0x1c14d50_0, v0x1c15fc0_0, v0x1c160a0_0;
    .scope S_0x1b9ae50;
T_0 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1b9eb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b9e370_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1b9e2d0_0;
    %assign/vec4 v0x1b9e370_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1ba8eb0;
T_1 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1ba81c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ba80f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1ba34a0_0;
    %assign/vec4 v0x1ba80f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ba6780;
T_2 ;
    %wait E_0x1ba3560;
    %load/vec4 v0x1ba43d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x1ba5ca0_0;
    %store/vec4 v0x1ba4330_0, 0, 1;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x1ba5d80_0;
    %store/vec4 v0x1ba4330_0, 0, 1;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1b88150;
T_3 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1b7f360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7f290_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1b7f1f0_0;
    %assign/vec4 v0x1b7f290_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1b64190;
T_4 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1bd28b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bd27e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1bd2710_0;
    %assign/vec4 v0x1bd27e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b7c410;
T_5 ;
    %wait E_0x1b7c650;
    %load/vec4 v0x1b7a190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x1b79f50_0;
    %store/vec4 v0x1b7a0f0_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x1b7a030_0;
    %store/vec4 v0x1b7a0f0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1a7e120;
T_6 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1b49510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b49440_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1b493a0_0;
    %assign/vec4 v0x1b49440_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a806c0;
T_7 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1a851d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a85100_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1a85010_0;
    %assign/vec4 v0x1a85100_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1a87140;
T_8 ;
    %wait E_0x1a873d0;
    %load/vec4 v0x1a8e670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x1a87450_0;
    %store/vec4 v0x1a8e5d0_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x1a8e510_0;
    %store/vec4 v0x1a8e5d0_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1bd8210;
T_9 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1bd86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bd85f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1bd8550_0;
    %assign/vec4 v0x1bd85f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1bd8810;
T_10 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1bd8cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bd8c00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1bd8b10_0;
    %assign/vec4 v0x1bd8c00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1bd8de0;
T_11 ;
    %wait E_0x1bd9070;
    %load/vec4 v0x1bd9330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x1bd90f0_0;
    %store/vec4 v0x1bd9290_0, 0, 1;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x1bd91d0_0;
    %store/vec4 v0x1bd9290_0, 0, 1;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1bde0e0;
T_12 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1bde590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bde4c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1bde420_0;
    %assign/vec4 v0x1bde4c0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1bde6e0;
T_13 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1bdeba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bdead0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1bde9e0_0;
    %assign/vec4 v0x1bdead0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1bdecb0;
T_14 ;
    %wait E_0x1bdef40;
    %load/vec4 v0x1bdf200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x1bdefc0_0;
    %store/vec4 v0x1bdf160_0, 0, 1;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x1bdf0a0_0;
    %store/vec4 v0x1bdf160_0, 0, 1;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1be3fb0;
T_15 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1be4460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be4390_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1be42f0_0;
    %assign/vec4 v0x1be4390_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1be4910;
T_16 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1be4c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be4ba0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1be4ab0_0;
    %assign/vec4 v0x1be4ba0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1be4d80;
T_17 ;
    %wait E_0x1be5010;
    %load/vec4 v0x1be52d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v0x1be5090_0;
    %store/vec4 v0x1be5230_0, 0, 1;
    %jmp T_17.2;
T_17.1 ;
    %load/vec4 v0x1be5170_0;
    %store/vec4 v0x1be5230_0, 0, 1;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1bea0c0;
T_18 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1bea570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea4a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1bea400_0;
    %assign/vec4 v0x1bea4a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1bea6c0;
T_19 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1beab80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beaab0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1bea9c0_0;
    %assign/vec4 v0x1beaab0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1beac90;
T_20 ;
    %wait E_0x1beaf20;
    %load/vec4 v0x1beb1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0x1beafa0_0;
    %store/vec4 v0x1beb140_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0x1beb080_0;
    %store/vec4 v0x1beb140_0, 0, 1;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1beff90;
T_21 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1bf0440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bf0370_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1bf02d0_0;
    %assign/vec4 v0x1bf0370_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1bf0590;
T_22 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1bf0a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bf0980_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1bf0890_0;
    %assign/vec4 v0x1bf0980_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1bf0b60;
T_23 ;
    %wait E_0x1bf0df0;
    %load/vec4 v0x1bf10b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %jmp T_23.2;
T_23.0 ;
    %load/vec4 v0x1bf0e70_0;
    %store/vec4 v0x1bf1010_0, 0, 1;
    %jmp T_23.2;
T_23.1 ;
    %load/vec4 v0x1bf0f50_0;
    %store/vec4 v0x1bf1010_0, 0, 1;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1bf6260;
T_24 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1bf6710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bf6640_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1bf65a0_0;
    %assign/vec4 v0x1bf6640_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1bf6860;
T_25 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1bf6d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bf6c50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1bf6b60_0;
    %assign/vec4 v0x1bf6c50_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1bf6e30;
T_26 ;
    %wait E_0x1bf70c0;
    %load/vec4 v0x1bf7380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v0x1bf7140_0;
    %store/vec4 v0x1bf72e0_0, 0, 1;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v0x1bf7220_0;
    %store/vec4 v0x1bf72e0_0, 0, 1;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1babfa0;
T_27 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1b8fe80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b90390_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1b902f0_0;
    %assign/vec4 v0x1b90390_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1b8a7c0;
T_28 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1b8d940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b8d870_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1b8dbe0_0;
    %assign/vec4 v0x1b8d870_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1b8b6f0;
T_29 ;
    %wait E_0x1bb1120;
    %load/vec4 v0x1b81860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %jmp T_29.2;
T_29.0 ;
    %load/vec4 v0x1b8bfd0_0;
    %store/vec4 v0x1b873d0_0, 0, 1;
    %jmp T_29.2;
T_29.1 ;
    %load/vec4 v0x1b87310_0;
    %store/vec4 v0x1b873d0_0, 0, 1;
    %jmp T_29.2;
T_29.2 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1b646f0;
T_30 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1b96b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b57310_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1b57270_0;
    %assign/vec4 v0x1b57310_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1b9d940;
T_31 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1baecd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1baec00_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1bbe200_0;
    %assign/vec4 v0x1baec00_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1b8e340;
T_32 ;
    %wait E_0x1bd1920;
    %load/vec4 v0x1bc8c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %jmp T_32.2;
T_32.0 ;
    %load/vec4 v0x1bd1420_0;
    %store/vec4 v0x1bc8b80_0, 0, 1;
    %jmp T_32.2;
T_32.1 ;
    %load/vec4 v0x1bd1500_0;
    %store/vec4 v0x1bc8b80_0, 0, 1;
    %jmp T_32.2;
T_32.2 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1b72830;
T_33 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1b84380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b842e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1b85dd0_0;
    %assign/vec4 v0x1b842e0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1b70370;
T_34 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1b6fd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b74a80_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1b78d90_0;
    %assign/vec4 v0x1b74a80_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1b6be60;
T_35 ;
    %wait E_0x1b6fe20;
    %load/vec4 v0x1b65170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %jmp T_35.2;
T_35.0 ;
    %load/vec4 v0x1b6ba50_0;
    %store/vec4 v0x1b6b800_0, 0, 1;
    %jmp T_35.2;
T_35.1 ;
    %load/vec4 v0x1b6b740_0;
    %store/vec4 v0x1b6b800_0, 0, 1;
    %jmp T_35.2;
T_35.2 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1bfbe50;
T_36 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1bfc300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bfc230_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1bfc190_0;
    %assign/vec4 v0x1bfc230_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1bfc450;
T_37 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1bfc910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bfc840_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1bfc750_0;
    %assign/vec4 v0x1bfc840_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1bfca20;
T_38 ;
    %wait E_0x1bfccb0;
    %load/vec4 v0x1bfcf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %load/vec4 v0x1bfcd30_0;
    %store/vec4 v0x1bfced0_0, 0, 1;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0x1bfce10_0;
    %store/vec4 v0x1bfced0_0, 0, 1;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1c0f4f0;
T_39 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1c0f9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0f8d0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1c0f830_0;
    %assign/vec4 v0x1c0f8d0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1c0faf0;
T_40 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1c0ffb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c0fee0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1c0fdf0_0;
    %assign/vec4 v0x1c0fee0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1c100c0;
T_41 ;
    %wait E_0x1c10350;
    %load/vec4 v0x1c10610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0x1c103d0_0;
    %store/vec4 v0x1c10570_0, 0, 1;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0x1c104b0_0;
    %store/vec4 v0x1c10570_0, 0, 1;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1c150e0;
T_42 ;
    %wait E_0x1b8c9b0;
    %load/vec4 v0x1c15590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c154c0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1c15420_0;
    %assign/vec4 v0x1c154c0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1c156e0;
T_43 ;
    %wait E_0x1b8d360;
    %load/vec4 v0x1c15ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c15ad0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1c159e0_0;
    %assign/vec4 v0x1c15ad0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1c15cb0;
T_44 ;
    %wait E_0x1c15f40;
    %load/vec4 v0x1c16200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %jmp T_44.2;
T_44.0 ;
    %load/vec4 v0x1c15fc0_0;
    %store/vec4 v0x1c16160_0, 0, 1;
    %jmp T_44.2;
T_44.1 ;
    %load/vec4 v0x1c160a0_0;
    %store/vec4 v0x1c16160_0, 0, 1;
    %jmp T_44.2;
T_44.2 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1bc9e10;
T_45 ;
    %pushi/real 1677721600, 4073; load=200.000
    %store/real v0x1c17df0_0;
    %end;
    .thread T_45;
    .scope S_0x1bc9e10;
T_46 ;
    %vpi_call 2 81 "$dumpfile", "gray_tree_cell.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x1bc9e10;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c17d30_0, 0, 1;
T_47.0 ;
    %load/real v0x1c17df0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1c17d30_0;
    %inv;
    %store/vec4 v0x1c17d30_0, 0, 1;
    %jmp T_47.0;
    %end;
    .thread T_47;
    .scope S_0x1bc9e10;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c18270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c17c70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c18270_0, 0, 1;
    %pushi/vec4 3400, 0, 32;
T_48.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_48.1, 5;
    %jmp/1 T_48.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bcdd30;
    %jmp T_48.0;
T_48.1 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "gray_tree_cell.v";
    "./peripheral_gray.v";
    "./gray_cell.v";
    "./edge_ff_gray.v";
    "././../feedback/buffer.v";
    "././../feedback/asyn_rstb_dff.v";
    "././../feedback/asyn_rstb_dff_n.v";
    "././../feedback/mux_2_1.v";
    "./gray_first_cell.v";
    "./gray_sine_cell.v";
