Loading db file '/cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db'
Loading db file '/cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db'
Loading db file '/cae/apps/data/synopsys-2017/common_2016-12/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2017/common_2016-12/libraries/syn/standard.sldb'
  Loading link library 'tcbn40lpbwptc'
  Loading link library 'tpfn45gsgv18tc'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/QuadCopter.v
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/UART_wrapper.sv
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/UART_wrapper.sv:30: the undeclared symbol 'rx_rdy' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/UART.v
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/UART_tx.v
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/UART_rcv.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/timer_module.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:128: the undeclared symbol 'roll_pterm_ext' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:129: the undeclared symbol 'roll_dterm_ext' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:135: The value 0000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:136: The value 0000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:137: The value 0000 is too large for the numeric data type being used (VER-1)
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/ESCs.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/ESC_interface.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/A2D_Intf.sv
Compiling source file /userspace/n/neu/ece551/FINAL-PROJECT/reset_synch.sv
$display output: IN DATA1 STATE

Statistics for case statements in always block at line 74 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/UART_wrapper.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_wrapper line 47 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 54 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_high_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 64 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cmd_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 118 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cmd_rdy_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 78 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/UART_tx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx line 24 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 34 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 45 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 56 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 67 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 94 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/UART_rcv.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_rcv line 26 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_rcv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rcv line 35 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_rcv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rcv line 46 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_rcv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rcv line 60 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_rcv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rcv line 67 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_rcv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rdy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rcv line 79 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/UART_rcv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rx_ff2_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     rx_ff1_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 121 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           138            |    auto/auto     |
|           148            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine cmd_cfg line 71 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_ptch_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 81 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_roll_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 91 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d_yaw_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 102 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   motors_off_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 114 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 121 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    nxt_state_reg    | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  Latch inferred in design cmd_cfg read with 'hdlin_check_no_latch' (ELAB-395)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/cmd_cfg.sv:121: Netlist for always_comb block contains a latch. (ELAB-974)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/timer_module.sv:17: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/timer_module.sv:21: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine timer_module line 15 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/timer_module.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 149 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           166            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inert_intf line 31 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     INT_FF2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     INT_FF1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 43 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_16_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 51 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ptch_H_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 59 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ptch_L_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 67 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      yaw_H_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 75 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      yaw_L_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 83 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     roll_H_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 91 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     roll_L_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 99 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      AX_H_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 107 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      AX_L_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 115 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      AY_H_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 123 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      AY_L_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 142 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv:95: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 80 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            95            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SPI_mstr16 line 46 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 58 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sclk_div_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 70 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 163 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    MISO_smpl_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 171 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shft_reg_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 183 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 197 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SS_n_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:132: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:133: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:134: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:148: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:149: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:150: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:164: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:180: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:181: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:192: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:193: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:194: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:202: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:204: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:212: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:214: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 56 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inertial_integrator line 47 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 109 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    smpl_cntr_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 117 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 137 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 156 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ay_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ax_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 168 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    avg_cntr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 174 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ay_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ax_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:85: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:88: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:91: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:96: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:97: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:101: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:104: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:107: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:112: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:113: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:117: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:120: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:123: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:128: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:129: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:155: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:156: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:157: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:158: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:161: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:164: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:167: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv:170: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine flght_cntrl line 132 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  prev_roll_err_reg  | Flip-flop |  140  |  Y  | N  | Y  | N  | N  | N  | N  |
|  prev_yaw_err_reg   | Flip-flop |  140  |  Y  | N  | Y  | N  | N  | N  | N  |
|  prev_ptch_err_reg  | Flip-flop |  140  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/ESC_interface.sv:27: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine ESC_interface line 30 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/ESC_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ESC_interface line 41 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/ESC_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PWM_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 46 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/A2D_Intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine A2D_Intf line 25 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/A2D_Intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnv_cmplt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_Intf line 39 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/A2D_Intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reset_synch line 8 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/reset_synch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rst_n_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       w1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 15 designs.
Current design is 'QuadCopter'.
Information: Building the design 'inertial_integrator' instantiated from design 'inert_intf' with
	the parameters "11". (HDL-193)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:132: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:133: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:134: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:148: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:149: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:150: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:164: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:180: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:181: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:192: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:193: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:194: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:202: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:204: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:212: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv:214: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 56 in file
	'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 47 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 109 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    smpl_cntr_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 117 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 137 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 156 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ay_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ax_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 168 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    avg_cntr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 174 in file
		'/userspace/n/neu/ece551/FINAL-PROJECT/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ay_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ax_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'QuadCopter'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 140 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'PVSS3DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2POC' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PCLAMP2ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PCLAMP1ANA' is unusable: unknown logic function.  (OPT-1022)
Warning: Operating condition NCCOM set on design QuadCopter has different process,
voltage and temperatures parameters than the parameters at which target library 
tpfn45gsgv18tc is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reset_synch'
Warning: The trip points for the library named tpfn45gsgv18tc differ from those in the library named tcbn40lpbwptc. (TIM-164)
  Processing 'SPI_mstr16_0'
  Processing 'A2D_Intf'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'ESC_interface_0'
  Processing 'ESCs'
  Processing 'flght_cntrl'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11'
  Processing 'inert_intf'
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'timer_module'
  Processing 'cmd_cfg'
Information: The register 'nxt_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_rcv'
  Processing 'UART_tx'
  Processing 'UART'
  Processing 'UART_wrapper'
  Processing 'QuadCopter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'SPI_mstr16_1_DW01_inc_0'
  Processing 'SPI_mstr16_1_DW01_inc_1'
  Processing 'ESC_interface_1_DW01_inc_0'
  Processing 'ESC_interface_1_DW01_cmp2_0'
  Processing 'ESC_interface_2_DW01_inc_0'
  Processing 'ESC_interface_2_DW01_cmp2_0'
  Processing 'ESC_interface_3_DW01_inc_0'
  Processing 'ESC_interface_3_DW01_cmp2_0'
  Processing 'ESC_interface_0_DW01_inc_0'
  Processing 'ESC_interface_0_DW01_cmp2_0'
  Processing 'flght_cntrl_DW01_add_0'
  Processing 'flght_cntrl_DW01_sub_0'
  Processing 'flght_cntrl_DW01_add_1'
  Processing 'flght_cntrl_DW01_sub_1'
  Processing 'flght_cntrl_DW01_sub_2'
  Processing 'flght_cntrl_DW01_add_2'
  Processing 'flght_cntrl_DW01_sub_3'
  Processing 'flght_cntrl_DW01_sub_4'
  Processing 'flght_cntrl_DW01_add_3'
  Processing 'flght_cntrl_DW01_sub_5'
  Processing 'inert_intf_DW01_inc_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_cmp2_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_cmp2_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_inc_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2'
  Processing 'SPI_mstr16_0_DW01_inc_0'
  Processing 'SPI_mstr16_0_DW01_inc_1'
  Processing 'timer_module_DW01_inc_0'
  Processing 'UART_rcv_DW01_dec_0'
  Processing 'UART_tx_DW01_dec_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_3'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_3'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_5'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_6'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8'
  Processing 'flght_cntrl_DW02_mult_0'
  Processing 'flght_cntrl_DW01_add_4'
  Processing 'flght_cntrl_DW02_mult_1'
  Processing 'flght_cntrl_DW01_add_5'
  Processing 'flght_cntrl_DW02_mult_2'
  Processing 'flght_cntrl_DW01_add_6'
  Processing 'flght_cntrl_DW01_add_7'
  Processing 'flght_cntrl_DW01_add_8'
  Processing 'flght_cntrl_DW01_add_9'
  Processing 'flght_cntrl_DW01_add_10'
  Processing 'flght_cntrl_DW01_add_11'
  Processing 'flght_cntrl_DW01_sub_6'
  Processing 'flght_cntrl_DW01_sub_7'
  Processing 'flght_cntrl_DW01_sub_8'
  Processing 'flght_cntrl_DW01_sub_9'
  Processing 'flght_cntrl_DW01_sub_10'
  Processing 'flght_cntrl_DW01_sub_11'
  Processing 'flght_cntrl_DW01_sub_12'
  Processing 'flght_cntrl_DW01_add_12'
  Processing 'flght_cntrl_DW01_sub_13'
  Processing 'flght_cntrl_DW01_add_13'
  Processing 'ESC_interface_1_DW01_add_0'
  Processing 'ESC_interface_1_DW01_add_1'
  Processing 'ESC_interface_2_DW01_add_0'
  Processing 'ESC_interface_2_DW01_add_1'
  Processing 'ESC_interface_0_DW01_add_0'
  Processing 'ESC_interface_0_DW01_add_1'
  Processing 'ESC_interface_3_DW01_add_0'
  Processing 'ESC_interface_3_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   16095.3      0.94      27.2      11.7                          
    0:00:24   16083.1      0.96      35.9      11.7                          
    0:00:24   16083.1      0.96      35.9      11.7                          
    0:00:24   16082.0      0.96      35.9      11.7                          
    0:00:25   16082.0      0.96      35.9      11.7                          
    0:00:26   11919.2      1.19      39.3      10.5                          
    0:00:27   11872.8      1.16      38.3       9.8                          
    0:00:28   11884.8      1.12      37.4       9.8                          
    0:00:28   11883.0      1.08      36.6       9.8                          
    0:00:28   11883.7      1.08      36.7       9.8                          
    0:00:28   11886.4      1.08      36.5       9.8                          
    0:00:29   11890.9      1.08      36.3       9.8                          
    0:00:29   11894.8      1.08      36.1       9.8                          
    0:00:29   11904.4      1.08      35.3       9.8                          
    0:00:29   11901.5      1.08      35.0       9.8                          
    0:00:29   11908.6      1.08      34.5       9.8                          
    0:00:29   11927.6      1.08      33.1       9.8                          
    0:00:30   11927.6      1.08      33.0       9.8                          
    0:00:30   11928.0      1.08      32.7       9.8                          
    0:00:30   11931.5      1.08      32.7       9.8                          
    0:00:30   11933.5      1.08      31.9       9.8                          
    0:00:30   11933.5      1.08      31.9       9.8                          
    0:00:30   11944.9      1.08      31.5       9.8                          
    0:00:30   11944.9      1.08      31.2       9.8                          
    0:00:30   11936.1      1.08      31.2       9.7                          
    0:00:30   11936.1      1.08      31.2       9.7                          
    0:00:30   11980.7      1.08      31.0       2.3                          
    0:00:31   11982.0      1.08      31.0       2.3                          
    0:00:31   11982.0      1.08      31.0       2.3                          
    0:00:31   11982.0      1.08      31.0       2.3                          
    0:00:31   11982.0      1.08      31.0       2.3                          
    0:00:31   12015.3      0.98      30.8       2.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31   12015.3      0.98      30.8       2.3                          
    0:00:31   12063.6      0.91      30.6       2.3 iESC/inst2/PWM_reg/D     
    0:00:32   12094.7      0.89      30.5       2.4 iESC/inst2/PWM_reg/D     
    0:00:32   12095.7      0.89      30.5       2.4 iESC/inst2/PWM_reg/D     
    0:00:32   12105.3      0.87      30.5       2.4 iESC/inst2/PWM_reg/D     
    0:00:32   12125.9      0.86      30.4       2.4 iESC/inst2/PWM_reg/D     
    0:00:32   12131.9      0.86      30.4       2.4 iESC/inst2/PWM_reg/D     
    0:00:32   12137.2      0.85      30.4       2.4 iESC/inst2/PWM_reg/D     
    0:00:33   12157.8      0.83      30.3       2.4 iESC/inst2/PWM_reg/D     
    0:00:33   12164.9      0.83      30.3       2.4 iESC/inst2/PWM_reg/D     
    0:00:33   12174.6      0.82      30.3       2.4 iESC/inst2/PWM_reg/D     
    0:00:33   12183.4      0.81      30.3       2.4 iESC/inst1/PWM_reg/D     
    0:00:33   12186.1      0.81      30.3       2.4 iESC/inst2/PWM_reg/D     
    0:00:34   12193.5      0.81      30.3       2.4 iESC/inst2/PWM_reg/D     
    0:00:34   12201.9      0.81      30.3       2.4 iESC/inst2/PWM_reg/D     
    0:00:34   12203.9      0.81      30.3       2.5 iESC/inst2/PWM_reg/D     
    0:00:34   12212.5      0.80      30.2       2.5 iESC/inst2/PWM_reg/D     
    0:00:34   12219.9      0.79      30.2       2.5 iESC/inst2/PWM_reg/D     
    0:00:34   12223.1      0.79      30.2       2.5 iESC/inst3/PWM_reg/D     
    0:00:34   12229.6      0.78      30.2       2.5 iESC/inst2/PWM_reg/D     
    0:00:34   12240.6      0.78      30.2       2.5 iESC/inst1/PWM_reg/D     
    0:00:34   12244.3      0.78      30.2       2.5 iESC/inst2/PWM_reg/D     
    0:00:34   12241.5      0.78      30.1       2.5 iESC/inst2/PWM_reg/D     
    0:00:34   12243.7      0.77      30.1       2.5 iESC/inst2/PWM_reg/D     
    0:00:35   12248.2      0.77      30.1       2.5 iESC/inst2/PWM_reg/D     
    0:00:35   12246.7      0.77      30.1       2.5 iESC/inst2/PWM_reg/D     
    0:00:35   12246.4      0.77      30.1       2.5 iESC/inst2/PWM_reg/D     
    0:00:35   12246.4      0.77      30.1       2.6 iESC/inst2/PWM_reg/D     
    0:00:35   12245.3      0.77      30.1       2.5 iESC/inst2/PWM_reg/D     
    0:00:35   12246.6      0.76      30.1       2.5 iESC/inst2/PWM_reg/D     
    0:00:35   12250.6      0.76      30.1       2.5 iESC/inst2/PWM_reg/D     
    0:00:35   12269.7      0.76      30.1       2.6 iESC/inst3/PWM_reg/D     
    0:00:35   12303.9      0.75      30.0       2.7 iESC/inst1/PWM_reg/D     
    0:00:35   12314.5      0.75      29.9       2.8 iESC/inst3/PWM_reg/D     
    0:00:35   12335.7      0.74      29.8       2.7 iESC/inst1/PWM_reg/D     
    0:00:36   12347.1      0.73      29.3       2.7 iESC/inst3/PWM_reg/D     
    0:00:36   12353.1      0.73      29.3       2.7 iESC/inst1/PWM_reg/D     
    0:00:36   12352.2      0.73      29.2       2.7 iESC/inst1/PWM_reg/D     
    0:00:36   12353.8      0.73      29.2       2.7 iESC/inst2/PWM_reg/D     
    0:00:36   12359.3      0.72      29.0       2.7 iESC/inst2/PWM_reg/D     
    0:00:36   12380.8      0.72      29.0       2.8 iNEMO/int1/ptch_int_reg[26]/D
    0:00:36   12390.2      0.72      29.0       2.8 iESC/inst2/PWM_reg/D     
    0:00:36   12406.6      0.72      28.9       2.8 iNEMO/int1/ptch_int_reg[26]/D
    0:00:36   12413.3      0.71      28.8       2.9 iESC/inst3/PWM_reg/D     
    0:00:36   12423.5      0.71      28.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:36   12426.5      0.71      28.0       2.9 iESC/inst1/PWM_reg/D     
    0:00:36   12429.1      0.71      28.0       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12431.3      0.70      27.7       2.9 iNEMO/int1/roll_int_reg[26]/D
    0:00:37   12445.7      0.70      27.6       3.0 iESC/inst3/PWM_reg/D     
    0:00:37   12447.5      0.70      27.5       3.0 iESC/inst4/PWM_reg/D     
    0:00:37   12446.3      0.69      27.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12447.8      0.69      27.3       2.9 iNEMO/int1/roll_int_reg[26]/D
    0:00:37   12456.3      0.68      27.0       2.9 iESC/inst3/PWM_reg/D     
    0:00:37   12463.9      0.68      26.0       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12474.7      0.67      26.0       2.9 iESC/inst2/PWM_reg/D     
    0:00:37   12474.5      0.67      25.9       2.9 iESC/inst2/PWM_reg/D     
    0:00:37   12479.1      0.67      25.8       2.9 iESC/inst2/PWM_reg/D     
    0:00:37   12483.3      0.67      25.4       2.9 iESC/inst2/PWM_reg/D     
    0:00:38   12487.0      0.66      25.3       2.9 iESC/inst4/PWM_reg/D     
    0:00:38   12492.1      0.66      25.0       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12495.6      0.66      25.0       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12498.8      0.66      24.3       2.9 iNEMO/int1/roll_int_reg[26]/D
    0:00:38   12498.3      0.65      24.3       2.9 iESC/inst2/PWM_reg/D     
    0:00:38   12502.4      0.65      24.3       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12504.1      0.65      24.3       2.9 iESC/inst2/PWM_reg/D     
    0:00:38   12506.9      0.65      24.3       2.9 iESC/inst2/PWM_reg/D     
    0:00:38   12526.3      0.65      24.3       2.9 iESC/inst2/PWM_reg/D     
    0:00:38   12529.7      0.65      24.3       2.9 iESC/inst2/PWM_reg/D     
    0:00:39   12535.0      0.65      24.3       2.9 iESC/inst3/PWM_reg/D     
    0:00:39   12539.2      0.65      24.1       2.9 iESC/inst2/PWM_reg/D     
    0:00:39   12546.8      0.64      24.1       3.0 iESC/inst2/PWM_reg/D     
    0:00:39   12548.7      0.64      23.2       3.0 iESC/inst2/PWM_reg/D     
    0:00:39   12551.2      0.64      23.2       3.0 iESC/inst2/PWM_reg/D     
    0:00:39   12553.0      0.64      23.2       3.0 iESC/inst2/PWM_reg/D     
    0:00:39   12554.6      0.64      23.2       3.0 iESC/inst2/PWM_reg/D     
    0:00:39   12559.3      0.64      23.2       3.0 iESC/inst3/PWM_reg/D     
    0:00:39   12565.7      0.63      23.1       3.0 iESC/inst3/PWM_reg/D     
    0:00:39   12574.9      0.63      23.1       3.0 iESC/inst2/PWM_reg/D     
    0:00:39   12581.2      0.63      23.1       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12584.6      0.63      22.9       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12588.3      0.63      22.9       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12588.1      0.63      22.9       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12590.6      0.63      22.9       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12590.7      0.62      22.9       3.0 iESC/inst1/PWM_reg/D     
    0:00:40   12596.0      0.62      22.9       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12596.5      0.62      22.9       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12602.0      0.62      22.7       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12615.1      0.62      22.7       3.0 iESC/inst2/PWM_reg/D     
    0:00:40   12651.8      0.62      22.7       3.2 iESC/inst3/PWM_reg/D     
    0:00:41   12655.6      0.61      22.7       3.2 iESC/inst2/PWM_reg/D     
    0:00:41   12656.5      0.61      22.6       3.2 iESC/inst1/PWM_reg/D     
    0:00:41   12656.5      0.61      22.6       3.2 iESC/inst2/PWM_reg/D     
    0:00:41   12658.1      0.61      22.6       3.2 iESC/inst2/PWM_reg/D     
    0:00:41   12668.0      0.61      22.6       3.2 iESC/inst1/PWM_reg/D     
    0:00:41   12671.5      0.61      22.1       3.2 iESC/inst1/PWM_reg/D     
    0:00:41   12682.5      0.60      22.1       3.3 iESC/inst4/PWM_reg/D     
    0:00:41   12686.7      0.60      22.1       3.3 iESC/inst3/PWM_reg/D     
    0:00:41   12699.7      0.60      22.0       3.3 iESC/inst2/PWM_reg/D     
    0:00:41   12703.4      0.60      22.0       3.3 iESC/inst2/PWM_reg/D     
    0:00:42   12702.9      0.60      22.0       3.3 iESC/inst1/PWM_reg/D     
    0:00:42   12708.0      0.59      22.0       3.3 iESC/inst2/PWM_reg/D     
    0:00:42   12711.6      0.59      22.1       3.3 iESC/inst1/PWM_reg/D     
    0:00:42   12713.1      0.59      22.0       3.3 iESC/inst2/PWM_reg/D     
    0:00:42   12714.4      0.59      22.0       3.3 iESC/inst1/PWM_reg/D     
    0:00:42   12713.5      0.59      22.0       3.3 iESC/inst2/PWM_reg/D     
    0:00:42   12714.0      0.59      22.0       3.3 iESC/inst4/PWM_reg/D     
    0:00:42   12724.4      0.59      22.0       3.3 iESC/inst2/PWM_reg/D     
    0:00:42   12733.3      0.59      21.9       3.4 iNEMO/int1/roll_int_reg[23]/D
    0:00:42   12738.2      0.59      21.9       3.4 iESC/inst3/PWM_reg/D     
    0:00:42   12748.3      0.58      21.9       3.4 iESC/inst2/PWM_reg/D     
    0:00:43   12747.7      0.58      21.9       3.4 iESC/inst1/PWM_reg/D     
    0:00:43   12751.3      0.58      21.8       3.4 iESC/inst2/PWM_reg/D     
    0:00:43   12755.0      0.58      21.8       3.4 iESC/inst1/PWM_reg/D     
    0:00:43   12758.0      0.58      21.8       3.4 iNEMO/int1/roll_int_reg[23]/D
    0:00:43   12758.3      0.58      21.8       3.4 iESC/inst3/PWM_reg/D     
    0:00:43   12759.9      0.58      21.7       3.4 iNEMO/int1/ptch_int_reg[26]/D
    0:00:43   12760.4      0.58      21.4       3.4 iESC/inst2/PWM_reg/D     
    0:00:43   12761.0      0.58      21.4       3.4 iESC/inst2/PWM_reg/D     
    0:00:43   12760.8      0.58      21.3       3.4 iESC/inst4/PWM_reg/D     
    0:00:43   12763.4      0.58      21.3       3.4 iESC/inst3/PWM_reg/D     
    0:00:43   12767.3      0.57      21.3       3.4 iESC/inst1/PWM_reg/D     
    0:00:44   12786.2      0.57      21.3       3.4 iESC/inst3/PWM_reg/D     
    0:00:44   12787.4      0.57      21.3       3.4 iESC/inst3/PWM_reg/D     
    0:00:44   12790.4      0.57      21.1       3.4 iESC/inst1/PWM_reg/D     
    0:00:44   12802.1      0.57      21.0       3.4 iESC/inst2/PWM_reg/D     
    0:00:44   12802.9      0.57      21.0       3.4 iESC/inst1/PWM_reg/D     
    0:00:44   12803.1      0.57      21.0       3.3 iESC/inst1/PWM_reg/D     
    0:00:44   12803.6      0.57      21.0       3.3 iESC/inst2/PWM_reg/D     
    0:00:44   12811.2      0.57      21.0       3.3 iESC/inst2/PWM_reg/D     
    0:00:44   12814.0      0.56      20.9       3.3 iESC/inst2/PWM_reg/D     
    0:00:44   12813.9      0.56      20.9       3.3 iESC/inst2/PWM_reg/D     
    0:00:44   12813.0      0.56      20.9       3.3 iESC/inst1/PWM_reg/D     
    0:00:44   12813.0      0.56      20.9       3.3 iESC/inst2/PWM_reg/D     
    0:00:45   12815.1      0.56      20.9       3.3 iESC/inst3/PWM_reg/D     
    0:00:45   12818.3      0.56      20.9       3.3 iESC/inst3/PWM_reg/D     
    0:00:45   12820.4      0.56      20.8       3.3 iESC/inst2/PWM_reg/D     
    0:00:45   12827.5      0.56      20.9       3.3 iESC/inst3/PWM_reg/D     
    0:00:45   12829.9      0.56      20.7       3.3 iESC/inst1/PWM_reg/D     
    0:00:45   12839.1      0.56      20.7       3.4 iESC/inst1/PWM_reg/D     
    0:00:45   12844.0      0.56      20.6       3.4 iESC/inst1/PWM_reg/D     
    0:00:45   12845.8      0.56      20.6       3.4 iESC/inst1/PWM_reg/D     
    0:00:45   12850.6      0.56      20.6       3.4 iNEMO/int1/roll_int_reg[23]/D
    0:00:45   12850.6      0.55      20.5       3.4 iESC/inst1/PWM_reg/D     
    0:00:45   12851.6      0.55      20.5       3.4 iESC/inst3/PWM_reg/D     
    0:00:45   12856.4      0.55      19.9       3.4 iESC/inst2/PWM_reg/D     
    0:00:46   12857.6      0.55      19.5       3.4 iNEMO/int1/ptch_int_reg[26]/D
    0:00:46   12853.9      0.55      19.5       3.4 iESC/inst2/PWM_reg/D     
    0:00:46   12854.4      0.55      19.5       3.4 iESC/inst2/PWM_reg/D     
    0:00:46   12856.7      0.55      19.5       3.4 iNEMO/int1/ptch_int_reg[26]/D
    0:00:46   12856.4      0.55      19.5       3.3 iESC/inst2/PWM_reg/D     
    0:00:46   12858.3      0.55      19.5       3.4 iESC/inst1/PWM_reg/D     
    0:00:46   12847.9      0.55      19.5       3.4 iESC/inst1/PWM_reg/D     
    0:00:46   12855.3      0.55      19.5       3.4 iESC/inst2/PWM_reg/D     
    0:00:46   12878.1      0.55      19.4       3.4 iESC/inst1/PWM_reg/D     
    0:00:46   12868.6      0.54      19.4       3.4 iNEMO/int1/ptch_int_reg[26]/D
    0:00:46   12872.8      0.54      19.3       3.4 iESC/inst2/PWM_reg/D     
    0:00:47   12873.5      0.54      19.3       3.4 iESC/inst4/PWM_reg/D     
    0:00:47   12881.6      0.54      19.3       3.5 iESC/inst1/PWM_reg/D     
    0:00:47   12884.6      0.54      19.3       3.5 iESC/inst4/PWM_reg/D     
    0:00:47   12886.5      0.54      19.3       3.5 iESC/inst1/PWM_reg/D     
    0:00:47   12893.3      0.54      19.4       3.5 iNEMO/int1/ptch_int_reg[26]/D
    0:00:47   12896.1      0.54      19.4       3.5 iNEMO/int1/ptch_int_reg[26]/D
    0:00:47   12900.8      0.54      19.4       3.5 iESC/inst1/PWM_reg/D     
    0:00:47   12900.7      0.54      19.5       3.5 iNEMO/int1/ptch_int_reg[26]/D
    0:00:47   12903.1      0.54      19.5       3.5 iNEMO/int1/ptch_int_reg[26]/D
    0:00:47   12915.1      0.54      19.5       3.5 iESC/inst2/PWM_reg/D     
    0:00:47   12920.1      0.53      19.4       3.5 iNEMO/int1/ptch_int_reg[26]/D
    0:00:47   12919.9      0.53      19.4       3.5 iESC/inst1/PWM_reg/D     
    0:00:47   12922.0      0.53      19.3       3.5 iNEMO/int1/roll_int_reg[22]/D
    0:00:48   12921.7      0.53      19.3       3.5 iESC/inst1/PWM_reg/D     
    0:00:48   12920.2      0.53      19.3       3.5 iESC/inst1/PWM_reg/D     
    0:00:48   12920.2      0.53      19.3       3.5 iESC/inst1/PWM_reg/D     
    0:00:48   12922.4      0.53      19.3       3.5 iNEMO/int1/roll_int_reg[23]/D
    0:00:48   12922.5      0.53      18.8       3.5 iESC/inst1/PWM_reg/D     
    0:00:48   12923.6      0.53      18.8       3.5 iESC/inst3/PWM_reg/D     
    0:00:48   12929.2      0.53      18.8       3.5 iESC/inst3/PWM_reg/D     
    0:00:48   12937.5      0.53      18.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:48   12937.5      0.53      18.7       3.5 iESC/inst2/PWM_reg/D     
    0:00:48   12938.2      0.53      18.7       3.5 iESC/inst3/PWM_reg/D     
    0:00:48   12945.5      0.53      18.6       3.5 iESC/inst3/PWM_reg/D     
    0:00:49   12947.9      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:49   12948.8      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:49   12947.8      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:49   12949.7      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:49   12948.8      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:49   12949.9      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:49   12950.1      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:49   12952.7      0.52      18.6       3.5 iESC/inst1/PWM_reg/D     
    0:00:49   12953.9      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:50   12953.9      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:50   12952.9      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:50   12952.9      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:50   12990.6      0.52      18.6       3.5 iESC/inst2/PWM_reg/D     
    0:00:51   12994.0      0.52      16.2       3.5 iNEMO/int1/ptch_int_reg[26]/D
    0:00:51   13001.7      0.52      16.1       3.5 iESC/inst1/PWM_reg/D     
    0:00:51   13011.6      0.51      16.1       3.5 iESC/inst1/PWM_reg/D     
    0:00:52   13013.0      0.51      16.1       3.5 iESC/inst1/PWM_reg/D     
    0:00:52   13013.2      0.51      16.1       3.5 iESC/inst2/PWM_reg/D     
    0:00:52   13024.0      0.51      16.0       3.5 iNEMO/int1/ptch_int_reg[26]/D
    0:00:52   13034.0      0.51      15.8       3.5 iESC/inst1/PWM_reg/D     
    0:00:52   13035.1      0.51      15.8       3.5 iESC/inst1/PWM_reg/D     
    0:00:52   13034.5      0.50      15.8       3.5 iESC/inst1/PWM_reg/D     
    0:00:53   13031.6      0.50      15.7       3.5 iESC/inst3/PWM_reg/D     
    0:00:53   13031.0      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:53   13030.3      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:53   13032.6      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:53   13033.8      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:53   13035.4      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:53   13038.1      0.50      15.7       3.5 iESC/inst3/PWM_reg/D     
    0:00:53   13037.2      0.50      15.7       3.5 iESC/inst3/PWM_reg/D     
    0:00:53   13037.4      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:54   13038.6      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:54   13038.3      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:54   13036.8      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:54   13036.8      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:54   13038.1      0.50      15.7       3.5 iESC/inst4/PWM_reg/D     
    0:00:54   13038.3      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:54   13040.0      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:54   13036.0      0.50      15.7       3.5 iESC/inst1/PWM_reg/D     
    0:00:55   13038.4      0.50      15.6       3.5 iESC/inst1/PWM_reg/D     
    0:00:55   13045.1      0.50      15.6       3.5 iESC/inst1/PWM_reg/D     
    0:00:55   13045.5      0.50      15.6       3.5 iESC/inst1/PWM_reg/D     
    0:00:55   13045.0      0.50      15.6       3.5 iESC/inst1/PWM_reg/D     
    0:00:55   13045.3      0.50      15.6       3.5 iESC/inst1/PWM_reg/D     
    0:00:55   13043.7      0.50      15.6       3.5 iESC/inst1/PWM_reg/D     
    0:00:55   13043.9      0.50      15.6       3.5 iESC/inst1/PWM_reg/D     
    0:00:55   13052.5      0.49      15.6       3.6 iNEMO/int1/ptch_int_reg[26]/D
    0:00:55   13054.5      0.49      15.6       3.6 iESC/inst1/PWM_reg/D     
    0:00:55   13054.3      0.49      15.6       3.6 iESC/inst1/PWM_reg/D     
    0:00:55   13055.2      0.49      15.5       3.6 iESC/inst3/PWM_reg/D     
    0:00:55   13055.7      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13055.7      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13055.7      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13053.1      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13052.7      0.49      15.5       3.6 iESC/inst3/PWM_reg/D     
    0:00:56   13061.4      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13063.7      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13063.7      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13067.5      0.49      15.5       3.6 iNEMO/int1/ptch_int_reg[26]/D
    0:00:56   13069.8      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13071.8      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13062.8      0.49      15.5       3.6 iESC/inst1/PWM_reg/D     
    0:00:56   13054.1      0.49      15.4       3.6 iESC/inst1/PWM_reg/D     
    0:00:57   13056.6      0.49      15.3       3.6 iESC/inst1/PWM_reg/D     
    0:00:57   13060.0      0.49      15.3       3.6 iESC/inst3/PWM_reg/D     
    0:00:57   13060.8      0.48      15.3       3.6 iESC/inst3/PWM_reg/D     
    0:00:57   13061.5      0.48      15.3       3.6 iESC/inst3/PWM_reg/D     
    0:00:57   13063.5      0.48      15.2       3.6 iESC/inst2/PWM_reg/D     
    0:00:57   13070.4      0.48      15.1       3.6 iNEMO/int1/ptch_int_reg[25]/D
    0:00:57   13071.6      0.48      15.1       3.6 iESC/inst1/PWM_reg/D     
    0:00:57   13073.0      0.48      15.1       3.6 iESC/inst1/PWM_reg/D     
    0:00:57   13069.1      0.48      15.1       3.6 iESC/inst1/PWM_reg/D     
    0:00:57   13069.8      0.48      15.1       3.6 iESC/inst3/PWM_reg/D     
    0:00:57   13070.2      0.48      15.1       3.6 iESC/inst1/PWM_reg/D     
    0:00:58   13070.9      0.48      15.1       3.6 iNEMO/int1/ptch_int_reg[26]/D
    0:00:58   13071.6      0.48      15.1       3.6 iESC/inst1/PWM_reg/D     
    0:00:58   13071.6      0.48      15.1       3.6 iESC/inst1/PWM_reg/D     
    0:00:58   13073.9      0.48      15.1       3.6 iESC/inst1/PWM_reg/D     
    0:00:58   13077.9      0.48      14.9       3.6 iESC/inst1/PWM_reg/D     
    0:00:58   13079.2      0.48      14.9       3.5 iESC/inst2/PWM_reg/D     
    0:00:58   13080.4      0.48      14.9       3.5 iESC/inst1/PWM_reg/D     
    0:00:58   13084.3      0.48      14.9       3.5 iESC/inst2/PWM_reg/D     
    0:00:58   13084.6      0.48      14.9       3.5 iESC/inst1/PWM_reg/D     
    0:00:58   13085.4      0.48      14.9       3.5 iNEMO/int1/ptch_int_reg[26]/D
    0:00:59   13120.6      0.48      14.9       3.6 iESC/inst1/PWM_reg/D     
    0:00:59   13111.1      0.48      14.9       3.6 iESC/inst2/PWM_reg/D     
    0:00:59   13115.7      0.47      14.8       3.6 iESC/inst4/PWM_reg/D     
    0:01:00   13126.6      0.47      14.7       3.7 iESC/inst2/PWM_reg/D     
    0:01:00   13126.6      0.47      14.7       3.7 iESC/inst2/PWM_reg/D     
    0:01:00   13130.2      0.47      14.7       3.7 iESC/inst2/PWM_reg/D     
    0:01:00   13128.9      0.47      14.7       3.7 iESC/inst2/PWM_reg/D     
    0:01:00   13128.6      0.47      14.7       3.7 iESC/inst3/PWM_reg/D     
    0:01:00   13129.3      0.47      14.7       3.7 iESC/inst2/PWM_reg/D     
    0:01:00   13129.5      0.47      14.7       3.7 iESC/inst3/PWM_reg/D     
    0:01:00   13136.9      0.47      14.7       3.7 iESC/inst3/PWM_reg/D     
    0:01:01   13138.3      0.47      14.7       3.7 iESC/inst2/PWM_reg/D     
    0:01:01   13139.2      0.47      14.7       3.7 iESC/inst3/PWM_reg/D     
    0:01:01   13139.3      0.46      14.7       3.7 iESC/inst2/PWM_reg/D     
    0:01:01   13142.2      0.46      14.7       3.7 iNEMO/int1/ptch_int_reg[18]/D
    0:01:01   13146.0      0.46      14.6       3.7 iESC/inst1/PWM_reg/D     
    0:01:01   13148.0      0.46      14.6       3.7 iESC/inst2/PWM_reg/D     
    0:01:01   13150.3      0.46      14.7       3.7 iNEMO/int1/ptch_int_reg[26]/D
    0:01:01   13150.3      0.46      14.7       3.7 iESC/inst2/PWM_reg/D     
    0:01:01   13151.5      0.46      14.6       3.7 iESC/inst2/PWM_reg/D     
    0:01:01   13152.6      0.46      14.6       3.7 iESC/inst3/PWM_reg/D     
    0:01:01   13153.4      0.46      14.6       3.7 iESC/inst1/PWM_reg/D     
    0:01:01   13153.1      0.46      14.0       3.7 iESC/inst4/PWM_reg/D     
    0:01:02   13158.9      0.46      14.0       3.7 iESC/inst3/PWM_reg/D     
    0:01:02   13176.9      0.45      14.0       3.8 iESC/inst2/PWM_reg/D     
    0:01:02   13175.5      0.45      14.0       3.8 iNEMO/int1/roll_int_reg[18]/D
    0:01:02   13183.4      0.45      13.8       3.9 iESC/inst2/PWM_reg/D     
    0:01:02   13181.8      0.45      13.8       3.9 iESC/inst1/PWM_reg/D     
    0:01:02   13186.3      0.45      13.8       3.9 iESC/inst2/PWM_reg/D     
    0:01:02   13190.5      0.45      13.8       3.9 iESC/inst2/PWM_reg/D     
    0:01:02   13189.6      0.45      13.8       3.9 iESC/inst2/PWM_reg/D     
    0:01:02   13188.0      0.45      13.8       3.9 iESC/inst2/PWM_reg/D     
    0:01:02   13188.5      0.45      13.8       3.9 iESC/inst3/PWM_reg/D     
    0:01:02   13196.7      0.45      13.8       3.9 iESC/inst3/PWM_reg/D     
    0:01:03   13206.0      0.45      13.8       3.9                          
    0:01:04   13205.0      0.45      13.8       3.9 iESC/inst3/PWM_reg/D     
    0:01:05   13212.5      0.45      13.8       3.9 iESC/inst2/PWM_reg/D     
    0:01:05   13205.7      0.45      13.8       3.9 iESC/inst1/PWM_reg/D     
    0:01:05   13210.4      0.45      13.8       3.9 iESC/inst3/PWM_reg/D     
    0:01:05   13210.1      0.44      13.8       3.9 iESC/inst2/PWM_reg/D     
    0:01:05   13217.8      0.44      13.8       3.9 iESC/inst2/PWM_reg/D     
    0:01:05   13224.4      0.44      13.6       3.8 iESC/inst2/PWM_reg/D     
    0:01:05   13228.9      0.44      13.6       3.8 iESC/inst2/PWM_reg/D     
    0:01:06   13231.9      0.44      13.6       3.8 iESC/inst3/PWM_reg/D     
    0:01:06   13232.6      0.44      13.6       3.8 iESC/inst2/PWM_reg/D     
    0:01:06   13233.0      0.44      13.6       3.8 iESC/inst2/PWM_reg/D     
    0:01:06   13233.5      0.44      13.6       3.8 iESC/inst3/PWM_reg/D     
    0:01:06   13240.8      0.44      13.6       3.8 iESC/inst2/PWM_reg/D     
    0:01:06   13258.4      0.44      13.6       3.8 iESC/inst1/PWM_reg/D     
    0:01:06   13261.4      0.43      13.6       3.8 iESC/inst3/PWM_reg/D     
    0:01:06   13263.0      0.43      13.6       3.8 iESC/inst2/PWM_reg/D     
    0:01:06   13271.8      0.43      13.6       3.8 iESC/inst3/PWM_reg/D     
    0:01:07   13277.6      0.43      13.3       3.8 iESC/inst1/PWM_reg/D     
    0:01:07   13280.1      0.43      13.3       3.8 iESC/inst3/PWM_reg/D     
    0:01:07   13273.7      0.43      13.3       3.8 iESC/inst2/PWM_reg/D     
    0:01:07   13276.2      0.43      13.3       3.8 iESC/inst2/PWM_reg/D     
    0:01:07   13275.7      0.43      13.3       3.8 iESC/inst2/PWM_reg/D     
    0:01:07   13276.7      0.43      13.3       3.8 iESC/inst2/PWM_reg/D     
    0:01:07   13276.9      0.43      13.3       3.8 iESC/inst2/PWM_reg/D     
    0:01:07   13276.9      0.43      13.3       3.8 iESC/inst3/PWM_reg/D     
    0:01:08   13277.5      0.43      13.3       3.8 iESC/inst2/PWM_reg/D     
    0:01:08   13287.0      0.43      13.3       3.9 iESC/inst2/PWM_reg/D     
    0:01:08   13295.8      0.43      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:08   13297.4      0.43      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:08   13298.1      0.43      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:08   13297.4      0.43      13.3       4.0 iESC/inst3/PWM_reg/D     
    0:01:08   13298.3      0.43      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:08   13299.9      0.42      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:08   13299.7      0.42      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:08   13300.2      0.42      13.3       4.0 iESC/inst1/PWM_reg/D     
    0:01:09   13297.0      0.42      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:09   13311.8      0.42      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:09   13309.7      0.42      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:09   13315.7      0.42      13.3       4.0 iESC/inst3/PWM_reg/D     
    0:01:09   13326.5      0.42      13.3       4.1 iESC/inst1/PWM_reg/D     
    0:01:09   13324.2      0.42      13.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:09   13328.6      0.42      13.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:09   13328.4      0.42      13.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:09   13329.0      0.42      13.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:09   13329.5      0.42      13.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:09   13324.7      0.42      13.0       4.0 iESC/inst3/PWM_reg/D     
    0:01:09   13324.7      0.42      13.0       4.0 iESC/inst1/PWM_reg/D     
    0:01:09   13323.7      0.42      13.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:10   13325.1      0.42      13.0       4.0 iESC/inst1/PWM_reg/D     
    0:01:10   13328.8      0.42      12.9       4.0 iESC/inst1/PWM_reg/D     
    0:01:10   13329.0      0.42      12.9       4.0 iESC/inst1/PWM_reg/D     
    0:01:10   13329.3      0.42      12.9       4.0 iESC/inst2/PWM_reg/D     
    0:01:10   13335.0      0.42      12.9       4.0 iESC/inst4/PWM_reg/D     
    0:01:10   13337.4      0.42      12.9       4.0 iESC/inst2/PWM_reg/D     
    0:01:10   13340.8      0.41      12.9       4.0 iESC/inst1/PWM_reg/D     
    0:01:10   13341.8      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:10   13343.8      0.41      12.9       4.1 iESC/inst1/PWM_reg/D     
    0:01:10   13343.6      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:10   13343.6      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:10   13346.8      0.41      12.9       4.1 iESC/inst1/PWM_reg/D     
    0:01:11   13347.1      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13347.5      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13347.3      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13347.0      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13345.5      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13338.8      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13338.8      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13331.1      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13331.1      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13331.3      0.41      12.9       4.1 iESC/inst2/PWM_reg/D     
    0:01:11   13339.2      0.41      12.9       4.3 iESC/inst3/PWM_reg/D     
    0:01:12   13339.2      0.41      12.9       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13337.4      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13337.4      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13338.8      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13339.9      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13340.8      0.41      12.8       4.3 iESC/inst3/PWM_reg/D     
    0:01:12   13340.4      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13339.7      0.41      12.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:12   13340.1      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13341.0      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13342.7      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:12   13343.6      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:13   13343.6      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:13   13343.6      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:13   13343.8      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:13   13344.1      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:13   13344.1      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:13   13344.8      0.41      12.8       4.3 iESC/inst2/PWM_reg/D     
    0:01:16   13393.3      0.41      12.8       4.3                          
    0:01:17   13394.8      0.41      12.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:17   13397.1      0.41      12.7       4.3 iESC/inst2/PWM_reg/D     
    0:01:17   13395.8      0.40      12.7       4.3 iNEMO/int1/roll_int_reg[18]/D
    0:01:17   13399.2      0.40      12.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:17   13406.2      0.40      12.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:17   13402.9      0.40      12.6       4.2 iESC/inst1/PWM_reg/D     
    0:01:17   13405.2      0.40      12.6       4.2 iESC/inst3/PWM_reg/D     
    0:01:17   13415.9      0.40      12.5       4.2 iESC/inst1/PWM_reg/D     
    0:01:18   13415.6      0.40      12.5       4.2 iESC/inst2/PWM_reg/D     
    0:01:18   13414.5      0.40      12.5       4.2 iESC/inst1/PWM_reg/D     
    0:01:18   13414.3      0.40      12.5       4.2 iESC/inst1/PWM_reg/D     
    0:01:18   13415.4      0.40      12.5       4.2 iESC/inst3/PWM_reg/D     
    0:01:18   13417.7      0.40      12.3       4.2 iESC/inst1/PWM_reg/D     
    0:01:18   13426.3      0.40      12.3       4.2 iESC/inst1/PWM_reg/D     
    0:01:18   13425.8      0.40      12.3       4.2 iESC/inst1/PWM_reg/D     
    0:01:18   13426.0      0.39      12.3       4.2 iESC/inst1/PWM_reg/D     
    0:01:18   13426.5      0.39      12.3       4.2 iESC/inst1/PWM_reg/D     
    0:01:18   13427.4      0.39      12.3       4.2 iESC/inst1/PWM_reg/D     
    0:01:19   13427.4      0.39      12.3       4.2 iESC/inst3/PWM_reg/D     
    0:01:19   13429.3      0.39      12.3       4.2 iESC/inst1/PWM_reg/D     
    0:01:19   13431.8      0.39      12.2       4.2 iESC/inst4/PWM_reg/D     
    0:01:19   13437.3      0.39      12.2       4.2 iESC/inst3/PWM_reg/D     
    0:01:19   13436.6      0.39      12.2       4.2 iESC/inst1/PWM_reg/D     
    0:01:19   13438.9      0.39      12.2       4.2 iESC/inst1/PWM_reg/D     
    0:01:19   13440.4      0.39      12.1       4.2 iESC/inst3/PWM_reg/D     
    0:01:19   13443.6      0.39      12.1       4.2 iESC/inst3/PWM_reg/D     
    0:01:19   13446.6      0.39      12.1       4.2 iESC/inst3/PWM_reg/D     
    0:01:19   13452.8      0.39      11.6       4.3 iNEMO/int1/roll_int_reg[18]/D
    0:01:19   13452.8      0.38      11.4       4.3 iESC/inst2/PWM_reg/D     
    0:01:19   13450.1      0.38      11.4       4.3 iESC/inst3/PWM_reg/D     
    0:01:20   13484.2      0.38      11.4       4.4 iESC/inst3/PWM_reg/D     
    0:01:20   13486.1      0.38      11.4       4.4 iESC/inst1/PWM_reg/D     
    0:01:20   13490.2      0.38      11.4       4.4 iESC/inst1/PWM_reg/D     
    0:01:20   13486.1      0.38      11.4       4.4 iESC/inst1/PWM_reg/D     
    0:01:20   13488.2      0.38      11.4       4.4 iESC/inst3/PWM_reg/D     
    0:01:20   13490.5      0.38      11.4       4.4 iESC/inst1/PWM_reg/D     
    0:01:20   13491.6      0.37      11.4       4.4 iESC/inst3/PWM_reg/D     
    0:01:20   13492.8      0.37      11.4       4.4 iESC/inst1/PWM_reg/D     
    0:01:20   13493.2      0.37      11.3       4.4 iESC/inst3/PWM_reg/D     
    0:01:21   13502.7      0.37      11.3       4.4 iESC/inst2/PWM_reg/D     
    0:01:21   13503.8      0.37      11.3       4.4 iESC/inst3/PWM_reg/D     
    0:01:21   13498.3      0.37      11.3       4.4 iESC/inst3/PWM_reg/D     
    0:01:21   13502.4      0.37      11.2       4.4 iESC/inst3/PWM_reg/D     
    0:01:21   13511.2      0.36      11.1       4.4 iESC/inst1/PWM_reg/D     
    0:01:21   13505.7      0.36      11.1       4.3 iESC/inst3/PWM_reg/D     
    0:01:21   13506.8      0.36      11.1       4.3 iESC/inst3/PWM_reg/D     
    0:01:21   13506.1      0.36      10.9       4.3 iESC/inst1/PWM_reg/D     
    0:01:21   13506.6      0.36      10.9       4.3 iESC/inst3/PWM_reg/D     
    0:01:21   13508.2      0.36      10.9       4.3 iESC/inst3/PWM_reg/D     
    0:01:22   13506.9      0.36      10.9       4.3 iESC/inst1/PWM_reg/D     
    0:01:22   13507.1      0.36      10.9       4.2 iESC/inst3/PWM_reg/D     
    0:01:22   13508.0      0.35      10.9       4.2 iESC/inst3/PWM_reg/D     
    0:01:22   13509.1      0.35      10.9       4.2 iESC/inst3/PWM_reg/D     
    0:01:22   13516.8      0.35      10.9       4.2 iESC/inst1/PWM_reg/D     
    0:01:22   13518.6      0.35      10.9       4.2 iNEMO/int1/ptch_int_reg[26]/D
    0:01:22   13519.1      0.35      10.9       4.2 iESC/inst1/PWM_reg/D     
    0:01:22   13519.5      0.35      10.9       4.2 iESC/inst1/PWM_reg/D     
    0:01:22   13521.6      0.35      10.9       4.2 iESC/inst3/PWM_reg/D     
    0:01:22   13521.1      0.35      10.9       4.2 iESC/inst1/PWM_reg/D     
    0:01:22   13521.1      0.35      10.9       4.2 iESC/inst3/PWM_reg/D     
    0:01:22   13517.2      0.35      10.9       4.2 iESC/inst1/PWM_reg/D     
    0:01:23   13519.8      0.35      10.9       4.3 iESC/inst3/PWM_reg/D     
    0:01:23   13517.9      0.35      10.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:23   13523.9      0.35      10.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:23   13525.3      0.35      10.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:23   13527.6      0.35      10.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:23   13527.9      0.35      10.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:23   13531.1      0.35      10.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:23   13529.2      0.35      10.8       4.3 iESC/inst3/PWM_reg/D     
    0:01:23   13530.1      0.35      10.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:23   13529.0      0.35      10.7       4.3 iNEMO/int1/roll_int_reg[20]/D
    0:01:23   13529.2      0.35      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:23   13531.8      0.35      10.7       4.3 iNEMO/int1/roll_int_reg[26]/D
    0:01:23   13531.8      0.35      10.7       4.3 iESC/inst3/PWM_reg/D     
    0:01:24   13532.9      0.35      10.7       4.3 iESC/inst4/PWM_reg/D     
    0:01:24   13531.5      0.35      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:24   13533.9      0.35      10.7       4.3 iESC/inst4/PWM_reg/D     
    0:01:24   13532.9      0.35      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:24   13530.8      0.35      10.7       4.3 iESC/inst3/PWM_reg/D     
    0:01:30   13529.5      0.35      10.7       4.3                          
    0:01:30   13532.5      0.35      10.7       4.3 iESC/inst3/PWM_reg/D     
    0:01:31   13535.0      0.35      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:31   13534.5      0.35      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:31   13534.6      0.35      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:31   13535.7      0.35      10.7       4.3 iESC/inst3/PWM_reg/D     
    0:01:38   13538.2      0.35      10.8       4.3 iESC/inst1/PWM_reg/D     
    0:01:39   13536.1      0.34      10.7       4.3 iESC/inst2/PWM_reg/D     
    0:01:39   13542.1      0.34      10.7       4.3 iESC/inst3/PWM_reg/D     
    0:01:40   13539.6      0.34      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:40   13539.9      0.34      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:40   13537.1      0.34      10.7       4.3 iESC/inst2/PWM_reg/D     
    0:01:40   13537.6      0.34      10.7       4.3 iESC/inst1/PWM_reg/D     
    0:01:40   13539.6      0.34      10.7       4.3 iESC/inst4/PWM_reg/D     
    0:01:40   13540.1      0.34      10.7       4.2 iNEMO/int1/roll_int_reg[23]/D
    0:01:40   13540.3      0.34      10.7       4.2 iESC/inst2/PWM_reg/D     
    0:01:40   13527.6      0.34      10.7       4.1 iESC/inst1/PWM_reg/D     
    0:01:40   13534.6      0.34      10.7       4.1 iESC/inst1/PWM_reg/D     
    0:01:40   13529.9      0.34      10.7       4.1 iESC/inst1/PWM_reg/D     
    0:01:40   13530.6      0.34      10.6       4.1 iESC/inst2/PWM_reg/D     
    0:01:41   13535.9      0.34      10.6       4.1 iESC/inst1/PWM_reg/D     
    0:01:41   13542.8      0.34      10.6       4.1 iNEMO/int1/ptch_int_reg[26]/D
    0:01:41   13546.5      0.34      10.5       4.1 iESC/inst3/PWM_reg/D     
    0:01:41   13546.1      0.34      10.5       4.1 iESC/inst3/PWM_reg/D     
    0:01:41   13550.3      0.34      10.5       4.1 iESC/inst1/PWM_reg/D     
    0:01:41   13555.1      0.34      10.5       4.1 iESC/inst3/PWM_reg/D     
    0:01:42   13558.6      0.33      10.5       4.1 iESC/inst1/PWM_reg/D     
    0:01:42   13551.9      0.33      10.5       4.1 iESC/inst3/PWM_reg/D     
    0:01:42   13551.9      0.33      10.5       4.1 iESC/inst3/PWM_reg/D     
    0:01:42   13556.3      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:42   13560.4      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:42   13561.8      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:42   13561.3      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:43   13563.2      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:43   13563.7      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:43   13563.4      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:43   13566.7      0.33      10.4       4.1 iNEMO/int1/ptch_int_reg[26]/D
    0:01:43   13570.8      0.33      10.4       4.1 iESC/inst1/PWM_reg/D     
    0:01:43   13572.2      0.33      10.4       4.1 iESC/inst4/PWM_reg/D     
    0:01:44   13572.4      0.33      10.4       4.1 iESC/inst1/PWM_reg/D     
    0:01:44   13572.4      0.33      10.4       4.1 iESC/inst1/PWM_reg/D     
    0:01:44   13572.9      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:44   13576.4      0.33      10.4       4.1 iESC/inst1/PWM_reg/D     
    0:01:44   13578.7      0.33      10.4       4.1 iESC/inst1/PWM_reg/D     
    0:01:44   13578.9      0.33      10.4       4.1 iESC/inst4/PWM_reg/D     
    0:01:44   13581.4      0.33      10.4       4.1 iESC/inst4/PWM_reg/D     
    0:01:44   13582.6      0.33      10.4       4.1 iESC/inst1/PWM_reg/D     
    0:01:45   13582.8      0.33      10.4       4.1 iESC/inst3/PWM_reg/D     
    0:01:45   13583.9      0.33      10.3       4.1 iNEMO/int1/ptch_int_reg[26]/D
    0:01:45   13577.3      0.33      10.3       4.0 iNEMO/int1/roll_int_reg[18]/D
    0:01:45   13575.4      0.33      10.3       4.0 iESC/inst1/PWM_reg/D     
    0:01:46   13576.3      0.33      10.3       4.0 iESC/inst1/PWM_reg/D     
    0:01:46   13577.0      0.33      10.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:46   13576.4      0.33      10.3       4.0 iESC/inst2/PWM_reg/D     
    0:01:46   13586.7      0.33      10.3       4.0 iESC/inst3/PWM_reg/D     
    0:01:46   13585.8      0.33      10.1       4.0 iNEMO/int1/roll_int_reg[20]/D
    0:01:47   13594.1      0.33      10.1       4.0 iESC/inst4/PWM_reg/D     
    0:01:47   13596.9      0.33      10.1       4.0 iESC/inst1/PWM_reg/D     
    0:01:47   13596.9      0.33      10.1       4.0 iESC/inst2/PWM_reg/D     
    0:01:47   13596.9      0.33      10.1       4.0 iNEMO/int1/roll_int_reg[26]/D
    0:01:47   13596.9      0.33      10.1       4.0 iESC/inst3/PWM_reg/D     
    0:01:48   13596.7      0.33      10.1       4.0 iESC/inst2/PWM_reg/D     
    0:01:48   13618.3      0.33      10.1       4.0 iESC/inst2/PWM_reg/D     
    0:01:48   13618.4      0.33      10.1       4.0 iESC/inst3/PWM_reg/D     
    0:01:48   13618.4      0.33      10.1       4.0 iESC/inst1/PWM_reg/D     
    0:01:48   13620.9      0.33      10.1       4.0 iNEMO/int1/ptch_int_reg[26]/D
    0:01:48   13629.4      0.32      10.1       4.0 iESC/inst3/PWM_reg/D     
    0:01:49   13629.9      0.32      10.1       4.0 iESC/inst1/PWM_reg/D     
    0:01:49   13630.6      0.32      10.1       4.0 iESC/inst2/PWM_reg/D     
    0:01:50   13631.1      0.32      10.1       4.0 iESC/inst3/PWM_reg/D     
    0:01:50   13631.1      0.32      10.1       4.0 iESC/inst1/PWM_reg/D     
    0:01:50   13631.0      0.32      10.1       4.0 iESC/inst1/PWM_reg/D     
    0:01:51   13631.7      0.32      10.1       4.0 iESC/inst2/PWM_reg/D     
    0:01:51   13630.4      0.32      10.1       4.0 iESC/inst1/PWM_reg/D     
    0:01:51   13630.4      0.32      10.1       4.0 iESC/inst1/PWM_reg/D     
    0:01:51   13631.3      0.32      10.1       4.0 iESC/inst2/PWM_reg/D     
    0:01:52   13631.8      0.32      10.0       4.0 iNEMO/int1/ptch_int_reg[26]/D
    0:01:52   13632.7      0.32      10.0       4.0 iESC/inst1/PWM_reg/D     
    0:01:52   13640.0      0.32      10.0       4.1 iESC/inst3/PWM_reg/D     
    0:01:53   13641.5      0.32      10.0       4.1 iESC/inst2/PWM_reg/D     
    0:01:53   13642.1      0.32      10.0       4.1 iESC/inst4/PWM_reg/D     
    0:01:54   13645.8      0.32      10.0       4.1 iESC/inst2/PWM_reg/D     
    0:01:54   13645.2      0.32      10.0       4.1 iNEMO/int1/ptch_int_reg[26]/D
    0:01:54   13645.6      0.32      10.0       4.1 iNEMO/int1/roll_int_reg[24]/D
    0:01:54   13653.2      0.32      10.0       4.1 iNEMO/int1/roll_int_reg[26]/D
    0:01:54   13656.5      0.32      10.0       4.0 iESC/inst3/PWM_reg/D     
    0:01:54   13657.6      0.32      10.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:55   13658.7      0.32      10.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:55   13658.8      0.32      10.0       4.0 iNEMO/int1/ptch_int_reg[26]/D
    0:01:56   13659.2      0.32      10.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:56   13658.7      0.32      10.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:56   13663.1      0.32      10.0       4.0 iESC/inst2/PWM_reg/D     
    0:01:57   13671.0      0.32      10.0       4.1 iESC/inst2/PWM_reg/D     
    0:01:58   13676.3      0.32       9.8       4.1 iESC/inst2/PWM_reg/D     
    0:01:58   13675.8      0.32       9.8       4.1 iNEMO/int1/ptch_int_reg[26]/D
    0:01:58   13678.8      0.32       9.8       4.1 iESC/inst2/PWM_reg/D     
    0:01:58   13672.1      0.32       9.7       4.0 iESC/inst3/PWM_reg/D     
    0:01:58   13672.6      0.32       9.7       4.0 iESC/inst1/PWM_reg/D     
    0:01:58   13675.2      0.32       9.7       4.0 iNEMO/int1/ptch_int_reg[26]/D
    0:01:58   13674.0      0.32       9.7       4.0 iESC/inst3/PWM_reg/D     
    0:01:58   13674.4      0.32       9.7       4.0 iESC/inst3/PWM_reg/D     
    0:01:59   13674.2      0.32       9.7       4.0 iNEMO/int1/ptch_int_reg[21]/D
    0:01:59   13674.7      0.32       9.8       4.0 iNEMO/int1/ptch_int_reg[21]/D
    0:01:59   13674.7      0.32       9.8       4.0 iESC/inst3/PWM_reg/D     
    0:01:59   13673.1      0.32       9.8       4.0 iESC/inst3/PWM_reg/D     
    0:01:59   13672.6      0.32       9.8       4.0 iESC/inst1/PWM_reg/D     
    0:01:59   13672.9      0.32       9.8       4.0 iESC/inst3/PWM_reg/D     
    0:02:00   13672.9      0.32       9.8       4.0 iESC/inst1/PWM_reg/D     
    0:02:00   13671.0      0.32       9.7       4.0 iNEMO/int1/ptch_int_reg[21]/D
    0:02:00   13670.6      0.32       9.7       4.0 iESC/inst1/PWM_reg/D     
    0:02:00   13672.1      0.32       9.7       4.0 iESC/inst3/PWM_reg/D     
    0:02:00   13673.3      0.32       9.7       4.0 iESC/inst1/PWM_reg/D     
    0:02:04   13673.3      0.32       9.7       4.0                          
    0:02:05   13672.4      0.32       9.7       4.0                          
    0:02:05   13661.7      0.32       9.7       4.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:05   13661.7      0.32       9.7       4.0                          
    0:02:05   13573.1      0.32       9.7       0.2 iNEMO/int1/net41581      
    0:02:05   13564.1      0.32       9.7       0.2 iESC/inst1/PWM_reg/D     
    0:02:05   13565.9      0.31       9.7       0.2 iESC/inst1/PWM_reg/D     
    0:02:06   13567.6      0.31       9.7       0.2 iESC/inst1/PWM_reg/D     
    0:02:06   13571.2      0.31       9.7       0.2 iESC/inst1/PWM_reg/D     
    0:02:06   13568.9      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:06   13569.9      0.31       9.7       0.2 iNEMO/int1/ptch_int_reg[26]/D
    0:02:06   13571.5      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:06   13572.7      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:06   13572.6      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:07   13576.1      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:07   13576.4      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:07   13577.0      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:07   13577.3      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:07   13577.3      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:07   13577.3      0.31       9.6       0.2 iESC/inst2/PWM_reg/D     
    0:02:07   13578.6      0.31       9.6       0.2 iESC/inst1/PWM_reg/D     
    0:02:07   13591.1      0.31       9.5       0.2 iNEMO/int1/ptch_int_reg[25]/D
    0:02:08   13592.3      0.31       9.5       0.2 iESC/inst1/PWM_reg/D     
    0:02:08   13593.7      0.31       9.5       0.2 ifly/mult_94/net41242    
    0:02:08   13596.9      0.31       9.5       0.0 iESC/inst3/PWM_reg/D     
    0:02:08   13597.3      0.31       9.5       0.0 iESC/inst3/PWM_reg/D     
    0:02:08   13598.5      0.31       9.5       0.0 iESC/inst3/PWM_reg/D     
    0:02:08   13595.0      0.31       9.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:09   13595.9      0.31       9.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:09   13599.0      0.31       9.5       0.0 iESC/inst3/PWM_reg/D     
    0:02:09   13604.3      0.31       9.4       0.0 iNEMO/int1/roll_int_reg[18]/D
    0:02:09   13607.3      0.31       9.4       0.0 iESC/inst3/PWM_reg/D     
    0:02:09   13607.3      0.31       9.4       0.0 iESC/inst3/PWM_reg/D     
    0:02:09   13611.9      0.31       9.3       0.0 iESC/inst3/PWM_reg/D     
    0:02:09   13615.4      0.31       9.2       0.0 iESC/inst1/PWM_reg/D     
    0:02:10   13616.1      0.31       9.2       0.0 iESC/inst3/PWM_reg/D     
    0:02:10   13618.8      0.31       9.2       0.0 iESC/inst3/PWM_reg/D     
    0:02:10   13620.0      0.30       9.2       0.0 iESC/inst3/PWM_reg/D     
    0:02:10   13619.1      0.30       9.2       0.0                          
    0:02:10   13624.3      0.30       9.2       0.0                          
    0:02:10   13623.4      0.30       9.2       0.0                          
    0:02:10   13623.4      0.30       9.2       0.0                          
    0:02:11   13624.1      0.30       9.2       0.0                          
    0:02:11   13624.6      0.30       9.2       0.0                          
    0:02:11   13629.2      0.30       9.0       0.0                          
    0:02:11   13633.8      0.30       9.0       0.0                          
    0:02:11   13634.8      0.30       9.0       0.0                          
    0:02:11   13632.7      0.30       9.0       0.0                          
    0:02:11   13635.0      0.30       9.0       0.0                          
    0:02:11   13634.1      0.30       9.0       0.0                          
    0:02:11   13636.8      0.30       9.0       0.0                          
    0:02:11   13638.7      0.30       9.0       0.0                          
    0:02:12   13641.7      0.30       9.0       0.0                          
    0:02:12   13645.8      0.30       8.4       0.0                          
    0:02:12   13654.4      0.30       8.0       0.0                          
    0:02:12   13661.1      0.30       7.4       0.0                          
    0:02:12   13662.4      0.30       7.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:12   13662.4      0.30       7.3       0.0                          
    0:02:12   13662.4      0.30       7.3       0.0                          
    0:02:12   13412.8      0.30       6.9       0.0                          
    0:02:13   13392.3      0.31       6.9       0.0                          
    0:02:13   13386.3      0.31       6.9       0.0                          
    0:02:13   13384.7      0.31       6.9       0.0                          
    0:02:13   13383.6      0.31       6.9       0.0                          
    0:02:13   13383.6      0.31       6.9       0.0                          
    0:02:13   13383.6      0.31       6.9       0.0                          
    0:02:13   13179.0      0.35       7.0       0.0                          
    0:02:13   13115.2      0.36       7.0       0.0                          
    0:02:13   13106.0      0.36       7.0       0.0                          
    0:02:13   13104.2      0.36       7.0       0.0                          
    0:02:13   13104.2      0.36       7.0       0.0                          
    0:02:13   13104.2      0.36       7.0       0.0                          
    0:02:13   13104.2      0.36       7.0       0.0                          
    0:02:13   13104.2      0.36       7.0       0.0                          
    0:02:13   13129.1      0.32       6.9       0.0 iESC/inst3/PWM_reg/D     
    0:02:14   13136.3      0.31       6.9       0.0 iESC/inst3/PWM_reg/D     
    0:02:14   13138.4      0.31       6.9       0.0 iESC/inst2/PWM_reg/D     
    0:02:14   13142.5      0.31       6.9       0.0 iESC/inst3/PWM_reg/D     
    0:02:14   13143.7      0.31       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:14   13144.1      0.31       6.9       0.0 iESC/inst3/PWM_reg/D     
    0:02:14   13147.4      0.31       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:15   13148.9      0.31       6.9       0.0 iESC/inst3/PWM_reg/D     
    0:02:15   13157.0      0.31       6.9       0.0 iESC/inst2/PWM_reg/D     
    0:02:15   13155.0      0.31       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:15   13157.1      0.31       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:15   13162.1      0.30       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:15   13162.1      0.30       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:15   13166.1      0.30       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:15   13167.0      0.30       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:16   13168.6      0.30       6.9       0.0 iESC/inst2/PWM_reg/D     
    0:02:16   13168.6      0.30       6.9       0.0 iESC/inst1/PWM_reg/D     
    0:02:16   13161.0      0.30       6.9       0.0                          
    0:02:16   13148.5      0.30       6.9       0.0                          
    0:02:16   13142.7      0.30       6.9       0.0                          
    0:02:16   13134.9      0.30       6.9       0.0                          
    0:02:16   13134.9      0.30       6.9       0.0                          
    0:02:16   13132.8      0.30       6.9       0.0                          
    0:02:16   13132.8      0.30       6.8       0.0                          
    0:02:16   13134.2      0.30       6.8       0.0                          
    0:02:16   13135.6      0.30       6.8       0.0                          
    0:02:17   13136.5      0.30       6.8       0.0                          
    0:02:17   13135.8      0.30       6.8       0.0                          
    0:02:17   13137.6      0.30       6.8       0.0                          
    0:02:17   13137.2      0.30       6.8       0.0                          
    0:02:17   13137.4      0.30       6.8       0.0                          
    0:02:17   13137.6      0.30       6.8       0.0                          
    0:02:17   13140.6      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:17   13145.0      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:17   13145.0      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:18   13146.0      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:18   13145.7      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:18   13146.2      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:18   13145.7      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:18   13145.7      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:18   13145.7      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:18   13150.1      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:18   13150.6      0.30       6.8       0.0 iESC/inst2/PWM_reg/D     
    0:02:19   13152.7      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:19   13152.4      0.30       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:19   13154.1      0.29       6.8       0.0 iESC/inst2/PWM_reg/D     
    0:02:19   13154.3      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:19   13154.3      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:19   13153.4      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:19   13153.4      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:19   13154.3      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:19   13159.6      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:19   13162.6      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:20   13162.4      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:20   13163.1      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:20   13163.9      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:20   13164.4      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:20   13164.7      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:20   13164.9      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:20   13168.1      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:20   13170.4      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:20   13169.0      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:21   13172.1      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:21   13169.8      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:21   13172.5      0.29       6.8       0.0 iESC/inst3/PWM_reg/D     
    0:02:21   13175.5      0.29       6.8       0.0 iESC/inst1/PWM_reg/D     
    0:02:21   13142.9      0.29       6.8       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'QuadCopter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
check_design summary:
Version:     M-2016.12
Date:        Fri Dec  8 10:56:27 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    309
    Undriven outputs (LINT-5)                                       1
    Unconnected ports (LINT-28)                                   298
    Constant outputs (LINT-52)                                     10

Cells                                                              58
    Nets connected to multiple pins on same cell (LINT-33)         58

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'QuadCopter', net 'ifly/mult_126/PRODUCT[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'flght_cntrl_DW02_mult_1', output port 'PRODUCT[1]' is not driven. (LINT-5)
Warning: In design 'QuadCopter', port 'LED[7]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[6]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[5]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[4]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[3]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[2]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[1]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[0]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[8]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[7]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[6]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[5]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[4]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[3]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[2]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl', port 'roll_pterm[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[26]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[25]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[25]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_1', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_1', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_1', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_1', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_17', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_17', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_17', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_25', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_25', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_29', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_29', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_31', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_31', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_23', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_23', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_23', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_23', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_23', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_23', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_26', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_26', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_26', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_26', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_42', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_42', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_42', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_42', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_42', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_42', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_42', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_42', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_44', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_44', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_44', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_44', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_44', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_30', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_48', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_48', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_48', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_48', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_48', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'SUM[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'SUM[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_35', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_61', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_61', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_61', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_61', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_63', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_63', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_63', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_63', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_63', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_64', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_64', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_64', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_64', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_64', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_65', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_65', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_66', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_66', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_67', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_67', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_67', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_41', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_41', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_41', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_41', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_41', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_8', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_8', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_8', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly'. (LINT-33)
   Net 'strt_cnv' is connected to pins 'thrst[8]', 'thrst[7]'', 'thrst[6]', 'thrst[5]', 'thrst[4]', 'thrst[3]', 'thrst[2]', 'thrst[1]', 'thrst[0]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iA2D'. (LINT-33)
   Net 'strt_cnv' is connected to pins 'strt_cnv', 'chnnl[2]'', 'chnnl[1]', 'chnnl[0]'.
Warning: In design 'inert_intf', the same net is connected to more than one pin on submodule 'SPI'. (LINT-33)
   Net 'n24' is connected to pins 'cmd[15]', 'cmd[13]''.
Warning: In design 'inert_intf', the same net is connected to more than one pin on submodule 'SPI'. (LINT-33)
   Net 'n169' is connected to pins 'cmd[14]', 'cmd[7]'', 'cmd[4]', 'cmd[3]', 'cmd[2]', 'cmd[0]'.
Warning: In design 'inert_intf', the same net is connected to more than one pin on submodule 'SPI'. (LINT-33)
   Net 'cmd_6' is connected to pins 'cmd[12]', 'cmd[6]'', 'cmd[5]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'mult_94'. (LINT-33)
   Net 'n439' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'TC'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'mult_126'. (LINT-33)
   Net 'n439' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'TC'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'mult_110'. (LINT-33)
   Net 'n439' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'TC'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_116'. (LINT-33)
   Net 'roll[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_116'. (LINT-33)
   Net 'd_roll[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_157_3'. (LINT-33)
   Net 'yaw_dterm[9]' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'A[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_157_3'. (LINT-33)
   Net 'net11821' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_157_3'. (LINT-33)
   Net 'N169' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_0_root_add_2_root_add_158_5'. (LINT-33)
   Net 'yaw_dterm[9]' is connected to pins 'A[12]', 'A[11]'', 'A[10]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_0_root_add_2_root_add_158_5'. (LINT-33)
   Net 'net11821' is connected to pins 'B[12]', 'B[11]'', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_2_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'yaw_pterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_3_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'net11821' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_3_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'net54738' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_3_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'net11821' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_3_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'net54738' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_2_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'yaw_pterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_2_root_add_2_root_add_158_5'. (LINT-33)
   Net 'yaw_pterm[9]' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'A[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_2_root_add_2_root_add_158_5'. (LINT-33)
   Net 'net11821' is connected to pins 'B[12]', 'B[11]'', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_100'. (LINT-33)
   Net 'yaw[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_100'. (LINT-33)
   Net 'd_yaw[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_1_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'ptch_dterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_0_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'yaw_dterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_1_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'ptch_dterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_84'. (LINT-33)
   Net 'ptch[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_84'. (LINT-33)
   Net 'd_ptch[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_0_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'yaw_dterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]'.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'inst1'. (LINT-33)
   Net '*Logic1*' is connected to pins 'OFF[9]', 'OFF[5]''.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'inst1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'OFF[8]', 'OFF[7]'', 'OFF[6]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'inst2'. (LINT-33)
   Net '*Logic1*' is connected to pins 'OFF[9]', 'OFF[5]''.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'inst2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'OFF[8]', 'OFF[7]'', 'OFF[6]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'inst3'. (LINT-33)
   Net '*Logic1*' is connected to pins 'OFF[9]', 'OFF[5]''.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'inst3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'OFF[8]', 'OFF[7]'', 'OFF[6]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'inst4'. (LINT-33)
   Net '*Logic1*' is connected to pins 'OFF[9]', 'OFF[5]''.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'inst4'. (LINT-33)
   Net '*Logic0*' is connected to pins 'OFF[8]', 'OFF[7]'', 'OFF[6]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'A2D_Intf', the same net is connected to more than one pin on submodule 'SPI'. (LINT-33)
   Net '*Logic0*' is connected to pins 'cmd[15]', 'cmd[14]'', 'cmd[10]', 'cmd[9]', 'cmd[8]', 'cmd[7]', 'cmd[6]', 'cmd[5]', 'cmd[4]', 'cmd[3]', 'cmd[2]', 'cmd[1]', 'cmd[0]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_165'. (LINT-33)
   Net 'ay[15]' is connected to pins 'B[19]', 'B[18]'', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_164'. (LINT-33)
   Net 'ax[15]' is connected to pins 'B[19]', 'B[18]'', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_134'. (LINT-33)
   Net 'n4' is connected to pins 'B[26]', 'B[25]'', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_133_2'. (LINT-33)
   Net 'n3' is connected to pins 'B[26]', 'B[25]'', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_132_2'. (LINT-33)
   Net 'n237' is connected to pins 'B[26]', 'B[24]'', 'B[22]', 'B[20]', 'B[18]', 'B[16]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_132_2'. (LINT-33)
   Net 'n10' is connected to pins 'B[25]', 'B[23]'', 'B[21]', 'B[19]', 'B[17]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_201'. (LINT-33)
   Net 'n855' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_201'. (LINT-33)
   Net 'n856' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]', 'TC'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_203'. (LINT-33)
   Net 'n855' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_203'. (LINT-33)
   Net 'n856' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]', 'TC'.
Warning: In design 'ESC_interface_0', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n75' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'ESC_interface_1', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n111' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'ESC_interface_2', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n109' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'ESC_interface_3', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n83' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'ab[16][7]' is connected to pins 'A[24]', 'A[23]''.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'net11829' is connected to pins 'B[24]', 'B[23]'', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'ab[15][7]' is connected to pins 'A[23]', 'A[22]''.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'net11835' is connected to pins 'B[23]', 'B[22]'', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'cmd_cfg', output port 'thrst[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'thrst[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'thrst[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'thrst[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'thrst[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'thrst[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'thrst[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'thrst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'thrst[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'cmd_cfg', output port 'strt_cnv' is connected directly to 'logic 0'. (LINT-52)
 
****************************************
Report : area
Design : QuadCopter
Version: M-2016.12
Date   : Fri Dec  8 10:56:27 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'QuadCopter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    tcbn40lpbwptc (File: /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db)

Number of ports:                         2914
Number of nets:                         10052
Number of cells:                         7160
Number of combinational cells:           6066
Number of sequential cells:              1030
Number of macros/black boxes:               0
Number of buf/inv:                       1830
Number of references:                      10

Combinational area:               8026.376500
Buf/Inv area:                     1258.614038
Noncombinational area:            5116.482074
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 13142.858574
Total area:                 undefined
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 3
        -max_paths 3
Design : QuadCopter
Version: M-2016.12
Date   : Fri Dec  8 10:56:28 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iNEMO/int1/ptch_int_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iESC/inst1/PWM_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ESC_interface_3    ZeroWireload          tcbn40lpbwptc
  ESC_interface_2    ZeroWireload          tcbn40lpbwptc
  ESC_interface_1    ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_1       ZeroWireload          tcbn40lpbwptc
  UART_rcv           ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  ESC_interface_0    ZeroWireload          tcbn40lpbwptc
  inertial_integrator_SMPL_CNT_WIDTH11
                     ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_0       ZeroWireload          tcbn40lpbwptc
  timer_module       ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  reset_synch        ZeroWireload          tcbn40lpbwptc
  A2D_Intf           ZeroWireload          tcbn40lpbwptc
  ESCs               ZeroWireload          tcbn40lpbwptc
  flght_cntrl        ZeroWireload          tcbn40lpbwptc
  inert_intf         ZeroWireload          tcbn40lpbwptc
  cmd_cfg            ZeroWireload          tcbn40lpbwptc
  QuadCopter         TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  UART_wrapper       ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_66
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_65
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW02_mult_2
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_add_41
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_64
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_63
                     ZeroWireload          tcbn40lpbwptc
  ESC_interface_0_DW01_add_1
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iNEMO/int1/ptch_int_reg[22]/CP (DFCND4BWP)              0.00 #     0.00 r
  iNEMO/int1/ptch_int_reg[22]/Q (DFCND4BWP)               0.13       0.13 r
  iNEMO/int1/ptch[9] (inertial_integrator_SMPL_CNT_WIDTH11)
                                                          0.00       0.13 r
  iNEMO/ptch[9] (inert_intf)                              0.00       0.13 r
  ifly/ptch[9] (flght_cntrl)                              0.00       0.13 r
  ifly/sub_84/A[9] (flght_cntrl_DW01_sub_66)              0.00       0.13 r
  ifly/sub_84/U105/ZN (IND2D2BWP)                         0.04       0.17 r
  ifly/sub_84/U218/ZN (CKND2BWP)                          0.01       0.18 f
  ifly/sub_84/U227/ZN (NR2XD1BWP)                         0.03       0.21 r
  ifly/sub_84/U16/ZN (ND2D2BWP)                           0.02       0.23 f
  ifly/sub_84/U165/ZN (CKND2BWP)                          0.02       0.25 r
  ifly/sub_84/U84/ZN (CKND2D2BWP)                         0.02       0.26 f
  ifly/sub_84/U130/ZN (NR3D0BWP)                          0.04       0.30 r
  ifly/sub_84/U134/ZN (NR2D1BWP)                          0.03       0.33 f
  ifly/sub_84/U91/ZN (INR2D2BWP)                          0.04       0.37 f
  ifly/sub_84/U124/ZN (OAI21D1BWP)                        0.03       0.41 r
  ifly/sub_84/U157/ZN (XNR2D2BWP)                         0.08       0.49 f
  ifly/sub_84/DIFF[15] (flght_cntrl_DW01_sub_66)          0.00       0.49 f
  ifly/U126/ZN (CKND2BWP)                                 0.02       0.51 r
  ifly/U206/ZN (ND4D2BWP)                                 0.04       0.55 f
  ifly/U62/ZN (ND2D4BWP)                                  0.04       0.60 r
  ifly/U119/ZN (CKND2D4BWP)                               0.03       0.62 f
  ifly/sub_90/A[1] (flght_cntrl_DW01_sub_65)              0.00       0.62 f
  ifly/sub_90/U89/ZN (IND2D2BWP)                          0.04       0.66 f
  ifly/sub_90/U102/ZN (IND3D2BWP)                         0.02       0.69 r
  ifly/sub_90/U20/Z (AN2D4BWP)                            0.04       0.73 r
  ifly/sub_90/U93/ZN (AOI21D1BWP)                         0.02       0.75 f
  ifly/sub_90/U90/ZN (OAI21D1BWP)                         0.03       0.79 r
  ifly/sub_90/U14/ZN (CKND1BWP)                           0.02       0.81 f
  ifly/sub_90/U119/ZN (ND2D2BWP)                          0.02       0.83 r
  ifly/sub_90/U125/ZN (ND2D3BWP)                          0.03       0.86 f
  ifly/sub_90/DIFF[6] (flght_cntrl_DW01_sub_65)           0.00       0.86 f
  ifly/U186/ZN (NR2XD1BWP)                                0.03       0.89 r
  ifly/U41/ZN (CKND2D3BWP)                                0.03       0.92 f
  ifly/U181/ZN (ND2D2BWP)                                 0.02       0.94 r
  ifly/U183/ZN (OAI211D2BWP)                              0.04       0.98 f
  ifly/mult_94/B[4] (flght_cntrl_DW02_mult_2)             0.00       0.98 f
  ifly/mult_94/U34/ZN (CKND2BWP)                          0.02       1.00 r
  ifly/mult_94/U33/ZN (XNR2D1BWP)                         0.06       1.07 f
  ifly/mult_94/S2_2_2/S (FA1D1BWP)                        0.08       1.14 r
  ifly/mult_94/U21/ZN (ND2D2BWP)                          0.03       1.17 f
  ifly/mult_94/U7/ZN (CKND2BWP)                           0.02       1.19 r
  ifly/mult_94/S14_5_0/S (FA1D1BWP)                       0.12       1.31 r
  ifly/mult_94/U39/ZN (OAI211D2BWP)                       0.04       1.35 f
  ifly/mult_94/U37/ZN (ND2D2BWP)                          0.02       1.38 r
  ifly/mult_94/U38/ZN (XNR3D4BWP)                         0.10       1.47 f
  ifly/mult_94/PRODUCT[7] (flght_cntrl_DW02_mult_2)       0.00       1.47 f
  ifly/sub_1_root_sub_0_root_sub_155_4/B[7] (flght_cntrl_DW01_sub_64)
                                                          0.00       1.47 f
  ifly/sub_1_root_sub_0_root_sub_155_4/U42/ZN (IND2D4BWP)
                                                          0.02       1.50 r
  ifly/sub_1_root_sub_0_root_sub_155_4/U36/Z (AN3D4BWP)
                                                          0.06       1.55 r
  ifly/sub_1_root_sub_0_root_sub_155_4/U13/ZN (NR2D2BWP)
                                                          0.01       1.56 f
  ifly/sub_1_root_sub_0_root_sub_155_4/U60/ZN (OAI21D1BWP)
                                                          0.03       1.59 r
  ifly/sub_1_root_sub_0_root_sub_155_4/U59/Z (XOR3D2BWP)
                                                          0.10       1.70 f
  ifly/sub_1_root_sub_0_root_sub_155_4/DIFF[9] (flght_cntrl_DW01_sub_64)
                                                          0.00       1.70 f
  ifly/sub_0_root_sub_0_root_sub_155_4/A[9] (flght_cntrl_DW01_sub_63)
                                                          0.00       1.70 f
  ifly/sub_0_root_sub_0_root_sub_155_4/U43/ZN (NR2XD2BWP)
                                                          0.03       1.72 r
  ifly/sub_0_root_sub_0_root_sub_155_4/U34/ZN (NR2D2BWP)
                                                          0.02       1.74 f
  ifly/sub_0_root_sub_0_root_sub_155_4/U8/ZN (OAI21D2BWP)
                                                          0.02       1.76 r
  ifly/sub_0_root_sub_0_root_sub_155_4/U19/ZN (CKND2D3BWP)
                                                          0.03       1.79 f
  ifly/sub_0_root_sub_0_root_sub_155_4/U5/ZN (AOI21D2BWP)
                                                          0.03       1.83 r
  ifly/sub_0_root_sub_0_root_sub_155_4/U48/ZN (XNR2D1BWP)
                                                          0.07       1.89 f
  ifly/sub_0_root_sub_0_root_sub_155_4/DIFF[11] (flght_cntrl_DW01_sub_63)
                                                          0.00       1.89 f
  ifly/U217/ZN (CKND2BWP)                                 0.02       1.91 r
  ifly/U214/ZN (AOI32D2BWP)                               0.03       1.94 f
  ifly/frnt_spd[5] (flght_cntrl)                          0.00       1.94 f
  iESC/frnt_spd[5] (ESCs)                                 0.00       1.94 f
  iESC/inst1/SPEED[5] (ESC_interface_0)                   0.00       1.94 f
  iESC/inst1/add_20/A[5] (ESC_interface_0_DW01_add_1)     0.00       1.94 f
  iESC/inst1/add_20/U1_5/CO (FA1D1BWP)                    0.14       2.08 f
  iESC/inst1/add_20/U1_6/CO (FA1D1BWP)                    0.06       2.14 f
  iESC/inst1/add_20/U1_7/CO (FA1D1BWP)                    0.06       2.21 f
  iESC/inst1/add_20/U1_8/CO (FA1D1BWP)                    0.06       2.27 f
  iESC/inst1/add_20/U1_9/CO (FA1D1BWP)                    0.07       2.34 f
  iESC/inst1/add_20/U3/Z (XOR2D1BWP)                      0.06       2.39 f
  iESC/inst1/add_20/SUM[10] (ESC_interface_0_DW01_add_1)
                                                          0.00       2.39 f
  iESC/inst1/U60/ZN (CKND2BWP)                            0.02       2.41 r
  iESC/inst1/U47/ZN (CKND2D2BWP)                          0.02       2.43 f
  iESC/inst1/U87/ZN (IOA21D2BWP)                          0.05       2.48 f
  iESC/inst1/U86/ZN (MOAI22D1BWP)                         0.05       2.53 f
  iESC/inst1/U90/ZN (OAI211D1BWP)                         0.03       2.56 r
  iESC/inst1/U49/ZN (CKND2D2BWP)                          0.03       2.59 f
  iESC/inst1/U65/ZN (INR2D2BWP)                           0.02       2.61 r
  iESC/inst1/PWM_reg/D (DFCNQD1BWP)                       0.00       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  iESC/inst1/PWM_reg/CP (DFCNQD1BWP)                      0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: iNEMO/int1/yaw_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iESC/inst1/PWM_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ESC_interface_3    ZeroWireload          tcbn40lpbwptc
  ESC_interface_2    ZeroWireload          tcbn40lpbwptc
  ESC_interface_1    ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_1       ZeroWireload          tcbn40lpbwptc
  UART_rcv           ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  ESC_interface_0    ZeroWireload          tcbn40lpbwptc
  inertial_integrator_SMPL_CNT_WIDTH11
                     ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_0       ZeroWireload          tcbn40lpbwptc
  timer_module       ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  reset_synch        ZeroWireload          tcbn40lpbwptc
  A2D_Intf           ZeroWireload          tcbn40lpbwptc
  ESCs               ZeroWireload          tcbn40lpbwptc
  flght_cntrl        ZeroWireload          tcbn40lpbwptc
  inert_intf         ZeroWireload          tcbn40lpbwptc
  cmd_cfg            ZeroWireload          tcbn40lpbwptc
  QuadCopter         TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  UART_wrapper       ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_61
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_25
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_48
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_44
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_64
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_63
                     ZeroWireload          tcbn40lpbwptc
  ESC_interface_0_DW01_add_1
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iNEMO/int1/yaw_int_reg[25]/CP (DFCND1BWP)               0.00 #     0.00 r
  iNEMO/int1/yaw_int_reg[25]/Q (DFCND1BWP)                0.12       0.12 r
  iNEMO/int1/yaw[12] (inertial_integrator_SMPL_CNT_WIDTH11)
                                                          0.00       0.12 r
  iNEMO/yaw[12] (inert_intf)                              0.00       0.12 r
  ifly/yaw[12] (flght_cntrl)                              0.00       0.12 r
  ifly/sub_100/A[12] (flght_cntrl_DW01_sub_61)            0.00       0.12 r
  ifly/sub_100/U10/ZN (IND2D2BWP)                         0.04       0.16 r
  ifly/sub_100/U31/ZN (INVD4BWP)                          0.02       0.18 f
  ifly/sub_100/U115/ZN (NR2D4BWP)                         0.03       0.21 r
  ifly/sub_100/U136/Z (AN3D4BWP)                          0.06       0.27 r
  ifly/sub_100/U187/ZN (IND4D1BWP)                        0.04       0.32 f
  ifly/sub_100/U147/ZN (IND3D1BWP)                        0.03       0.35 r
  ifly/sub_100/U225/ZN (NR2D1BWP)                         0.02       0.36 f
  ifly/sub_100/U232/ZN (XNR2D1BWP)                        0.07       0.44 r
  ifly/sub_100/DIFF[14] (flght_cntrl_DW01_sub_61)         0.00       0.44 r
  ifly/U137/ZN (ND4D2BWP)                                 0.06       0.50 f
  ifly/U105/ZN (OAI31D2BWP)                               0.07       0.57 r
  ifly/U413/ZN (OAI21D4BWP)                               0.05       0.62 f
  ifly/U124/ZN (CKND4BWP)                                 0.02       0.64 r
  ifly/U587/ZN (IOA21D2BWP)                               0.06       0.70 r
  ifly/U24/ZN (CKND2D3BWP)                                0.03       0.72 f
  ifly/U14/ZN (MAOI222D1BWP)                              0.05       0.78 r
  ifly/U13/ZN (CKND1BWP)                                  0.03       0.81 f
  ifly/U409/ZN (MAOI222D1BWP)                             0.05       0.86 r
  ifly/U361/CON (FCICOND1BWP)                             0.07       0.93 f
  ifly/U593/ZN (MAOI222D1BWP)                             0.07       1.00 r
  ifly/U11/ZN (CKND1BWP)                                  0.03       1.03 f
  ifly/U594/ZN (MAOI222D1BWP)                             0.06       1.10 r
  ifly/U3/ZN (INVD2BWP)                                   0.03       1.13 f
  ifly/U238/ZN (MAOI222D1BWP)                             0.06       1.19 r
  ifly/U290/ZN (XNR2D2BWP)                                0.09       1.28 f
  ifly/sub_2_root_sub_0_root_sub_155_4/B[7] (flght_cntrl_DW01_sub_44)
                                                          0.00       1.28 f
  ifly/sub_2_root_sub_0_root_sub_155_4/U9/ZN (IND2D2BWP)
                                                          0.03       1.31 r
  ifly/sub_2_root_sub_0_root_sub_155_4/U20/ZN (IOA21D2BWP)
                                                          0.05       1.36 r
  ifly/sub_2_root_sub_0_root_sub_155_4/U54/ZN (IOA21D2BWP)
                                                          0.05       1.41 r
  ifly/sub_2_root_sub_0_root_sub_155_4/U53/ZN (IOA21D2BWP)
                                                          0.05       1.46 r
  ifly/sub_2_root_sub_0_root_sub_155_4/U28/ZN (XNR2D1BWP)
                                                          0.09       1.55 f
  ifly/sub_2_root_sub_0_root_sub_155_4/DIFF[10] (flght_cntrl_DW01_sub_44)
                                                          0.00       1.55 f
  ifly/sub_1_root_sub_0_root_sub_155_4/A[10] (flght_cntrl_DW01_sub_64)
                                                          0.00       1.55 f
  ifly/sub_1_root_sub_0_root_sub_155_4/U87/Z (AN2XD1BWP)
                                                          0.04       1.59 f
  ifly/sub_1_root_sub_0_root_sub_155_4/U32/ZN (NR2XD1BWP)
                                                          0.03       1.62 r
  ifly/sub_1_root_sub_0_root_sub_155_4/U9/ZN (NR2XD2BWP)
                                                          0.02       1.64 f
  ifly/sub_1_root_sub_0_root_sub_155_4/U85/ZN (NR3D2BWP)
                                                          0.03       1.67 r
  ifly/sub_1_root_sub_0_root_sub_155_4/U20/ZN (XNR2D1BWP)
                                                          0.07       1.74 f
  ifly/sub_1_root_sub_0_root_sub_155_4/DIFF[11] (flght_cntrl_DW01_sub_64)
                                                          0.00       1.74 f
  ifly/sub_0_root_sub_0_root_sub_155_4/A[11] (flght_cntrl_DW01_sub_63)
                                                          0.00       1.74 f
  ifly/sub_0_root_sub_0_root_sub_155_4/U3/ZN (CKND2D2BWP)
                                                          0.03       1.77 r
  ifly/sub_0_root_sub_0_root_sub_155_4/U52/ZN (CKND2D2BWP)
                                                          0.02       1.79 f
  ifly/sub_0_root_sub_0_root_sub_155_4/U32/ZN (AOI21D2BWP)
                                                          0.04       1.83 r
  ifly/sub_0_root_sub_0_root_sub_155_4/U68/ZN (XNR2D2BWP)
                                                          0.08       1.91 f
  ifly/sub_0_root_sub_0_root_sub_155_4/DIFF[12] (flght_cntrl_DW01_sub_63)
                                                          0.00       1.91 f
  ifly/U97/ZN (CKND1BWP)                                  0.03       1.94 r
  ifly/U419/Z (AN2D4BWP)                                  0.05       1.98 r
  ifly/U635/ZN (IOA21D1BWP)                               0.06       2.05 r
  ifly/frnt_spd[2] (flght_cntrl)                          0.00       2.05 r
  iESC/frnt_spd[2] (ESCs)                                 0.00       2.05 r
  iESC/inst1/SPEED[2] (ESC_interface_0)                   0.00       2.05 r
  iESC/inst1/add_20/A[2] (ESC_interface_0_DW01_add_1)     0.00       2.05 r
  iESC/inst1/add_20/U1_2/S (FA1D1BWP)                     0.11       2.16 r
  iESC/inst1/add_20/SUM[2] (ESC_interface_0_DW01_add_1)
                                                          0.00       2.16 r
  iESC/inst1/U120/ZN (IND2D2BWP)                          0.04       2.20 r
  iESC/inst1/U111/ZN (ND2D2BWP)                           0.02       2.22 f
  iESC/inst1/U134/ZN (ND2D1BWP)                           0.03       2.24 r
  iESC/inst1/U106/ZN (IOA21D1BWP)                         0.06       2.30 r
  iESC/inst1/U8/ZN (INVD1BWP)                             0.02       2.32 f
  iESC/inst1/U7/Z (OR2XD1BWP)                             0.05       2.38 f
  iESC/inst1/U6/ZN (OAI21D2BWP)                           0.02       2.40 r
  iESC/inst1/U16/ZN (NR2XD1BWP)                           0.03       2.43 f
  iESC/inst1/U97/ZN (OAI221XD4BWP)                        0.03       2.46 r
  iESC/inst1/U56/ZN (CKND2D2BWP)                          0.02       2.49 f
  iESC/inst1/U57/ZN (INR2XD1BWP)                          0.04       2.53 f
  iESC/inst1/U55/ZN (NR3D1BWP)                            0.04       2.57 r
  iESC/inst1/U53/ZN (ND2D2BWP)                            0.03       2.60 f
  iESC/inst1/U49/ZN (CKND2D2BWP)                          0.02       2.62 r
  iESC/inst1/U65/ZN (INR2D2BWP)                           0.01       2.63 f
  iESC/inst1/PWM_reg/D (DFCNQD1BWP)                       0.00       2.63 f
  data arrival time                                                  2.63

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  iESC/inst1/PWM_reg/CP (DFCNQD1BWP)                      0.00       2.35 r
  library setup time                                      0.00       2.35
  data required time                                                 2.35
  --------------------------------------------------------------------------
  data required time                                                 2.35
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: iCMD/d_yaw_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iESC/inst1/PWM_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ESC_interface_3    ZeroWireload          tcbn40lpbwptc
  ESC_interface_2    ZeroWireload          tcbn40lpbwptc
  ESC_interface_1    ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_1       ZeroWireload          tcbn40lpbwptc
  UART_rcv           ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  ESC_interface_0    ZeroWireload          tcbn40lpbwptc
  inertial_integrator_SMPL_CNT_WIDTH11
                     ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_0       ZeroWireload          tcbn40lpbwptc
  timer_module       ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  reset_synch        ZeroWireload          tcbn40lpbwptc
  A2D_Intf           ZeroWireload          tcbn40lpbwptc
  ESCs               ZeroWireload          tcbn40lpbwptc
  flght_cntrl        ZeroWireload          tcbn40lpbwptc
  inert_intf         ZeroWireload          tcbn40lpbwptc
  cmd_cfg            ZeroWireload          tcbn40lpbwptc
  QuadCopter         TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  UART_wrapper       ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_61
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_25
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_48
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_44
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_64
                     ZeroWireload          tcbn40lpbwptc
  flght_cntrl_DW01_sub_63
                     ZeroWireload          tcbn40lpbwptc
  ESC_interface_0_DW01_add_1
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCMD/d_yaw_reg[1]/CP (EDFCND2BWP)                       0.00 #     0.00 r
  iCMD/d_yaw_reg[1]/Q (EDFCND2BWP)                        0.12       0.12 r
  iCMD/d_yaw[1] (cmd_cfg)                                 0.00       0.12 r
  ifly/d_yaw[1] (flght_cntrl)                             0.00       0.12 r
  ifly/sub_100/B[1] (flght_cntrl_DW01_sub_61)             0.00       0.12 r
  ifly/sub_100/U108/ZN (IND2D2BWP)                        0.04       0.16 r
  ifly/sub_100/U58/ZN (IND2D4BWP)                         0.03       0.20 r
  ifly/sub_100/U48/ZN (INVD2BWP)                          0.01       0.21 f
  ifly/sub_100/U146/ZN (NR3D2BWP)                         0.03       0.24 r
  ifly/sub_100/U78/ZN (INR3D1BWP)                         0.02       0.27 f
  ifly/sub_100/U149/ZN (IND3D4BWP)                        0.06       0.33 f
  ifly/sub_100/U188/ZN (AOI21D1BWP)                       0.04       0.37 r
  ifly/sub_100/U47/ZN (XNR2D1BWP)                         0.08       0.44 f
  ifly/sub_100/DIFF[12] (flght_cntrl_DW01_sub_61)         0.00       0.44 f
  ifly/U121/ZN (CKND2BWP)                                 0.02       0.46 r
  ifly/U120/ZN (CKND2D2BWP)                               0.02       0.48 f
  ifly/U138/ZN (NR2XD1BWP)                                0.03       0.51 r
  ifly/U65/ZN (IIND4D4BWP)                                0.05       0.56 f
  ifly/U48/ZN (CKND2BWP)                                  0.03       0.59 r
  ifly/U413/ZN (OAI21D4BWP)                               0.02       0.62 f
  ifly/U124/ZN (CKND4BWP)                                 0.02       0.64 r
  ifly/U587/ZN (IOA21D2BWP)                               0.06       0.70 r
  ifly/U24/ZN (CKND2D3BWP)                                0.03       0.72 f
  ifly/U14/ZN (MAOI222D1BWP)                              0.05       0.78 r
  ifly/U13/ZN (CKND1BWP)                                  0.03       0.81 f
  ifly/U409/ZN (MAOI222D1BWP)                             0.05       0.86 r
  ifly/U361/CON (FCICOND1BWP)                             0.07       0.93 f
  ifly/U593/ZN (MAOI222D1BWP)                             0.07       1.00 r
  ifly/U11/ZN (CKND1BWP)                                  0.03       1.03 f
  ifly/U594/ZN (MAOI222D1BWP)                             0.06       1.10 r
  ifly/U3/ZN (INVD2BWP)                                   0.03       1.13 f
  ifly/U238/ZN (MAOI222D1BWP)                             0.06       1.19 r
  ifly/U290/ZN (XNR2D2BWP)                                0.09       1.28 f
  ifly/sub_2_root_sub_0_root_sub_155_4/B[7] (flght_cntrl_DW01_sub_44)
                                                          0.00       1.28 f
  ifly/sub_2_root_sub_0_root_sub_155_4/U9/ZN (IND2D2BWP)
                                                          0.03       1.31 r
  ifly/sub_2_root_sub_0_root_sub_155_4/U20/ZN (IOA21D2BWP)
                                                          0.05       1.36 r
  ifly/sub_2_root_sub_0_root_sub_155_4/U54/ZN (IOA21D2BWP)
                                                          0.05       1.41 r
  ifly/sub_2_root_sub_0_root_sub_155_4/U53/ZN (IOA21D2BWP)
                                                          0.05       1.46 r
  ifly/sub_2_root_sub_0_root_sub_155_4/U28/ZN (XNR2D1BWP)
                                                          0.09       1.55 f
  ifly/sub_2_root_sub_0_root_sub_155_4/DIFF[10] (flght_cntrl_DW01_sub_44)
                                                          0.00       1.55 f
  ifly/sub_1_root_sub_0_root_sub_155_4/A[10] (flght_cntrl_DW01_sub_64)
                                                          0.00       1.55 f
  ifly/sub_1_root_sub_0_root_sub_155_4/U87/Z (AN2XD1BWP)
                                                          0.04       1.59 f
  ifly/sub_1_root_sub_0_root_sub_155_4/U32/ZN (NR2XD1BWP)
                                                          0.03       1.62 r
  ifly/sub_1_root_sub_0_root_sub_155_4/U9/ZN (NR2XD2BWP)
                                                          0.02       1.64 f
  ifly/sub_1_root_sub_0_root_sub_155_4/U85/ZN (NR3D2BWP)
                                                          0.03       1.67 r
  ifly/sub_1_root_sub_0_root_sub_155_4/U20/ZN (XNR2D1BWP)
                                                          0.07       1.74 f
  ifly/sub_1_root_sub_0_root_sub_155_4/DIFF[11] (flght_cntrl_DW01_sub_64)
                                                          0.00       1.74 f
  ifly/sub_0_root_sub_0_root_sub_155_4/A[11] (flght_cntrl_DW01_sub_63)
                                                          0.00       1.74 f
  ifly/sub_0_root_sub_0_root_sub_155_4/U3/ZN (CKND2D2BWP)
                                                          0.03       1.77 r
  ifly/sub_0_root_sub_0_root_sub_155_4/U52/ZN (CKND2D2BWP)
                                                          0.02       1.79 f
  ifly/sub_0_root_sub_0_root_sub_155_4/U32/ZN (AOI21D2BWP)
                                                          0.04       1.83 r
  ifly/sub_0_root_sub_0_root_sub_155_4/U68/ZN (XNR2D2BWP)
                                                          0.08       1.91 f
  ifly/sub_0_root_sub_0_root_sub_155_4/DIFF[12] (flght_cntrl_DW01_sub_63)
                                                          0.00       1.91 f
  ifly/U97/ZN (CKND1BWP)                                  0.03       1.94 r
  ifly/U419/Z (AN2D4BWP)                                  0.05       1.98 r
  ifly/U635/ZN (IOA21D1BWP)                               0.06       2.05 r
  ifly/frnt_spd[2] (flght_cntrl)                          0.00       2.05 r
  iESC/frnt_spd[2] (ESCs)                                 0.00       2.05 r
  iESC/inst1/SPEED[2] (ESC_interface_0)                   0.00       2.05 r
  iESC/inst1/add_20/A[2] (ESC_interface_0_DW01_add_1)     0.00       2.05 r
  iESC/inst1/add_20/U1_2/S (FA1D1BWP)                     0.11       2.16 r
  iESC/inst1/add_20/SUM[2] (ESC_interface_0_DW01_add_1)
                                                          0.00       2.16 r
  iESC/inst1/U120/ZN (IND2D2BWP)                          0.04       2.20 r
  iESC/inst1/U111/ZN (ND2D2BWP)                           0.02       2.22 f
  iESC/inst1/U134/ZN (ND2D1BWP)                           0.03       2.24 r
  iESC/inst1/U106/ZN (IOA21D1BWP)                         0.06       2.30 r
  iESC/inst1/U8/ZN (INVD1BWP)                             0.02       2.32 f
  iESC/inst1/U7/Z (OR2XD1BWP)                             0.05       2.38 f
  iESC/inst1/U6/ZN (OAI21D2BWP)                           0.02       2.40 r
  iESC/inst1/U16/ZN (NR2XD1BWP)                           0.03       2.43 f
  iESC/inst1/U97/ZN (OAI221XD4BWP)                        0.03       2.46 r
  iESC/inst1/U56/ZN (CKND2D2BWP)                          0.02       2.49 f
  iESC/inst1/U57/ZN (INR2XD1BWP)                          0.04       2.53 f
  iESC/inst1/U55/ZN (NR3D1BWP)                            0.04       2.57 r
  iESC/inst1/U53/ZN (ND2D2BWP)                            0.03       2.60 f
  iESC/inst1/U49/ZN (CKND2D2BWP)                          0.02       2.62 r
  iESC/inst1/U65/ZN (INR2D2BWP)                           0.01       2.63 f
  iESC/inst1/PWM_reg/D (DFCNQD1BWP)                       0.00       2.63 f
  data arrival time                                                  2.63

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  iESC/inst1/PWM_reg/CP (DFCNQD1BWP)                      0.00       2.35 r
  library setup time                                      0.00       2.35
  data required time                                                 2.35
  --------------------------------------------------------------------------
  data required time                                                 2.35
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 3
        -max_paths 3
Design : QuadCopter
Version: M-2016.12
Date   : Fri Dec  8 10:56:28 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: wrapper/uart/iRX/rx_ff1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wrapper/uart/iRX/rx_ff2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ESC_interface_3    ZeroWireload          tcbn40lpbwptc
  ESC_interface_2    ZeroWireload          tcbn40lpbwptc
  ESC_interface_1    ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_1       ZeroWireload          tcbn40lpbwptc
  UART_rcv           ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  ESC_interface_0    ZeroWireload          tcbn40lpbwptc
  inertial_integrator_SMPL_CNT_WIDTH11
                     ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_0       ZeroWireload          tcbn40lpbwptc
  timer_module       ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  reset_synch        ZeroWireload          tcbn40lpbwptc
  A2D_Intf           ZeroWireload          tcbn40lpbwptc
  ESCs               ZeroWireload          tcbn40lpbwptc
  flght_cntrl        ZeroWireload          tcbn40lpbwptc
  inert_intf         ZeroWireload          tcbn40lpbwptc
  cmd_cfg            ZeroWireload          tcbn40lpbwptc
  QuadCopter         TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  UART_wrapper       ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wrapper/uart/iRX/rx_ff1_reg/CP (DFSNQD1BWP)             0.00 #     0.00 r
  wrapper/uart/iRX/rx_ff1_reg/Q (DFSNQD1BWP)              0.12       0.12 f
  wrapper/uart/iRX/rx_ff2_reg/D (DFSNQD1BWP)              0.00       0.12 f
  data arrival time                                                  0.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  wrapper/uart/iRX/rx_ff2_reg/CP (DFSNQD1BWP)             0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: iNEMO/INT_FF1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iNEMO/INT_FF2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ESC_interface_3    ZeroWireload          tcbn40lpbwptc
  ESC_interface_2    ZeroWireload          tcbn40lpbwptc
  ESC_interface_1    ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_1       ZeroWireload          tcbn40lpbwptc
  UART_rcv           ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  ESC_interface_0    ZeroWireload          tcbn40lpbwptc
  inertial_integrator_SMPL_CNT_WIDTH11
                     ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_0       ZeroWireload          tcbn40lpbwptc
  timer_module       ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  reset_synch        ZeroWireload          tcbn40lpbwptc
  A2D_Intf           ZeroWireload          tcbn40lpbwptc
  ESCs               ZeroWireload          tcbn40lpbwptc
  flght_cntrl        ZeroWireload          tcbn40lpbwptc
  inert_intf         ZeroWireload          tcbn40lpbwptc
  cmd_cfg            ZeroWireload          tcbn40lpbwptc
  QuadCopter         TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  UART_wrapper       ZeroWireload          tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  iNEMO/INT_FF1_reg/CP (DFCNQD1BWP)        0.00 #     0.00 r
  iNEMO/INT_FF1_reg/Q (DFCNQD1BWP)         0.12       0.12 f
  iNEMO/INT_FF2_reg/D (DFCNQD1BWP)         0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  iNEMO/INT_FF2_reg/CP (DFCNQD1BWP)        0.00       0.15 r
  library hold time                        0.03       0.18
  data required time                                  0.18
  -----------------------------------------------------------
  data required time                                  0.18
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: wrapper/uart/iRX/rx_ff1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wrapper/uart/iRX/rx_ff2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ESC_interface_3    ZeroWireload          tcbn40lpbwptc
  ESC_interface_2    ZeroWireload          tcbn40lpbwptc
  ESC_interface_1    ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_1       ZeroWireload          tcbn40lpbwptc
  UART_rcv           ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  ESC_interface_0    ZeroWireload          tcbn40lpbwptc
  inertial_integrator_SMPL_CNT_WIDTH11
                     ZeroWireload          tcbn40lpbwptc
  SPI_mstr16_0       ZeroWireload          tcbn40lpbwptc
  timer_module       ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  reset_synch        ZeroWireload          tcbn40lpbwptc
  A2D_Intf           ZeroWireload          tcbn40lpbwptc
  ESCs               ZeroWireload          tcbn40lpbwptc
  flght_cntrl        ZeroWireload          tcbn40lpbwptc
  inert_intf         ZeroWireload          tcbn40lpbwptc
  cmd_cfg            ZeroWireload          tcbn40lpbwptc
  QuadCopter         TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  UART_wrapper       ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wrapper/uart/iRX/rx_ff1_reg/CP (DFSNQD1BWP)             0.00 #     0.00 r
  wrapper/uart/iRX/rx_ff1_reg/Q (DFSNQD1BWP)              0.09       0.09 r
  wrapper/uart/iRX/rx_ff2_reg/D (DFSNQD1BWP)              0.00       0.09 r
  data arrival time                                                  0.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  wrapper/uart/iRX/rx_ff2_reg/CP (DFSNQD1BWP)             0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05



Information: There are 379 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition NCCOM set on design QuadCopter has different process,
voltage and temperatures parameters than the parameters at which target library 
tpfn45gsgv18tc is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SPI_mstr16_1'
  Processing 'ESC_interface_0_DW01_add_1'
  Processing 'ESC_interface_0_DW01_inc_0'
  Processing 'ESC_interface_0'
  Processing 'ESC_interface_3_DW01_add_1'
  Processing 'ESC_interface_3_DW01_inc_0'
  Processing 'ESC_interface_3'
  Processing 'ESC_interface_2_DW01_add_8'
  Processing 'ESC_interface_2_DW01_inc_0'
  Processing 'ESC_interface_2'
  Processing 'ESC_interface_1_DW01_add_7'
  Processing 'ESC_interface_1_DW01_inc_0'
  Processing 'ESC_interface_1'
  Processing 'flght_cntrl_DW02_mult_2'
  Processing 'flght_cntrl_DW02_mult_1'
  Processing 'flght_cntrl_DW02_mult_0'
  Processing 'flght_cntrl_DW01_sub_31'
  Processing 'flght_cntrl_DW01_sub_29'
  Processing 'flght_cntrl_DW01_sub_25'
  Processing 'flght_cntrl_DW01_add_17'
  Processing 'flght_cntrl_DW01_add_23'
  Processing 'flght_cntrl_DW01_add_26'
  Processing 'flght_cntrl_DW01_sub_44'
  Processing 'flght_cntrl_DW01_add_30'
  Processing 'flght_cntrl_DW01_sub_42'
  Processing 'flght_cntrl_DW01_sub_48'
  Processing 'flght_cntrl_DW01_add_35'
  Processing 'flght_cntrl_DW01_sub_61'
  Processing 'flght_cntrl_DW01_add_41'
  Processing 'flght_cntrl_DW01_sub_67'
  Processing 'flght_cntrl_DW01_sub_65'
  Processing 'flght_cntrl_DW01_sub_64'
  Processing 'flght_cntrl_DW01_sub_66'
  Processing 'flght_cntrl_DW01_sub_63'
  Processing 'SPI_mstr16_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_6'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_inc_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11'
  Processing 'inert_intf_DW01_inc_0'
  Processing 'timer_module_DW01_inc_0'
  Processing 'timer_module'
  Processing 'UART_rcv_DW01_dec_0'
  Processing 'UART_rcv'
  Processing 'UART_tx_DW01_dec_0'
  Processing 'UART_tx'
  Processing 'UART'
  Processing 'QuadCopter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   15930.9      0.86      18.4      10.9                          
    0:00:19   15899.1      0.91      23.3      13.6                          
    0:00:19   15873.2      0.91      24.4      13.6                          
    0:00:19   15870.9      0.91      24.4      13.5                          
    0:00:19   15870.9      0.91      24.4      13.5                          
    0:00:19   15863.1      0.91      24.3      13.5                          
    0:00:19   15863.1      0.91      24.3      13.5                          
    0:00:21   12264.4      1.04      26.4      11.4                          
    0:00:22   12217.1      1.01      23.5      10.4                          
    0:00:22   12191.2      0.96      22.3       8.9                          
    0:00:23   12221.9      0.95      20.9       8.9                          
    0:00:23   12205.6      0.93      20.4       8.9                          
    0:00:23   12226.8      0.93      20.0       8.9                          
    0:00:23   12213.9      0.92      19.0       8.9                          
    0:00:24   12232.5      0.92      18.6       8.9                          
    0:00:24   12226.5      0.92      18.2       8.9                          
    0:00:24   12236.9      0.91      18.2       8.9                          
    0:00:24   12240.9      0.91      18.2       8.9                          
    0:00:24   12241.6      0.90      18.2       8.9                          
    0:00:24   12241.6      0.90      18.2       8.9                          
    0:00:24   12215.2      0.90      18.2       8.8                          
    0:00:24   12215.2      0.90      18.2       8.8                          
    0:00:24   12262.4      0.92      18.2       2.4                          
    0:00:24   12264.7      0.92      18.3       2.4                          
    0:00:25   12266.0      0.92      18.3       2.3                          
    0:00:25   12266.0      0.92      18.3       2.3                          
    0:00:25   12266.0      0.92      18.3       2.3                          
    0:00:25   12266.0      0.92      18.3       2.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25   12266.0      0.92      18.3       2.3                          
    0:00:25   12307.1      0.85      17.7       2.6 iESC/inst1/PWM_reg/D     
    0:00:25   12319.6      0.84      17.6       2.7 iESC/inst1/PWM_reg/D     
    0:00:25   12320.5      0.83      17.6       2.7 iESC/inst1/PWM_reg/D     
    0:00:26   12327.4      0.82      17.6       2.7 iESC/inst1/PWM_reg/D     
    0:00:26   12334.8      0.81      17.6       2.7 iESC/inst1/PWM_reg/D     
    0:00:26   12334.6      0.81      17.6       2.7 iESC/inst1/PWM_reg/D     
    0:00:26   12380.8      0.78      17.1       2.8 iESC/inst1/PWM_reg/D     
    0:00:27   12389.6      0.78      17.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:27   12397.9      0.77      17.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:27   12402.5      0.77      17.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:27   12405.0      0.76      17.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:27   12408.7      0.76      17.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:27   12414.0      0.76      17.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:27   12421.0      0.74      16.6       2.8 iESC/inst1/PWM_reg/D     
    0:00:28   12430.4      0.72      16.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:28   12453.1      0.72      16.2       2.8 iESC/inst1/PWM_reg/D     
    0:00:28   12465.7      0.71      16.2       2.8 iESC/inst1/PWM_reg/D     
    0:00:28   12468.8      0.71      16.2       2.8 iESC/inst1/PWM_reg/D     
    0:00:28   12479.8      0.66      16.1       2.8 iESC/inst1/PWM_reg/D     
    0:00:29   12499.2      0.66      16.1       2.8 iESC/inst1/PWM_reg/D     
    0:00:29   12506.9      0.65      16.1       2.8 iESC/inst1/PWM_reg/D     
    0:00:29   12512.9      0.65      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:29   12522.6      0.65      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:29   12523.5      0.64      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:29   12524.6      0.64      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:30   12528.1      0.63      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:30   12529.2      0.63      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:30   12528.5      0.63      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:30   12533.9      0.63      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:30   12543.6      0.63      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:30   12550.0      0.63      16.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:31   12546.3      0.63      15.9       2.8 iESC/inst3/PWM_reg/D     
    0:00:31   12553.0      0.63      15.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:31   12554.4      0.63      15.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:31   12566.9      0.62      15.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:31   12583.0      0.62      15.9       2.9 iESC/inst1/PWM_reg/D     
    0:00:31   12586.7      0.62      15.9       2.9 iESC/inst1/PWM_reg/D     
    0:00:31   12597.8      0.62      15.9       2.7 iESC/inst1/PWM_reg/D     
    0:00:32   12605.5      0.62      15.9       2.7 iESC/inst1/PWM_reg/D     
    0:00:32   12652.3      0.58      15.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:32   12666.2      0.58      15.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:32   12668.5      0.57      15.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:32   12672.6      0.57      15.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:33   12678.6      0.57      15.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:33   12684.9      0.57      15.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:33   12688.8      0.56      15.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:33   12688.1      0.56      15.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:33   12693.0      0.56      15.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:33   12691.8      0.56      14.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:34   12692.3      0.56      14.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:34   12686.3      0.56      14.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:34   12686.7      0.56      14.9       2.8 iESC/inst3/PWM_reg/D     
    0:00:34   12677.3      0.55      14.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:34   12677.7      0.55      14.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:34   12677.2      0.55      14.9       2.8 iESC/inst2/PWM_reg/D     
    0:00:35   12692.5      0.54      14.7       2.8 iESC/inst1/PWM_reg/D     
    0:00:35   12702.7      0.54      14.7       2.8 iESC/inst1/PWM_reg/D     
    0:00:35   12703.6      0.53      14.7       2.8 iESC/inst3/PWM_reg/D     
    0:00:35   12704.2      0.53      14.7       2.8 iESC/inst2/PWM_reg/D     
    0:00:35   12710.0      0.53      14.4       2.9 iESC/inst1/PWM_reg/D     
    0:00:35   12719.7      0.53      14.3       2.8 iESC/inst3/PWM_reg/D     
    0:00:36   12725.0      0.52      14.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:36   12727.8      0.52      14.3       2.8 iESC/inst3/PWM_reg/D     
    0:00:36   12731.7      0.52      14.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:36   12732.0      0.52      14.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:36   12732.0      0.52      14.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:36   12732.9      0.52      14.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:36   12728.1      0.52      14.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:37   12732.0      0.52      14.3       2.8 iESC/inst1/PWM_reg/D     
    0:00:37   12744.7      0.51      14.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:37   12746.1      0.51      14.3       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12746.1      0.51      14.3       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12746.5      0.51      14.3       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12747.7      0.51      14.3       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12753.2      0.51      14.2       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12758.3      0.51      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12760.2      0.50      14.2       2.9 iESC/inst1/PWM_reg/D     
    0:00:37   12762.4      0.50      14.1       2.9 iESC/inst3/PWM_reg/D     
    0:00:37   12764.0      0.50      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12764.0      0.50      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12764.3      0.50      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12764.0      0.50      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12766.4      0.50      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12772.6      0.50      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12774.7      0.50      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12778.6      0.49      14.1       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12779.7      0.49      14.0       2.9 iESC/inst1/PWM_reg/D     
    0:00:38   12777.4      0.49      14.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:38   12778.8      0.49      14.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:38   12796.2      0.49      14.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12796.6      0.49      14.0       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12794.8      0.49      13.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12795.0      0.49      13.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12794.5      0.49      13.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12794.3      0.49      13.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12793.9      0.49      13.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12796.1      0.49      13.9       2.8 iESC/inst3/PWM_reg/D     
    0:00:39   12794.5      0.49      13.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12795.5      0.49      13.9       2.8 iESC/inst1/PWM_reg/D     
    0:00:39   12795.9      0.49      13.8       2.8 iESC/inst1/PWM_reg/D     
    0:00:40   12806.1      0.49      13.6       2.9 iESC/inst1/PWM_reg/D     
    0:00:40   12806.1      0.49      13.6       2.9 iESC/inst1/PWM_reg/D     
    0:00:40   12805.2      0.49      13.6       2.9 iESC/inst1/PWM_reg/D     
    0:00:40   12807.7      0.48      13.6       2.9                          
    0:00:41   12807.5      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:41   12808.2      0.48      12.5       3.0 iESC/inst1/PWM_reg/D     
    0:00:41   12807.5      0.48      12.5       3.0 iESC/inst3/PWM_reg/D     
    0:00:41   12807.0      0.48      12.5       3.0 iESC/inst1/PWM_reg/D     
    0:00:42   12807.2      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:42   12807.9      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:42   12807.7      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:42   12806.1      0.48      12.5       2.9 iESC/inst2/PWM_reg/D     
    0:00:42   12805.6      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:42   12805.2      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:42   12805.1      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:42   12804.0      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:42   12804.5      0.48      12.5       2.9 iESC/inst1/PWM_reg/D     
    0:00:43   12814.2      0.47      12.5       3.1 iNEMO/int1/roll_int_reg[24]/D
    0:00:43   12816.2      0.47      12.5       3.1 iESC/inst2/PWM_reg/D     
    0:00:43   12815.5      0.47      12.5       3.1 iESC/inst1/PWM_reg/D     
    0:00:43   12814.0      0.47      12.5       3.1 iESC/inst1/PWM_reg/D     
    0:00:43   12814.0      0.47      12.5       3.1 iESC/inst3/PWM_reg/D     
    0:00:43   12814.9      0.47      12.5       3.1 iESC/inst1/PWM_reg/D     
    0:00:43   12817.2      0.47      12.4       3.1 iNEMO/int1/ptch_int_reg[26]/D
    0:00:43   12817.0      0.47      12.5       3.1 iESC/inst1/PWM_reg/D     
    0:00:44   12829.0      0.47      12.5       3.1                          
    0:00:45   12831.3      0.47      12.5       3.1 iESC/inst1/PWM_reg/D     
    0:00:45   12849.7      0.46      12.2       3.1 iESC/inst1/PWM_reg/D     
    0:00:46   12855.3      0.46      12.2       3.1 iESC/inst1/PWM_reg/D     
    0:00:46   12861.9      0.46      12.2       3.1 iESC/inst1/PWM_reg/D     
    0:00:46   12876.8      0.46      12.1       3.0 iESC/inst1/PWM_reg/D     
    0:00:46   12877.0      0.46      12.1       3.0 iESC/inst1/PWM_reg/D     
    0:00:46   12877.6      0.46      12.1       3.0 iESC/inst1/PWM_reg/D     
    0:00:46   12879.7      0.46      12.1       3.0 iESC/inst1/PWM_reg/D     
    0:00:47   12883.6      0.46      12.1       3.0 iESC/inst1/PWM_reg/D     
    0:00:47   12885.0      0.46      12.1       3.0 iESC/inst1/PWM_reg/D     
    0:00:47   12887.4      0.45      12.0       3.0 iESC/inst1/PWM_reg/D     
    0:00:47   12888.5      0.45      12.0       3.0 iNEMO/int1/roll_int_reg[24]/D
    0:00:47   12902.2      0.45      12.0       3.0 iESC/inst3/PWM_reg/D     
    0:00:47   12910.5      0.45      12.0       3.0 iNEMO/int1/ptch_int_reg[26]/D
    0:00:47   12918.8      0.45      11.9       2.9 iESC/inst1/PWM_reg/D     
    0:00:47   12916.5      0.45      11.9       2.9 iESC/inst1/PWM_reg/D     
    0:00:47   12914.4      0.45      11.9       2.9 iESC/inst3/PWM_reg/D     
    0:00:47   12917.6      0.45      11.9       2.9 iESC/inst1/PWM_reg/D     
    0:00:47   12917.9      0.45      11.9       2.9 iESC/inst2/PWM_reg/D     
    0:00:48   12922.4      0.45      11.8       2.9 iESC/inst3/PWM_reg/D     
    0:00:48   12921.3      0.44      11.7       2.9 iESC/inst1/PWM_reg/D     
    0:00:48   12925.4      0.44      11.7       2.9 iESC/inst3/PWM_reg/D     
    0:00:48   12928.0      0.44      11.7       2.9 iESC/inst3/PWM_reg/D     
    0:00:48   12919.2      0.44      11.7       2.9 iESC/inst1/PWM_reg/D     
    0:00:48   12914.6      0.44      11.7       2.9 iESC/inst1/PWM_reg/D     
    0:00:48   12914.1      0.44      11.7       2.9 iESC/inst1/PWM_reg/D     
    0:00:48   12914.2      0.44      11.7       3.0 iESC/inst1/PWM_reg/D     
    0:00:48   12912.0      0.44      11.7       3.0 iESC/inst1/PWM_reg/D     
    0:00:48   12911.2      0.44      11.6       3.0 iESC/inst1/PWM_reg/D     
    0:00:48   12916.2      0.44      11.6       3.0 iESC/inst1/PWM_reg/D     
    0:00:49   12916.9      0.44      11.6       3.0 iESC/inst1/PWM_reg/D     
    0:00:49   12910.0      0.44      11.6       3.0 iESC/inst1/PWM_reg/D     
    0:00:49   12912.8      0.44      11.6       3.0 iESC/inst1/PWM_reg/D     
    0:00:49   12914.1      0.44      11.6       3.0 iESC/inst1/PWM_reg/D     
    0:00:49   12915.7      0.44      11.6       3.0 iESC/inst1/PWM_reg/D     
    0:00:49   12916.0      0.43      11.5       3.0 iESC/inst1/PWM_reg/D     
    0:00:49   12916.4      0.43      11.5       3.0 iESC/inst1/PWM_reg/D     
    0:00:49   12914.6      0.43      11.5       3.0 iESC/inst1/PWM_reg/D     
    0:00:50   12896.6      0.43      11.5       3.0                          
    0:00:51   12900.8      0.43      11.4       3.0 iESC/inst1/PWM_reg/D     
    0:00:51   12898.7      0.43      11.4       3.0 iESC/inst1/PWM_reg/D     
    0:00:51   12918.1      0.43      11.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:51   12929.9      0.42      11.2       3.0 iESC/inst3/PWM_reg/D     
    0:00:51   12938.8      0.42      11.1       3.0 iESC/inst3/PWM_reg/D     
    0:00:52   12938.1      0.42      11.1       3.0 iESC/inst1/PWM_reg/D     
    0:00:52   12937.7      0.42      11.0       3.0 iESC/inst1/PWM_reg/D     
    0:00:52   12943.9      0.42      11.0       3.0 iESC/inst3/PWM_reg/D     
    0:00:52   12948.8      0.42      10.9       3.0 iESC/inst3/PWM_reg/D     
    0:00:52   12948.6      0.42      10.9       3.0 iESC/inst1/PWM_reg/D     
    0:00:52   12952.9      0.42      10.7       3.0 iESC/inst3/PWM_reg/D     
    0:00:52   12953.6      0.41      10.7       3.0 iESC/inst1/PWM_reg/D     
    0:00:53   12961.3      0.41      10.4       3.0 iESC/inst1/PWM_reg/D     
    0:00:53   12969.5      0.41      10.4       3.0 iESC/inst3/PWM_reg/D     
    0:00:53   12972.3      0.41      10.4       3.0 iESC/inst1/PWM_reg/D     
    0:00:53   12971.8      0.41      10.4       3.0 iESC/inst1/PWM_reg/D     
    0:00:54   12974.9      0.41      10.4       3.0 iESC/inst3/PWM_reg/D     
    0:00:54   12980.0      0.41      10.4       2.9 iESC/inst1/PWM_reg/D     
    0:00:54   12976.5      0.41      10.4       2.9 iESC/inst1/PWM_reg/D     
    0:00:54   12977.6      0.41      10.4       2.9 iESC/inst1/PWM_reg/D     
    0:00:54   12978.3      0.41      10.4       2.9 iESC/inst1/PWM_reg/D     
    0:00:56   12980.7      0.41      10.4       2.9                          
    0:00:57   12980.2      0.41      10.4       3.0 iESC/inst1/PWM_reg/D     
    0:00:57   12992.9      0.40      10.4       3.0 iESC/inst1/PWM_reg/D     
    0:00:57   12999.3      0.40      10.4       2.9 iESC/inst1/PWM_reg/D     
    0:00:57   13011.6      0.40      10.4       2.9 iESC/inst1/PWM_reg/D     
    0:00:57   13019.6      0.40      10.4       2.9 iESC/inst3/PWM_reg/D     
    0:00:57   13035.1      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:57   13042.1      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:58   13042.1      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:58   13043.0      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:58   13043.9      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:58   13046.7      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:58   13056.4      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:58   13056.8      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:00:58   13056.8      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:01:00   13073.7      0.40      10.3       3.0                          
    0:01:01   13073.5      0.40      10.3       3.0 iESC/inst1/PWM_reg/D     
    0:01:02   13073.5      0.40      10.2       3.0 iNEMO/int1/ptch_int_reg[26]/D
    0:01:02   13076.0      0.39      10.2       3.0 iESC/inst1/PWM_reg/D     
    0:01:02   13091.0      0.39      10.0       3.0 iESC/inst1/PWM_reg/D     
    0:01:02   13090.6      0.39      10.0       3.0 iESC/inst1/PWM_reg/D     
    0:01:02   13092.6      0.39      10.0       3.0 iESC/inst2/PWM_reg/D     
    0:01:03   13094.0      0.39      10.0       3.0 iESC/inst3/PWM_reg/D     
    0:01:03   13096.8      0.39       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:03   13096.5      0.39       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:03   13095.6      0.39       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:03   13095.6      0.39       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:03   13096.6      0.39       9.9       3.0 iESC/inst3/PWM_reg/D     
    0:01:04   13099.1      0.39       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:04   13100.0      0.39       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:04   13101.4      0.39       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:07   13107.0      0.39       9.9       3.0                          
    0:01:07   13110.4      0.38       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:07   13110.4      0.38       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:07   13110.9      0.38       9.9       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13112.0      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13115.9      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13116.8      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13115.9      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13117.1      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13118.7      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13118.5      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13120.8      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13122.2      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:08   13123.5      0.38       9.8       3.0 iESC/inst2/PWM_reg/D     
    0:01:09   13123.5      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:09   13125.7      0.38       9.8       3.0 iESC/inst1/PWM_reg/D     
    0:01:09   13127.2      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:09   13127.7      0.38       9.7       3.0 iESC/inst3/PWM_reg/D     
    0:01:09   13128.2      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:09   13128.2      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:09   13131.2      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:10   13131.7      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:10   13135.6      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:10   13136.0      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:10   13137.9      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:10   13138.4      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:10   13138.1      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:10   13138.1      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:10   13140.0      0.38       9.7       3.0 iNEMO/int1/ptch_int_reg[24]/D
    0:01:14   13141.1      0.38       9.7       3.0                          
    0:01:14   13140.6      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:14   13143.9      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:14   13143.9      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:15   13143.9      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:15   13144.4      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:15   13142.2      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:15   13140.2      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:15   13139.5      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:15   13139.9      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:16   13139.9      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:21   13139.9      0.38       9.7       3.0                          
    0:01:21   13145.2      0.38       9.7       3.0 iESC/inst1/PWM_reg/D     
    0:01:21   13146.9      0.37       9.6       2.9 iESC/inst1/PWM_reg/D     
    0:01:28   13143.9      0.37       9.6       2.9                          
    0:01:29   13144.4      0.37       9.6       2.9 iESC/inst1/PWM_reg/D     
    0:01:29   13144.8      0.37       9.6       2.9 iESC/inst1/PWM_reg/D     
    0:01:29   13146.6      0.37       9.6       2.9 iESC/inst1/PWM_reg/D     
    0:01:29   13146.9      0.37       9.6       2.9 iESC/inst1/PWM_reg/D     
    0:01:29   13146.9      0.37       9.6       2.9 iESC/inst1/PWM_reg/D     
    0:01:29   13147.4      0.37       9.6       2.9 iESC/inst1/PWM_reg/D     
    0:01:29   13149.2      0.37       9.5       2.9 iESC/inst3/PWM_reg/D     
    0:01:29   13149.7      0.37       9.5       2.9 iESC/inst3/PWM_reg/D     
    0:01:30   13150.3      0.37       9.5       2.9 iESC/inst1/PWM_reg/D     
    0:01:30   13155.0      0.37       9.5       2.9 iESC/inst1/PWM_reg/D     
    0:01:30   13156.8      0.37       9.5       2.9 iESC/inst1/PWM_reg/D     
    0:01:30   13158.2      0.37       9.5       2.9 iESC/inst1/PWM_reg/D     
    0:01:30   13156.1      0.37       9.5       2.9 iESC/inst1/PWM_reg/D     
    0:01:30   13161.2      0.37       9.4       2.9 iESC/inst1/PWM_reg/D     
    0:01:38   13159.8      0.37       9.4       2.9 iESC/inst1/PWM_reg/D     
    0:01:38   13159.3      0.37       9.4       2.9 iESC/inst1/PWM_reg/D     
    0:01:39   13155.0      0.37       9.4       2.9 iESC/inst3/PWM_reg/D     
    0:01:39   13157.0      0.37       9.4       2.9 iESC/inst1/PWM_reg/D     
    0:01:40   13164.6      0.37       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:40   13164.6      0.37       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:40   13166.3      0.37       9.3       2.9 iNEMO/int1/roll_int_reg[24]/D
    0:01:40   13167.9      0.37       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:40   13170.0      0.37       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:40   13169.5      0.37       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:40   13170.4      0.37       9.3       2.9 iESC/inst2/PWM_reg/D     
    0:01:40   13173.7      0.37       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:40   13174.8      0.37       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:40   13178.1      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:41   13182.7      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:42   13182.4      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:42   13181.8      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:42   13181.5      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:42   13181.7      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:42   13180.8      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:43   13181.8      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:43   13179.5      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:43   13182.7      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:43   13183.1      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:43   13183.6      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:44   13183.6      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:45   13183.8      0.36       9.3       2.9 iESC/inst1/PWM_reg/D     
    0:01:49   13183.8      0.36       9.3       2.9                          
    0:01:50   13182.5      0.36       9.3       2.9                          
    0:01:50   13175.1      0.36       9.3       2.9                          
    0:01:50   13170.6      0.36       9.5       2.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:50   13170.6      0.36       9.5       2.9                          
    0:01:51   13166.3      0.36       9.5       0.0 iESC/inst1/PWM_reg/D     
    0:01:51   13168.8      0.36       9.5       0.0 iESC/inst1/PWM_reg/D     
    0:01:51   13169.3      0.36       9.5       0.0 iNEMO/int1/net119541     
    0:01:51   13170.6      0.36       9.5       0.0 iESC/inst1/PWM_reg/D     
    0:01:52   13176.0      0.36       9.5       0.0 iESC/inst1/PWM_reg/D     
    0:01:52   13176.0      0.36       9.5       0.0                          
    0:01:52   13178.7      0.36       9.5       0.0                          
    0:01:52   13181.1      0.36       9.4       0.0                          
    0:01:52   13182.9      0.36       9.4       0.0                          
    0:01:52   13185.9      0.36       9.4       0.0                          
    0:01:53   13188.0      0.36       9.4       0.0                          
    0:01:53   13186.8      0.36       9.3       0.0                          
    0:01:53   13186.1      0.36       9.2       0.0                          
    0:01:53   13196.0      0.36       9.2       0.0                          
    0:01:53   13204.8      0.36       9.0       0.0                          
    0:01:53   13208.8      0.36       9.0       0.0                          
    0:01:53   13216.6      0.36       8.8       0.0                          
    0:01:54   13217.3      0.36       8.8       0.0                          
    0:01:54   13223.6      0.36       8.6       0.0                          
    0:01:54   13236.2      0.36       8.3       0.0                          
    0:01:54   13245.0      0.36       8.0       0.0                          
    0:01:54   13253.1      0.36       7.9       0.0                          
    0:01:54   13257.2      0.36       7.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:54   13257.2      0.36       7.8       0.0                          
    0:01:54   13257.2      0.36       7.8       0.0                          
    0:01:55   13147.8      0.37       7.7       0.0                          
    0:01:55   13128.6      0.37       7.7       0.0                          
    0:01:55   13125.4      0.37       7.7       0.0                          
    0:01:55   13125.4      0.37       7.7       0.0                          
    0:01:55   13125.4      0.37       7.7       0.0                          
    0:01:55   13125.4      0.37       7.7       0.0                          
    0:01:55   13125.4      0.37       7.7       0.0                          
    0:01:55   12961.5      0.47       8.4       0.0                          
    0:01:55   12921.5      0.47       8.5       0.0                          
    0:01:55   12912.8      0.47       8.6       0.0                          
    0:01:55   12912.8      0.47       8.6       0.0                          
    0:01:55   12912.8      0.47       8.6       0.0                          
    0:01:55   12912.8      0.47       8.6       0.0                          
    0:01:55   12912.8      0.47       8.6       0.0                          
    0:01:55   12912.8      0.47       8.6       0.0                          
    0:01:55   12925.9      0.39       8.4       0.0 iESC/inst1/PWM_reg/D     
    0:01:56   12931.2      0.38       8.4       0.0                          
    0:01:56   12935.9      0.37       8.4       0.0                          
    0:01:56   12938.8      0.37       8.4       0.0                          
    0:01:56   12934.5      0.37       8.4       0.0                          
    0:01:56   12933.5      0.37       8.4       0.0                          
    0:01:56   12936.1      0.37       8.4       0.0                          
    0:01:57   12943.4      0.37       8.4       0.0                          
    0:01:57   12943.9      0.37       8.3       0.0                          
    0:01:57   12949.7      0.37       8.3       0.0                          
    0:01:57   12952.5      0.37       8.3       0.0                          
    0:01:57   12954.5      0.37       8.3       0.0 iESC/inst1/PWM_reg/D     
    0:01:57   12963.3      0.37       8.3       0.0 iESC/inst1/PWM_reg/D     
    0:01:57   12964.2      0.36       8.3       0.0 iESC/inst1/PWM_reg/D     
    0:01:58   12964.3      0.36       8.3       0.0                          
    0:01:58   12960.5      0.36       8.3       0.0                          
    0:01:58   12946.2      0.36       8.3       0.0                          
    0:01:58   12939.5      0.36       8.3       0.0                          
    0:01:58   12939.5      0.36       8.3       0.0                          
    0:01:58   12939.6      0.36       8.3       0.0                          
    0:01:58   12943.0      0.36       8.3       0.0                          
    0:01:59   12947.6      0.36       8.3       0.0                          
    0:01:59   12947.1      0.36       8.3       0.0                          
    0:01:59   12958.5      0.36       7.5       0.0                          
    0:01:59   12958.0      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:01:59   12956.8      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:01:59   12957.3      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:01:59   12957.1      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:01:59   12953.8      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12952.5      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12952.3      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12952.7      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12952.7      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12954.6      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12954.3      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12951.8      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12950.6      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:00   12950.6      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:01   12950.9      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:01   12950.9      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:01   12950.6      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:01   12950.6      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:01   12953.4      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:01   12953.1      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:01   12951.8      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:02   12955.7      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:02   12955.7      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:02   12952.5      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     
    0:02:02   12952.2      0.36       7.5       0.0 iESC/inst1/PWM_reg/D     


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'QuadCopter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
check_design summary:
Version:     M-2016.12
Date:        Fri Dec  8 10:58:33 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    317
    Unconnected ports (LINT-28)                                   317

Cells                                                              54
    Nets connected to multiple pins on same cell (LINT-33)         54
--------------------------------------------------------------------------------

Warning: In design 'QuadCopter', port 'LED[7]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[6]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[5]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[4]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[3]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[2]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[1]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', port 'LED[0]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_65', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_65', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_61', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_61', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_61', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_61', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_25', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_25', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW02_mult_2', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[25]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[26]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[25]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_15', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_15', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_18', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_18', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_18', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_6', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_6', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_6', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_6', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_6', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_24', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_24', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_24', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_8', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_8', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_8', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_8', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_8', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_27', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_27', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_27', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_27', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_27', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_33', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_33', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_33', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_33', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_33', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_33', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'SUM[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'SUM[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_39', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_40', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_40', port 'DIFF[4]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_40', port 'DIFF[3]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_40', port 'DIFF[2]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_40', port 'DIFF[1]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_40', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_47', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_47', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_47', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_47', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_47', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_47', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_47', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_47', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_51', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_51', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_51', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_51', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_51', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_sub_51', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_19', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_19', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_19', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_19', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter_DW01_add_19', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iNEMO/SPI'. (LINT-33)
   Net 'iNEMO/n24' is connected to pins 'cmd[15]', 'cmd[13]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iNEMO/SPI'. (LINT-33)
   Net 'net87497' is connected to pins 'cmd[14]', 'cmd[7]'', 'cmd[4]', 'cmd[3]', 'cmd[2]', 'cmd[0]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iNEMO/SPI'. (LINT-33)
   Net 'iNEMO/cmd_6' is connected to pins 'cmd[12]', 'cmd[6]'', 'cmd[5]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iESC/inst4'. (LINT-33)
   Net 'n121' is connected to pins 'OFF[9]', 'OFF[5]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iESC/inst4'. (LINT-33)
   Net 'net87497' is connected to pins 'OFF[8]', 'OFF[7]'', 'OFF[6]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iESC/inst3'. (LINT-33)
   Net 'n121' is connected to pins 'OFF[9]', 'OFF[5]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iESC/inst3'. (LINT-33)
   Net 'net87497' is connected to pins 'OFF[8]', 'OFF[7]'', 'OFF[6]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iESC/inst2'. (LINT-33)
   Net 'n121' is connected to pins 'OFF[9]', 'OFF[5]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iESC/inst2'. (LINT-33)
   Net 'net87497' is connected to pins 'OFF[8]', 'OFF[7]'', 'OFF[6]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iESC/inst1'. (LINT-33)
   Net 'n121' is connected to pins 'OFF[9]', 'OFF[5]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iESC/inst1'. (LINT-33)
   Net 'net87497' is connected to pins 'OFF[8]', 'OFF[7]'', 'OFF[6]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iA2D/SPI'. (LINT-33)
   Net 'net87497' is connected to pins 'cmd[15]', 'cmd[14]'', 'cmd[13]', 'cmd[12]', 'cmd[11]', 'cmd[10]', 'cmd[9]', 'cmd[8]', 'cmd[7]', 'cmd[6]', 'cmd[5]', 'cmd[4]', 'cmd[3]', 'cmd[2]', 'cmd[1]', 'cmd[0]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_100'. (LINT-33)
   Net 'yaw[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_100'. (LINT-33)
   Net 'd_yaw[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/mult_110'. (LINT-33)
   Net 'n121' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'TC'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/mult_94'. (LINT-33)
   Net 'n121' is connected to pins 'A[2]', 'A[1]'', 'A[0]', 'TC'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_1_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'n410' is connected to pins 'B[12]', 'B[11]'', 'B[10]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_0_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'n502' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_2_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'n456' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_0_root_add_2_root_add_158_5'. (LINT-33)
   Net 'n502' is connected to pins 'A[12]', 'A[11]'', 'A[10]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_0_root_add_2_root_add_158_5'. (LINT-33)
   Net 'net87497' is connected to pins 'B[12]', 'B[11]'', 'CI'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_0_root_add_0_root_add_157_3'. (LINT-33)
   Net 'n502' is connected to pins 'A[12]', 'A[11]'', 'A[10]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_1_root_add_0_root_add_157_3'. (LINT-33)
   Net 'net87497' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_1_root_add_0_root_add_157_3'. (LINT-33)
   Net 'n504' is connected to pins 'A[8]', 'A[7]'', 'A[6]', 'A[5]', 'A[4]', 'A[3]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_1_root_add_0_root_add_157_3'. (LINT-33)
   Net 'ifly/N169' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_2_root_add_2_root_add_158_5'. (LINT-33)
   Net 'n456' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'A[9]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_2_root_add_2_root_add_158_5'. (LINT-33)
   Net 'net87497' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'CI'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_0_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'n502' is connected to pins 'B[12]', 'B[11]'', 'B[10]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_116'. (LINT-33)
   Net 'roll[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_116'. (LINT-33)
   Net 'd_roll[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_3_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'net87497' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'A[8]', 'A[7]', 'A[6]', 'A[5]', 'A[4]', 'A[3]', 'A[2]', 'A[1]', 'A[0]', 'CI'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_3_root_sub_0_root_sub_155_4'. (LINT-33)
   Net 'net129112' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_2_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'net87497' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_2_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'n456' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/add_1_root_sub_0_root_sub_156_2'. (LINT-33)
   Net 'n410' is connected to pins 'B[12]', 'B[11]'', 'B[10]'.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_84'. (LINT-33)
   Net 'ptch[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'ifly/sub_84'. (LINT-33)
   Net 'd_ptch[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_165'. (LINT-33)
   Net 'ay[15]' is connected to pins 'B[19]', 'B[18]'', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_164'. (LINT-33)
   Net 'ax[15]' is connected to pins 'B[19]', 'B[18]'', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_134'. (LINT-33)
   Net 'n860' is connected to pins 'B[26]', 'B[25]'', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_133_2'. (LINT-33)
   Net 'n3' is connected to pins 'B[26]', 'B[25]'', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_132_2'. (LINT-33)
   Net 'n1' is connected to pins 'B[26]', 'B[25]'', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_201'. (LINT-33)
   Net 'n2' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_201'. (LINT-33)
   Net 'n5' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]', 'TC'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_203'. (LINT-33)
   Net 'n2' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_203'. (LINT-33)
   Net 'n5' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]', 'TC'.
Warning: In design 'ESC_interface_1', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n1' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'ESC_interface_2', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n1' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'ESC_interface_3', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n1' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'ESC_interface_0', the same net is connected to more than one pin on submodule 'add_20'. (LINT-33)
   Net 'n1' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'ab[15][7]' is connected to pins 'A[23]', 'A[22]''.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n37' is connected to pins 'B[23]', 'B[22]'', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'ab[16][7]' is connected to pins 'A[24]', 'A[23]''.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n55' is connected to pins 'B[24]', 'B[23]'', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
 
****************************************
Report : area
Design : QuadCopter
Version: M-2016.12
Date   : Fri Dec  8 10:58:33 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'QuadCopter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    tcbn40lpbwptc (File: /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db)

Number of ports:                         2350
Number of nets:                          9078
Number of cells:                         6708
Number of combinational cells:           5623
Number of sequential cells:              1030
Number of macros/black boxes:               0
Number of buf/inv:                       1594
Number of references:                     191

Combinational area:               7816.813291
Buf/Inv area:                     1229.860831
Noncombinational area:            5132.710876
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 12949.524167
Total area:                 undefined
Writing verilog file '/userspace/n/neu/ece551/FINAL-PROJECT/QuadCopter.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 22 nets to module QuadCopter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
