Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 24 17:11:40 2022
| Host         : DESKTOP-MJLVP4C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z035
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   752 |
| Unused register locations in slices containing registers |  2088 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           28 |
|      2 |           15 |
|      3 |           17 |
|      4 |           86 |
|      5 |           32 |
|      6 |           18 |
|      7 |           13 |
|      8 |           58 |
|      9 |           18 |
|     10 |           20 |
|     11 |            2 |
|     12 |           21 |
|     13 |           13 |
|     14 |           11 |
|     15 |           22 |
|    16+ |          378 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5364 |         1578 |
| No           | No                    | Yes                    |             253 |           81 |
| No           | Yes                   | No                     |            2018 |          732 |
| Yes          | No                    | No                     |           14540 |         3603 |
| Yes          | No                    | Yes                    |             130 |           38 |
| Yes          | Yes                   | No                     |            4959 |         1527 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                                  Enable Signal                                                                                                                                                  |                                                                                                                                              Set/Reset Signal                                                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_31                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/window_0/inst/win_coefficient_w1/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/adc_read_0/inst/fifo_din[7]_i_2_n_0                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                      |                1 |              1 |
| ~design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                 | design_1_i/adc_read_0/inst/fifo_din[7]_i_2_n_0                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_33                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_24                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                   |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_54                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                                            |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                   |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_37                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_33                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_3                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps7_0_250M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_25                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/key_ec11_0/inst/key_status0                                                                                                                                                                                                                                                                          | design_1_i/key_ec11_0/inst/u_ec11_encoder/rst_0                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                  |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/adc_read_0/inst/rd_en_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_i/adc_read_0/inst/fifo_din[7]_i_2_n_0                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/waddr                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps7_0_142M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                                           | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                           |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                                                        | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                             | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                                                                             | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                                   | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                              | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                                            | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                            | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                   |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                             | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_20                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_12                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/rst_ps7_0_250M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_250M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/direct_fft_0/inst/imaginary_2/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/p_1_in12_out                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/adc_read_0/inst/adc_conversion_f0/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/p_1_in12_out                                                                                                                                                                                                          |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/adc_read_0/inst/fix_float_fl0/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/window_0/inst/win_coefficient_w1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/direct_fft_0/inst/real_2/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/p_1_in12_out                                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_mmap_reset_reg_reg                                                                                                                                                  |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                     | design_1_i/axi_smc1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_142M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_142M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_54                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                     | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_13                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_err2wsc_reg[0]                                                                                                                                                   |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_1                                                                                                                                                                                                                                     | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                       |                1 |              7 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                                                       |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                | design_1_i/adc_read_0/inst/fifo_din[7]_i_2_n_0                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/direct_fft_0/inst/floating_add_abs1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[1]                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                    | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/SS[0]                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                   | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                   | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                    | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                   | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_clr_dbc_reg_reg[0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/adc_read_0/inst/fix_float_fl0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/adc_read_0/inst/fix_float_fl0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[0]                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_25                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                        |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_clear_max_exp/max_exp_int_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | design_1_i/axi_smc1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                                   | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_19                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_9                                                                                                                                                                                                                                     | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/block_exp_cur                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                             |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                                      |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0]                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_10                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_UNPACKING.lsig_cmd_loaded_reg[0]                                                                                                                 |                3 |             10 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                                                                                                           |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_31                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                                      |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_8                                                                                                                                                                                                                                     | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                                      |                3 |             11 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                6 |             12 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                              | design_1_i/axi_smc1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                              |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                               | design_1_i/axi_smc1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                               |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                                       | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/fifo_f1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[1]                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/symbols_out_remaining[12]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/adc_read_0/inst/adc_conversion_f0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/adc_read_0/inst/adc_conversion_f0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_3                                                                                                                                                                                                                                     | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                      |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                      |                6 |             13 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_25                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                    |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/raddr                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                 |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_33                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                                                            |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                                              |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                                              |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                           |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                                              |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_ce                                                                                                             |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/direct_fft_0/inst/floating_add_abs1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0                                                                                                                                                                              |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_ce                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/key_ec11_0/inst/u_ec11_encoder/rst_0                                                                                                                                                                                                                                                           |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                                              |                                                                                                                                                                                                                                                                                                           |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                                              |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_26                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                                      |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                                               |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                                              |                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                                                                    |                                                                                                                                                                                                                                                                                                           |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                   |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/adc_read_0/inst/adc_conversion_f0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/adc_read_0/inst/adc_conversion_f0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                   |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                      |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_34                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                          |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_15                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[40]_i_1_n_0                                                                                                 |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                        |                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_11_out                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_6                                                                                                                                                                                                                                     | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[40]_i_1_n_0                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                 |               11 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                            |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                      |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                   |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_7                                                                                                                                                                                                                                     | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                       |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                    |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                       |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/adc_read_0/inst/fifo_generator_f0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/WE                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[19]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_17                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                                            |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                                                        |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |                9 |             21 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                                               |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                         |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/window_0/inst/win_coefficient_w1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                                                                                                                                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                      |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/direct_fft_0/inst/floating_add_abs1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[5]                                                                                                                                                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/direct_fft_0/inst/real_2/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_2                                                                                                                                                                                              |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                            |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/adc_read_0/inst/adc_conversion_f0/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_2                                                                                                                                                                                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/direct_fft_0/inst/imaginary_2/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/opt_has_pipe.first_q_reg[0]                                                                                                                                                                                               |                7 |             22 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               11 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_17                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                                            |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                         |                9 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_8                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                           |                3 |             23 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                             | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                   |                6 |             23 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                8 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               10 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               11 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                                                           |                4 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/fifo_f1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               11 |             25 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               15 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                    |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               13 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                             |                                                                                                                                                                                                                                                                                                           |               13 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               16 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               15 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |                6 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               11 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                   |                8 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               12 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               18 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                           |               10 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               13 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                    |               11 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               20 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               18 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                      |               25 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                        |                                                                                                                                                                                                                                                                                                           |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |               14 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                   |                5 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/adc_read_0/inst/fifo_generator_f0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_18                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/window_0/inst/m_axis_data_tvalid_i_2_n_0                                                                                                                                                                                                                                                       |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_11                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2[0]                                                                                                                                                                                                  |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_11                                                                                                                                                                                                                                    | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3[0]                                                                                                                                                                                                  |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                           |               14 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                    |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                        |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                                                            |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/floating_add_abs1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/floating_add_abs1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/imaginary_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/imaginary_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/imaginary_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/imaginary_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/real_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/real_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/real_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/real_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/window_0/inst/win_coe[31]_i_1_n_0                                                                                                                                                                                                                                                                    | design_1_i/window_0/inst/m_axis_data_tvalid_i_2_n_0                                                                                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/window_0/inst/win_coefficient_w1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/window_0/inst/win_coefficient_w1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/window_0/inst/win_coefficient_w1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/window_0/inst/win_coefficient_w1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                           |                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[10]                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                               |                                                                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[14]                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[11]                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[13]                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[12]                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[15]                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                  |               24 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/floating_add_abs1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/floating_add_abs1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                      |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                                                           |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                               |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                           |                                                                                                                                                                                                                                                                                                           |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                           |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/fifo_f1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en_reg                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                           |               12 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                     |               14 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_59                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               17 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                                                                           |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_2[0]                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                                                            |               16 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                                                            |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                               |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                      |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                |               16 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                           |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                           |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |               18 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                       |                                                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                9 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               10 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                       |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                    |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_2                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               17 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                        |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                     |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                           |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               15 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               14 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                             | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                    |               11 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |                7 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                       |               16 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_5                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               17 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                           |               21 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                               |               22 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_61                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               13 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |               19 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                           |               27 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |               21 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_50                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               10 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_dv/gen_dly/wr_enable                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                                                                  |               13 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               21 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                               | design_1_i/axi_smc1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                         |               15 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                            |               30 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/direct_fft_0/inst/m_axis_data_tlast_i_2_n_0                                                                                                                                                                                                                                                    |               17 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                          |               15 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_63                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               12 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                           |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                           |               14 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                          |               16 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_13                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               19 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                             |               36 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               19 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_19                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               20 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                           |               21 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_70                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               16 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_37                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               13 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                             |                                                                                                                                                                                                                                                                                                           |               21 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_73                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               20 |            101 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               57 |            101 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                           |               25 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/axi_smc1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               26 |            105 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_62                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               17 |            105 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_58                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               16 |            109 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_33                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               40 |            113 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_14                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               30 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_15                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               31 |            115 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                           |               21 |            125 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_11                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               27 |            125 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_25                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               40 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_55                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_23                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               19 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_22                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               39 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_30                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               31 |            137 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_75                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               24 |            138 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_36                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               31 |            139 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_64                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               28 |            143 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_43                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               26 |            144 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                                   |               31 |            145 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_49                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               24 |            145 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_7                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               30 |            145 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_32                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               20 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_29                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               20 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_65                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               35 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_35                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               37 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_72                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               23 |            149 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                           |               69 |            151 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_20                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               24 |            155 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_47                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               38 |            167 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_9                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               21 |            168 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_81                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               20 |            170 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_42                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               21 |            171 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_46                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               24 |            172 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                 |               41 |            173 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_16                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               26 |            173 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_53                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               36 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_41                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               39 |            179 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_77                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               41 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_76                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               32 |            183 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_44                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               19 |            188 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_17                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               30 |            190 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_60                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               35 |            191 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_40                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               34 |            197 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_4                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               53 |            200 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_74                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               31 |            201 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_38                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               25 |            201 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_52                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               21 |            205 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_57                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               28 |            205 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_69                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               29 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_68                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               45 |            209 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                           |               57 |            210 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_78                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               25 |            212 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_10                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               51 |            217 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_66                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               26 |            217 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_71                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               37 |            219 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_21                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               31 |            220 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_12                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               39 |            222 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_80                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               35 |            228 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_31                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               54 |            228 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_39                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               22 |            230 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                           |               74 |            231 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_56                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               41 |            236 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_79                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               48 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_26                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               59 |            244 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_28                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               62 |            249 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_24                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               39 |            259 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_67                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               37 |            259 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_27                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               33 |            261 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_48                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               26 |            266 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_51                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               31 |            267 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 | design_1_i/direct_fft_0/inst/xfft_fft1/U0/i_synth/axi_wrapper/ce_w2c_repN_45                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                           |               53 |            274 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                                                                                           |               73 |            365 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |              142 |            389 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |              213 |            772 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |              322 |           1168 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                           |              875 |           3221 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


