// Seed: 582616419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri id_4,
    output tri id_5
);
  tri0 id_7 = 1;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
